{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570391738942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570391738952 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 13:55:38 2019 " "Processing started: Sun Oct 06 13:55:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570391738952 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391738952 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Design1_top -c Design1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Design1_top -c Design1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391738952 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570391739854 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570391739854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/sevensegcall.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/sevensegcall.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegcall " "Found entity 1: sevensegcall" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570391751642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570391751650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/led_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/led_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_switch " "Found entity 1: led_switch" {  } { { "../Source/led_switch.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/led_switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570391751658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/design1_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joshua hp/documents/github/ecen_2350/lab1/designblock1/source/design1_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Design1_top " "Found entity 1: Design1_top" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570391751665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Design1_top " "Elaborating entity \"Design1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570391751712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_switch led_switch:U0 " "Elaborating entity \"led_switch\" for hierarchy \"led_switch:U0\"" {  } { { "../Source/Design1_top.v" "U0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570391751716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegcall sevensegcall:U1 " "Elaborating entity \"sevensegcall\" for hierarchy \"sevensegcall:U1\"" {  } { { "../Source/Design1_top.v" "U1" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570391751720 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bday2_1 sevensegcall.v(17) " "Verilog HDL or VHDL warning at sevensegcall.v(17): object \"bday2_1\" assigned a value but never read" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570391751721 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bday2_2 sevensegcall.v(18) " "Verilog HDL or VHDL warning at sevensegcall.v(18): object \"bday2_2\" assigned a value but never read" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570391751721 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bday2_3 sevensegcall.v(19) " "Verilog HDL or VHDL warning at sevensegcall.v(19): object \"bday2_3\" assigned a value but never read" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570391751721 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bday2_4 sevensegcall.v(20) " "Verilog HDL or VHDL warning at sevensegcall.v(20): object \"bday2_4\" assigned a value but never read" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570391751721 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bday2_5 sevensegcall.v(21) " "Verilog HDL or VHDL warning at sevensegcall.v(21): object \"bday2_5\" assigned a value but never read" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570391751722 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bday2_6 sevensegcall.v(22) " "Verilog HDL or VHDL warning at sevensegcall.v(22): object \"bday2_6\" assigned a value but never read" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1570391751722 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_1 sevensegcall.v(35) " "Verilog HDL Always Construct warning at sevensegcall.v(35): variable \"bday1_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751722 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_2 sevensegcall.v(36) " "Verilog HDL Always Construct warning at sevensegcall.v(36): variable \"bday1_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751722 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_3 sevensegcall.v(37) " "Verilog HDL Always Construct warning at sevensegcall.v(37): variable \"bday1_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751722 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_4 sevensegcall.v(38) " "Verilog HDL Always Construct warning at sevensegcall.v(38): variable \"bday1_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751722 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_5 sevensegcall.v(39) " "Verilog HDL Always Construct warning at sevensegcall.v(39): variable \"bday1_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751722 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_6 sevensegcall.v(40) " "Verilog HDL Always Construct warning at sevensegcall.v(40): variable \"bday1_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751723 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_1 sevensegcall.v(44) " "Verilog HDL Always Construct warning at sevensegcall.v(44): variable \"bday1_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751723 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_2 sevensegcall.v(45) " "Verilog HDL Always Construct warning at sevensegcall.v(45): variable \"bday1_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751723 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_3 sevensegcall.v(46) " "Verilog HDL Always Construct warning at sevensegcall.v(46): variable \"bday1_3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751723 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_4 sevensegcall.v(47) " "Verilog HDL Always Construct warning at sevensegcall.v(47): variable \"bday1_4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751723 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_5 sevensegcall.v(48) " "Verilog HDL Always Construct warning at sevensegcall.v(48): variable \"bday1_5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751724 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bday1_6 sevensegcall.v(49) " "Verilog HDL Always Construct warning at sevensegcall.v(49): variable \"bday1_6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1570391751724 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday1 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday1\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570391751724 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday2 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday2\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570391751724 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday3 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday3\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570391751725 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday4 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday4\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570391751725 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday5 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday5\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570391751725 "|Design1_top|sevensegcall:U1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bday6 sevensegcall.v(31) " "Verilog HDL Always Construct warning at sevensegcall.v(31): inferring latch(es) for variable \"bday6\", which holds its previous value in one or more paths through the always construct" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1570391751725 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[0\] sevensegcall.v(42) " "Inferred latch for \"bday6\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751741 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[1\] sevensegcall.v(42) " "Inferred latch for \"bday6\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751741 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[2\] sevensegcall.v(42) " "Inferred latch for \"bday6\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751742 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[3\] sevensegcall.v(42) " "Inferred latch for \"bday6\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751742 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[4\] sevensegcall.v(42) " "Inferred latch for \"bday6\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751742 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[5\] sevensegcall.v(42) " "Inferred latch for \"bday6\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751742 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[6\] sevensegcall.v(42) " "Inferred latch for \"bday6\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751742 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[7\] sevensegcall.v(42) " "Inferred latch for \"bday6\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751742 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[8\] sevensegcall.v(42) " "Inferred latch for \"bday6\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751742 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[9\] sevensegcall.v(42) " "Inferred latch for \"bday6\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751742 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[10\] sevensegcall.v(42) " "Inferred latch for \"bday6\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751743 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[11\] sevensegcall.v(42) " "Inferred latch for \"bday6\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751743 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[12\] sevensegcall.v(42) " "Inferred latch for \"bday6\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751743 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[13\] sevensegcall.v(42) " "Inferred latch for \"bday6\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751743 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[14\] sevensegcall.v(42) " "Inferred latch for \"bday6\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751743 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[15\] sevensegcall.v(42) " "Inferred latch for \"bday6\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751743 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[16\] sevensegcall.v(42) " "Inferred latch for \"bday6\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751744 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[17\] sevensegcall.v(42) " "Inferred latch for \"bday6\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751744 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[18\] sevensegcall.v(42) " "Inferred latch for \"bday6\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751744 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[19\] sevensegcall.v(42) " "Inferred latch for \"bday6\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751744 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[20\] sevensegcall.v(42) " "Inferred latch for \"bday6\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751744 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[21\] sevensegcall.v(42) " "Inferred latch for \"bday6\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751744 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[22\] sevensegcall.v(42) " "Inferred latch for \"bday6\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751744 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[23\] sevensegcall.v(42) " "Inferred latch for \"bday6\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751745 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[24\] sevensegcall.v(42) " "Inferred latch for \"bday6\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751745 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[25\] sevensegcall.v(42) " "Inferred latch for \"bday6\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751745 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[26\] sevensegcall.v(42) " "Inferred latch for \"bday6\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751745 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[27\] sevensegcall.v(42) " "Inferred latch for \"bday6\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751745 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[28\] sevensegcall.v(42) " "Inferred latch for \"bday6\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751745 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[29\] sevensegcall.v(42) " "Inferred latch for \"bday6\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751745 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[30\] sevensegcall.v(42) " "Inferred latch for \"bday6\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751746 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday6\[31\] sevensegcall.v(42) " "Inferred latch for \"bday6\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751746 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[0\] sevensegcall.v(42) " "Inferred latch for \"bday5\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751746 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[1\] sevensegcall.v(42) " "Inferred latch for \"bday5\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751746 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[2\] sevensegcall.v(42) " "Inferred latch for \"bday5\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751746 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[3\] sevensegcall.v(42) " "Inferred latch for \"bday5\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751746 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[4\] sevensegcall.v(42) " "Inferred latch for \"bday5\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751746 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[5\] sevensegcall.v(42) " "Inferred latch for \"bday5\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751746 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[6\] sevensegcall.v(42) " "Inferred latch for \"bday5\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751747 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[7\] sevensegcall.v(42) " "Inferred latch for \"bday5\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751747 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[8\] sevensegcall.v(42) " "Inferred latch for \"bday5\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751747 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[9\] sevensegcall.v(42) " "Inferred latch for \"bday5\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751747 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[10\] sevensegcall.v(42) " "Inferred latch for \"bday5\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751747 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[11\] sevensegcall.v(42) " "Inferred latch for \"bday5\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751747 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[12\] sevensegcall.v(42) " "Inferred latch for \"bday5\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751747 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[13\] sevensegcall.v(42) " "Inferred latch for \"bday5\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751747 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[14\] sevensegcall.v(42) " "Inferred latch for \"bday5\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751748 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[15\] sevensegcall.v(42) " "Inferred latch for \"bday5\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751748 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[16\] sevensegcall.v(42) " "Inferred latch for \"bday5\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751748 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[17\] sevensegcall.v(42) " "Inferred latch for \"bday5\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751748 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[18\] sevensegcall.v(42) " "Inferred latch for \"bday5\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751748 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[19\] sevensegcall.v(42) " "Inferred latch for \"bday5\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751748 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[20\] sevensegcall.v(42) " "Inferred latch for \"bday5\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751748 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[21\] sevensegcall.v(42) " "Inferred latch for \"bday5\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751748 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[22\] sevensegcall.v(42) " "Inferred latch for \"bday5\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751749 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[23\] sevensegcall.v(42) " "Inferred latch for \"bday5\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751749 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[24\] sevensegcall.v(42) " "Inferred latch for \"bday5\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751749 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[25\] sevensegcall.v(42) " "Inferred latch for \"bday5\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751749 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[26\] sevensegcall.v(42) " "Inferred latch for \"bday5\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751749 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[27\] sevensegcall.v(42) " "Inferred latch for \"bday5\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751749 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[28\] sevensegcall.v(42) " "Inferred latch for \"bday5\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751749 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[29\] sevensegcall.v(42) " "Inferred latch for \"bday5\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751749 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[30\] sevensegcall.v(42) " "Inferred latch for \"bday5\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751749 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday5\[31\] sevensegcall.v(42) " "Inferred latch for \"bday5\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751749 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[0\] sevensegcall.v(42) " "Inferred latch for \"bday4\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751749 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[1\] sevensegcall.v(42) " "Inferred latch for \"bday4\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[2\] sevensegcall.v(42) " "Inferred latch for \"bday4\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[3\] sevensegcall.v(42) " "Inferred latch for \"bday4\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[4\] sevensegcall.v(42) " "Inferred latch for \"bday4\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[5\] sevensegcall.v(42) " "Inferred latch for \"bday4\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[6\] sevensegcall.v(42) " "Inferred latch for \"bday4\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[7\] sevensegcall.v(42) " "Inferred latch for \"bday4\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[8\] sevensegcall.v(42) " "Inferred latch for \"bday4\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[9\] sevensegcall.v(42) " "Inferred latch for \"bday4\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[10\] sevensegcall.v(42) " "Inferred latch for \"bday4\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[11\] sevensegcall.v(42) " "Inferred latch for \"bday4\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[12\] sevensegcall.v(42) " "Inferred latch for \"bday4\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[13\] sevensegcall.v(42) " "Inferred latch for \"bday4\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751750 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[14\] sevensegcall.v(42) " "Inferred latch for \"bday4\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[15\] sevensegcall.v(42) " "Inferred latch for \"bday4\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[16\] sevensegcall.v(42) " "Inferred latch for \"bday4\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[17\] sevensegcall.v(42) " "Inferred latch for \"bday4\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[18\] sevensegcall.v(42) " "Inferred latch for \"bday4\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[19\] sevensegcall.v(42) " "Inferred latch for \"bday4\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[20\] sevensegcall.v(42) " "Inferred latch for \"bday4\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[21\] sevensegcall.v(42) " "Inferred latch for \"bday4\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[22\] sevensegcall.v(42) " "Inferred latch for \"bday4\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[23\] sevensegcall.v(42) " "Inferred latch for \"bday4\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[24\] sevensegcall.v(42) " "Inferred latch for \"bday4\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[25\] sevensegcall.v(42) " "Inferred latch for \"bday4\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[26\] sevensegcall.v(42) " "Inferred latch for \"bday4\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751751 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[27\] sevensegcall.v(42) " "Inferred latch for \"bday4\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[28\] sevensegcall.v(42) " "Inferred latch for \"bday4\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[29\] sevensegcall.v(42) " "Inferred latch for \"bday4\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[30\] sevensegcall.v(42) " "Inferred latch for \"bday4\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday4\[31\] sevensegcall.v(42) " "Inferred latch for \"bday4\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[0\] sevensegcall.v(42) " "Inferred latch for \"bday3\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[1\] sevensegcall.v(42) " "Inferred latch for \"bday3\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[2\] sevensegcall.v(42) " "Inferred latch for \"bday3\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[3\] sevensegcall.v(42) " "Inferred latch for \"bday3\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[4\] sevensegcall.v(42) " "Inferred latch for \"bday3\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[5\] sevensegcall.v(42) " "Inferred latch for \"bday3\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[6\] sevensegcall.v(42) " "Inferred latch for \"bday3\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751752 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[7\] sevensegcall.v(42) " "Inferred latch for \"bday3\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[8\] sevensegcall.v(42) " "Inferred latch for \"bday3\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[9\] sevensegcall.v(42) " "Inferred latch for \"bday3\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[10\] sevensegcall.v(42) " "Inferred latch for \"bday3\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[11\] sevensegcall.v(42) " "Inferred latch for \"bday3\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[12\] sevensegcall.v(42) " "Inferred latch for \"bday3\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[13\] sevensegcall.v(42) " "Inferred latch for \"bday3\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[14\] sevensegcall.v(42) " "Inferred latch for \"bday3\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[15\] sevensegcall.v(42) " "Inferred latch for \"bday3\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[16\] sevensegcall.v(42) " "Inferred latch for \"bday3\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[17\] sevensegcall.v(42) " "Inferred latch for \"bday3\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[18\] sevensegcall.v(42) " "Inferred latch for \"bday3\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751753 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[19\] sevensegcall.v(42) " "Inferred latch for \"bday3\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751754 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[20\] sevensegcall.v(42) " "Inferred latch for \"bday3\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751754 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[21\] sevensegcall.v(42) " "Inferred latch for \"bday3\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751754 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[22\] sevensegcall.v(42) " "Inferred latch for \"bday3\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751754 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[23\] sevensegcall.v(42) " "Inferred latch for \"bday3\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751754 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[24\] sevensegcall.v(42) " "Inferred latch for \"bday3\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751754 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[25\] sevensegcall.v(42) " "Inferred latch for \"bday3\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751754 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[26\] sevensegcall.v(42) " "Inferred latch for \"bday3\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751754 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[27\] sevensegcall.v(42) " "Inferred latch for \"bday3\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751754 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[28\] sevensegcall.v(42) " "Inferred latch for \"bday3\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751755 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[29\] sevensegcall.v(42) " "Inferred latch for \"bday3\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751755 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[30\] sevensegcall.v(42) " "Inferred latch for \"bday3\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751755 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday3\[31\] sevensegcall.v(42) " "Inferred latch for \"bday3\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751755 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[0\] sevensegcall.v(42) " "Inferred latch for \"bday2\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751755 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[1\] sevensegcall.v(42) " "Inferred latch for \"bday2\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751755 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[2\] sevensegcall.v(42) " "Inferred latch for \"bday2\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751755 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[3\] sevensegcall.v(42) " "Inferred latch for \"bday2\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751755 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[4\] sevensegcall.v(42) " "Inferred latch for \"bday2\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751755 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[5\] sevensegcall.v(42) " "Inferred latch for \"bday2\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[6\] sevensegcall.v(42) " "Inferred latch for \"bday2\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[7\] sevensegcall.v(42) " "Inferred latch for \"bday2\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[8\] sevensegcall.v(42) " "Inferred latch for \"bday2\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[9\] sevensegcall.v(42) " "Inferred latch for \"bday2\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[10\] sevensegcall.v(42) " "Inferred latch for \"bday2\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[11\] sevensegcall.v(42) " "Inferred latch for \"bday2\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[12\] sevensegcall.v(42) " "Inferred latch for \"bday2\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[13\] sevensegcall.v(42) " "Inferred latch for \"bday2\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[14\] sevensegcall.v(42) " "Inferred latch for \"bday2\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[15\] sevensegcall.v(42) " "Inferred latch for \"bday2\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[16\] sevensegcall.v(42) " "Inferred latch for \"bday2\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751756 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[17\] sevensegcall.v(42) " "Inferred latch for \"bday2\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[18\] sevensegcall.v(42) " "Inferred latch for \"bday2\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[19\] sevensegcall.v(42) " "Inferred latch for \"bday2\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[20\] sevensegcall.v(42) " "Inferred latch for \"bday2\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[21\] sevensegcall.v(42) " "Inferred latch for \"bday2\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[22\] sevensegcall.v(42) " "Inferred latch for \"bday2\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[23\] sevensegcall.v(42) " "Inferred latch for \"bday2\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[24\] sevensegcall.v(42) " "Inferred latch for \"bday2\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[25\] sevensegcall.v(42) " "Inferred latch for \"bday2\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[26\] sevensegcall.v(42) " "Inferred latch for \"bday2\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[27\] sevensegcall.v(42) " "Inferred latch for \"bday2\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[28\] sevensegcall.v(42) " "Inferred latch for \"bday2\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[29\] sevensegcall.v(42) " "Inferred latch for \"bday2\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[30\] sevensegcall.v(42) " "Inferred latch for \"bday2\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday2\[31\] sevensegcall.v(42) " "Inferred latch for \"bday2\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[0\] sevensegcall.v(42) " "Inferred latch for \"bday1\[0\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[1\] sevensegcall.v(42) " "Inferred latch for \"bday1\[1\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[2\] sevensegcall.v(42) " "Inferred latch for \"bday1\[2\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751757 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[3\] sevensegcall.v(42) " "Inferred latch for \"bday1\[3\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[4\] sevensegcall.v(42) " "Inferred latch for \"bday1\[4\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[5\] sevensegcall.v(42) " "Inferred latch for \"bday1\[5\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[6\] sevensegcall.v(42) " "Inferred latch for \"bday1\[6\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[7\] sevensegcall.v(42) " "Inferred latch for \"bday1\[7\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[8\] sevensegcall.v(42) " "Inferred latch for \"bday1\[8\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[9\] sevensegcall.v(42) " "Inferred latch for \"bday1\[9\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[10\] sevensegcall.v(42) " "Inferred latch for \"bday1\[10\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[11\] sevensegcall.v(42) " "Inferred latch for \"bday1\[11\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[12\] sevensegcall.v(42) " "Inferred latch for \"bday1\[12\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[13\] sevensegcall.v(42) " "Inferred latch for \"bday1\[13\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[14\] sevensegcall.v(42) " "Inferred latch for \"bday1\[14\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751758 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[15\] sevensegcall.v(42) " "Inferred latch for \"bday1\[15\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[16\] sevensegcall.v(42) " "Inferred latch for \"bday1\[16\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[17\] sevensegcall.v(42) " "Inferred latch for \"bday1\[17\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[18\] sevensegcall.v(42) " "Inferred latch for \"bday1\[18\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[19\] sevensegcall.v(42) " "Inferred latch for \"bday1\[19\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[20\] sevensegcall.v(42) " "Inferred latch for \"bday1\[20\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[21\] sevensegcall.v(42) " "Inferred latch for \"bday1\[21\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[22\] sevensegcall.v(42) " "Inferred latch for \"bday1\[22\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[23\] sevensegcall.v(42) " "Inferred latch for \"bday1\[23\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[24\] sevensegcall.v(42) " "Inferred latch for \"bday1\[24\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[25\] sevensegcall.v(42) " "Inferred latch for \"bday1\[25\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[26\] sevensegcall.v(42) " "Inferred latch for \"bday1\[26\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[27\] sevensegcall.v(42) " "Inferred latch for \"bday1\[27\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751759 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[28\] sevensegcall.v(42) " "Inferred latch for \"bday1\[28\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751760 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[29\] sevensegcall.v(42) " "Inferred latch for \"bday1\[29\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751760 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[30\] sevensegcall.v(42) " "Inferred latch for \"bday1\[30\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751760 "|Design1_top|sevensegcall:U1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bday1\[31\] sevensegcall.v(42) " "Inferred latch for \"bday1\[31\]\" at sevensegcall.v(42)" {  } { { "../Source/sevensegcall.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391751760 "|Design1_top|sevensegcall:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevensegcall:U1\|sevenseg:a0 " "Elaborating entity \"sevenseg\" for hierarchy \"sevensegcall:U1\|sevenseg:a0\"" {  } { { "../Source/sevensegcall.v" "a0" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevensegcall.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570391751800 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sevenseg.v(15) " "Verilog HDL Case Statement warning at sevenseg.v(15): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../Source/sevenseg.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/sevenseg.v" 15 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1570391751800 "|Design1_top|sevensegcall:U1|sevenseg:a0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570391752360 "|Design1_top|HEX0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570391752360 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570391752447 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570391753054 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570391753054 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570391753164 "|Design1_top|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570391753164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570391753164 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570391753164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570391753164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570391753164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570391753217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 13:55:53 2019 " "Processing ended: Sun Oct 06 13:55:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570391753217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570391753217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570391753217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570391753217 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1570391754844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570391754853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 13:55:54 2019 " "Processing started: Sun Oct 06 13:55:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570391754853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1570391754853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Design1_top -c Design1_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Design1_top -c Design1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1570391754853 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1570391755092 ""}
{ "Info" "0" "" "Project  = Design1_top" {  } {  } 0 0 "Project  = Design1_top" 0 0 "Fitter" 0 0 1570391755093 ""}
{ "Info" "0" "" "Revision = Design1_top" {  } {  } 0 0 "Revision = Design1_top" 0 0 "Fitter" 0 0 1570391755093 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1570391755257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1570391755258 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Design1_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Design1_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1570391755289 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570391755363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1570391755363 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1570391755616 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1570391755630 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570391756133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570391756133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570391756133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570391756133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570391756133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570391756133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570391756133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570391756133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570391756133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570391756133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1570391756133 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1570391756133 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570391756136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570391756136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570391756136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570391756136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570391756136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570391756136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570391756136 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1570391756136 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1570391756136 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1570391756139 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1570391756139 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1570391756139 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1570391756139 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1570391756140 ""}
{ "Info" "ISTA_SDC_FOUND" "Design1_top.SDC " "Reading SDC File: 'Design1_top.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1570391756779 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Design1_top.sdc 9 ADC_CLK_10 port " "Ignored filter at Design1_top.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1570391756782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Design1_top.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Design1_top.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570391756783 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1570391756783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Design1_top.sdc 10 MAX10_CLK1_50 port " "Ignored filter at Design1_top.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1570391756783 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Design1_top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Design1_top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570391756783 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1570391756783 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Design1_top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at Design1_top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1570391756784 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Design1_top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Design1_top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570391756784 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1570391756784 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1570391756784 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1570391756785 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1570391756785 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1570391756785 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1570391756786 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1570391756786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1570391756788 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570391756789 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1570391756789 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570391756789 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1570391756790 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1570391756790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1570391756790 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1570391756790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1570391756790 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1570391756791 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1570391756791 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_10 " "Node \"ADC_CLK_10\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570391756860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570391756860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570391756860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570391756860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570391756860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570391756860 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1570391756860 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1570391756860 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570391756861 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1570391756869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1570391758702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570391758763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1570391758790 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1570391759117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570391759117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1570391759851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1570391761351 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1570391761351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1570391761473 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1570391761473 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1570391761473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570391761478 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1570391761715 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570391761726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570391762096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1570391762097 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1570391762795 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1570391763805 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1570391764102 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "10 MAX 10 " "10 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570391764114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570391764114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570391764114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570391764114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570391764114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570391764114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570391764114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570391764114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570391764114 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "../Source/Design1_top.v" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Source/Design1_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1570391764114 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1570391764114 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.fit.smsg " "Generated suppressed messages file C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1570391764184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5652 " "Peak virtual memory: 5652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570391764883 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 13:56:04 2019 " "Processing ended: Sun Oct 06 13:56:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570391764883 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570391764883 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570391764883 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1570391764883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1570391766201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570391766210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 13:56:06 2019 " "Processing started: Sun Oct 06 13:56:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570391766210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1570391766210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Design1_top -c Design1_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Design1_top -c Design1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1570391766210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1570391766684 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1570391768848 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1570391769026 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570391770250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 13:56:10 2019 " "Processing ended: Sun Oct 06 13:56:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570391770250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570391770250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570391770250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1570391770250 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1570391770968 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1570391771816 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570391771824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 13:56:11 2019 " "Processing started: Sun Oct 06 13:56:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570391771824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1570391771824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Design1_top -c Design1_top " "Command: quartus_sta Design1_top -c Design1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1570391771825 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1570391772075 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1570391772633 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1570391772633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570391772684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1570391772684 ""}
{ "Info" "ISTA_SDC_FOUND" "Design1_top.SDC " "Reading SDC File: 'Design1_top.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1570391773016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Design1_top.sdc 9 ADC_CLK_10 port " "Ignored filter at Design1_top.sdc(9): ADC_CLK_10 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1570391773019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Design1_top.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at Design1_top.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\] " "create_clock -period \"10.0 MHz\" \[get_ports ADC_CLK_10\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570391773022 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1570391773022 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Design1_top.sdc 10 MAX10_CLK1_50 port " "Ignored filter at Design1_top.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1570391773022 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Design1_top.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at Design1_top.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570391773023 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1570391773023 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Design1_top.sdc 11 MAX10_CLK2_50 port " "Ignored filter at Design1_top.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1570391773023 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Design1_top.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at Design1_top.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1570391773023 ""}  } { { "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" "" { Text "C:/Users/Joshua HP/Documents/GitHub/ECEN_2350/Lab1/DesignBlock1/Quartus/Design1_top.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1570391773023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1570391773023 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1570391773031 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1570391773031 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1570391773032 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1570391773032 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1570391773033 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1570391773041 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1570391773066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391773068 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1570391773075 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391773086 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391773096 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391773106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391773114 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391773123 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570391773133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1570391773162 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1570391773928 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1570391774033 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1570391774033 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1570391774033 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1570391774034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391774036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391774057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391774067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391774076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391774085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391774093 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1570391774102 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1570391774333 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1570391774334 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1570391774334 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1570391774334 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391774352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391774361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391774371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391774381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1570391774389 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570391775664 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1570391775665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570391775768 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 13:56:15 2019 " "Processing ended: Sun Oct 06 13:56:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570391775768 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570391775768 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570391775768 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570391775768 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus Prime Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1570391776556 ""}
