// Seed: 3811103719
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd42,
    parameter id_11 = 32'd9,
    parameter id_12 = 32'd45,
    parameter id_13 = 32'd25,
    parameter id_15 = 32'd24,
    parameter id_15 = 32'd56,
    parameter id_2  = 32'd63,
    parameter id_3  = 32'd71,
    parameter id_4  = 32'd2,
    parameter id_6  = 32'd80,
    parameter id_8  = 32'd6
) (
    output supply0 id_0,
    input wand _id_1,
    input uwire _id_2,
    output tri1 _id_3,
    input wire _id_4,
    input uwire id_5,
    input tri _id_6,
    output tri id_7,
    input wire _id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri0 _id_11,
    output wor _id_12,
    input wor _id_13
);
  parameter id_15 = -1'd0 - 1;
  logic id_16;
  logic [-1 : id_11  *  id_1  *  id_13  #  (
      .  id_1 (  -1  ),
      .  id_15(  1  ),
      .  id_12(  id_4  ),
      .  id_11(  -1  ),
      .  id_11(  id_15  &  {  id_8  ,  id_12  }  &  id_2  ),
      .  id_6 (  id_11  ),
      .  id_1 (  id_3  ),
      .  id_15(  id_1  )
)] id_17;
  logic id_18;
  assign id_12 = id_17[1'b0];
  logic [-1 : 1] id_19;
  logic [id_12 : 1 'b0] id_20;
  module_0 modCall_1 (
      id_19,
      id_18,
      id_18
  );
  parameter id_21 = 1;
  defparam id_15.id_15 = 1;
  generate
    wire id_22;
  endgenerate
  wire id_23;
endmodule
