m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/16.1
vcore_controller
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1686890892
!i10b 1
!s100 j_16iGRO:jb_S088n`9^k1
Il_lPaS4`5PRZ?9c_ecm=g2
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 core_controller_sv_unit
S1
Z3 dC:/Users/JoeGee/Desktop/CPEN_311_23S/Labs/4/CPEN_311_Lab_4/sim/core_controller
w1686890808
8C:/Users/JoeGee/Desktop/CPEN_311_23S/Labs/4/CPEN_311_Lab_4/rtl/core_controller.sv
FC:/Users/JoeGee/Desktop/CPEN_311_23S/Labs/4/CPEN_311_Lab_4/rtl/core_controller.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1686890892.000000
!s107 C:/Users/JoeGee/Desktop/CPEN_311_23S/Labs/4/CPEN_311_Lab_4/rtl/core_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/JoeGee/Desktop/CPEN_311_23S/Labs/4/CPEN_311_Lab_4/rtl/core_controller.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
vtb_core_controller
R0
R1
!i10b 1
!s100 m4cUEYKD=a7nBDDRi`cj;2
I9mcmCHYQNg[eDkCPC>QV?3
R2
!s105 tb_core_controller_sv_unit
S1
R3
w1686879790
8C:/Users/JoeGee/Desktop/CPEN_311_23S/Labs/4/CPEN_311_Lab_4/sim/core_controller/tb_core_controller.sv
FC:/Users/JoeGee/Desktop/CPEN_311_23S/Labs/4/CPEN_311_Lab_4/sim/core_controller/tb_core_controller.sv
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/JoeGee/Desktop/CPEN_311_23S/Labs/4/CPEN_311_Lab_4/sim/core_controller/tb_core_controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/JoeGee/Desktop/CPEN_311_23S/Labs/4/CPEN_311_Lab_4/sim/core_controller/tb_core_controller.sv|
!i113 1
R6
R7
