Classic Timing Analyzer report for projet_VHDL
Wed Jun  1 10:06:19 2011
Quartus II 64-Bit Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.484 ns                         ; RX                        ; rs232in:inst|state.WAIT_1P5B ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.383 ns                        ; busToRS232:inst2|R_32[30] ; D[6]                         ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.229 ns                        ; RX                        ; rs232in:inst|R_sh[7]         ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 336.36 MHz ( period = 2.973 ns ) ; rs232in:inst|R_baud[1]    ; rs232in:inst|R_baud[12]      ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                              ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                 ; To                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 336.36 MHz ( period = 2.973 ns )                    ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 2.759 ns                ;
; N/A                                     ; 344.00 MHz ( period = 2.907 ns )                    ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[11]                ; CLK        ; CLK      ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; 344.59 MHz ( period = 2.902 ns )                    ; rs232in:inst|R_baud[2]               ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 2.688 ns                ;
; N/A                                     ; 349.53 MHz ( period = 2.861 ns )                    ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[13]                ; CLK        ; CLK      ; None                        ; None                      ; 2.648 ns                ;
; N/A                                     ; 350.02 MHz ( period = 2.857 ns )                    ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 352.61 MHz ( period = 2.836 ns )                    ; rs232in:inst|R_baud[2]               ; rs232in:inst|R_baud[11]                ; CLK        ; CLK      ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 352.73 MHz ( period = 2.835 ns )                    ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[10]                ; CLK        ; CLK      ; None                        ; None                      ; 2.623 ns                ;
; N/A                                     ; 354.61 MHz ( period = 2.820 ns )                    ; rs232in:inst|R_baud[3]               ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 2.606 ns                ;
; N/A                                     ; 354.61 MHz ( period = 2.820 ns )                    ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.608 ns                ;
; N/A                                     ; 358.29 MHz ( period = 2.791 ns )                    ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[11]                ; CLK        ; CLK      ; None                        ; None                      ; 2.578 ns                ;
; N/A                                     ; 358.42 MHz ( period = 2.790 ns )                    ; rs232in:inst|R_baud[2]               ; rs232in:inst|R_baud[13]                ; CLK        ; CLK      ; None                        ; None                      ; 2.577 ns                ;
; N/A                                     ; 360.23 MHz ( period = 2.776 ns )                    ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[9]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.564 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; rs232in:inst|R_baud[4]               ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 2.549 ns                ;
; N/A                                     ; 361.79 MHz ( period = 2.764 ns )                    ; rs232in:inst|R_baud[2]               ; rs232in:inst|R_baud[10]                ; CLK        ; CLK      ; None                        ; None                      ; 2.552 ns                ;
; N/A                                     ; 363.11 MHz ( period = 2.754 ns )                    ; rs232in:inst|R_baud[3]               ; rs232in:inst|R_baud[11]                ; CLK        ; CLK      ; None                        ; None                      ; 2.542 ns                ;
; N/A                                     ; 363.77 MHz ( period = 2.749 ns )                    ; rs232in:inst|R_baud[2]               ; rs232in:inst|R_baud[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.537 ns                ;
; N/A                                     ; 364.30 MHz ( period = 2.745 ns )                    ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[13]                ; CLK        ; CLK      ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; 366.57 MHz ( period = 2.728 ns )                    ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[6]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.514 ns                ;
; N/A                                     ; 367.78 MHz ( period = 2.719 ns )                    ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[10]                ; CLK        ; CLK      ; None                        ; None                      ; 2.506 ns                ;
; N/A                                     ; 369.28 MHz ( period = 2.708 ns )                    ; rs232in:inst|R_baud[3]               ; rs232in:inst|R_baud[13]                ; CLK        ; CLK      ; None                        ; None                      ; 2.495 ns                ;
; N/A                                     ; 369.69 MHz ( period = 2.705 ns )                    ; rs232in:inst|R_baud[2]               ; rs232in:inst|R_baud[9]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.493 ns                ;
; N/A                                     ; 369.82 MHz ( period = 2.704 ns )                    ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; 370.51 MHz ( period = 2.699 ns )                    ; rs232in:inst|R_baud[4]               ; rs232in:inst|R_baud[11]                ; CLK        ; CLK      ; None                        ; None                      ; 2.485 ns                ;
; N/A                                     ; 372.86 MHz ( period = 2.682 ns )                    ; rs232in:inst|R_baud[3]               ; rs232in:inst|R_baud[10]                ; CLK        ; CLK      ; None                        ; None                      ; 2.470 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; rs232in:inst|R_baud[3]               ; rs232in:inst|R_baud[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.455 ns                ;
; N/A                                     ; 375.52 MHz ( period = 2.663 ns )                    ; rs232in:inst|R_baud[5]               ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 2.447 ns                ;
; N/A                                     ; 375.94 MHz ( period = 2.660 ns )                    ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[9]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.447 ns                ;
; N/A                                     ; 376.36 MHz ( period = 2.657 ns )                    ; rs232in:inst|R_baud[2]               ; rs232in:inst|R_baud[6]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.443 ns                ;
; N/A                                     ; 376.93 MHz ( period = 2.653 ns )                    ; rs232in:inst|R_baud[4]               ; rs232in:inst|R_baud[13]                ; CLK        ; CLK      ; None                        ; None                      ; 2.438 ns                ;
; N/A                                     ; 380.66 MHz ( period = 2.627 ns )                    ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[7]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 380.66 MHz ( period = 2.627 ns )                    ; rs232in:inst|R_baud[4]               ; rs232in:inst|R_baud[10]                ; CLK        ; CLK      ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 381.24 MHz ( period = 2.623 ns )                    ; rs232in:inst|R_baud[3]               ; rs232in:inst|R_baud[9]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.411 ns                ;
; N/A                                     ; 382.85 MHz ( period = 2.612 ns )                    ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[6]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.397 ns                ;
; N/A                                     ; 382.85 MHz ( period = 2.612 ns )                    ; rs232in:inst|R_baud[4]               ; rs232in:inst|R_baud[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.398 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; rs232in:inst|R_baud[5]               ; rs232in:inst|R_baud[11]                ; CLK        ; CLK      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 388.35 MHz ( period = 2.575 ns )                    ; rs232in:inst|R_baud[3]               ; rs232in:inst|R_baud[6]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; 389.41 MHz ( period = 2.568 ns )                    ; rs232in:inst|R_baud[4]               ; rs232in:inst|R_baud[9]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[17]              ; CLK        ; CLK      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[9]               ; CLK        ; CLK      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[1]               ; CLK        ; CLK      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[21]              ; CLK        ; CLK      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[22]              ; CLK        ; CLK      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[13]              ; CLK        ; CLK      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[14]              ; CLK        ; CLK      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 390.78 MHz ( period = 2.559 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[6]               ; CLK        ; CLK      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_i[0]                ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_i[1]                ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_i[2]                ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_i[3]                ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[27]              ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[19]              ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[11]              ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[3]               ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[31]              ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[23]              ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 390.93 MHz ( period = 2.558 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[15]              ; CLK        ; CLK      ; None                        ; None                      ; 2.345 ns                ;
; N/A                                     ; 391.24 MHz ( period = 2.556 ns )                    ; rs232in:inst|R_baud[2]               ; rs232in:inst|R_baud[7]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.342 ns                ;
; N/A                                     ; 392.00 MHz ( period = 2.551 ns )                    ; rs232in:inst|R_baud[5]               ; rs232in:inst|R_baud[13]                ; CLK        ; CLK      ; None                        ; None                      ; 2.336 ns                ;
; N/A                                     ; 395.88 MHz ( period = 2.526 ns )                    ; rs232in:inst|R_baud[6]               ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 2.312 ns                ;
; N/A                                     ; 396.04 MHz ( period = 2.525 ns )                    ; rs232in:inst|R_baud[5]               ; rs232in:inst|R_baud[10]                ; CLK        ; CLK      ; None                        ; None                      ; 2.311 ns                ;
; N/A                                     ; 396.83 MHz ( period = 2.520 ns )                    ; rs232in:inst|R_baud[5]               ; rs232in:inst|state.WAIT_1P5B           ; CLK        ; CLK      ; None                        ; None                      ; 2.304 ns                ;
; N/A                                     ; 396.83 MHz ( period = 2.520 ns )                    ; rs232in:inst|R_baud[4]               ; rs232in:inst|R_baud[6]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.304 ns                ;
; N/A                                     ; 396.98 MHz ( period = 2.519 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[24]              ; CLK        ; CLK      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 396.98 MHz ( period = 2.519 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[25]              ; CLK        ; CLK      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 396.98 MHz ( period = 2.519 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[26]              ; CLK        ; CLK      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 396.98 MHz ( period = 2.519 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[28]              ; CLK        ; CLK      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 396.98 MHz ( period = 2.519 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[29]              ; CLK        ; CLK      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 396.98 MHz ( period = 2.519 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[30]              ; CLK        ; CLK      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 397.14 MHz ( period = 2.518 ns )                    ; rs232in:inst|R_baud[5]               ; rs232in:inst|state.WAIT_FIN            ; CLK        ; CLK      ; None                        ; None                      ; 2.302 ns                ;
; N/A                                     ; 397.46 MHz ( period = 2.516 ns )                    ; rs232in:inst|R_baud[5]               ; rs232in:inst|state.WAIT_1B             ; CLK        ; CLK      ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[16]              ; CLK        ; CLK      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[8]               ; CLK        ; CLK      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[18]              ; CLK        ; CLK      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[0]               ; CLK        ; CLK      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[10]              ; CLK        ; CLK      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[20]              ; CLK        ; CLK      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[12]              ; CLK        ; CLK      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|R_32[4]               ; CLK        ; CLK      ; None                        ; None                      ; 2.292 ns                ;
; N/A                                     ; 398.25 MHz ( period = 2.511 ns )                    ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[7]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 398.41 MHz ( period = 2.510 ns )                    ; rs232in:inst|R_baud[5]               ; rs232in:inst|R_baud[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.296 ns                ;
; N/A                                     ; 401.77 MHz ( period = 2.489 ns )                    ; rs232in:inst|R_baud[7]               ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 2.275 ns                ;
; N/A                                     ; 403.55 MHz ( period = 2.478 ns )                    ; busFromRS232:inst3|state.ST_WAIT_BUS ; busToRS232:inst2|state.LOOP_WRITE      ; CLK        ; CLK      ; None                        ; None                      ; 2.264 ns                ;
; N/A                                     ; 404.20 MHz ( period = 2.474 ns )                    ; rs232in:inst|R_baud[3]               ; rs232in:inst|R_baud[7]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.260 ns                ;
; N/A                                     ; 405.02 MHz ( period = 2.469 ns )                    ; busToRS232:inst2|R_i[0]              ; busToRS232:inst2|state.LOOP_WRITE      ; CLK        ; CLK      ; None                        ; None                      ; 2.254 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; rs232in:inst|R_baud[5]               ; rs232in:inst|R_baud[9]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.252 ns                ;
; N/A                                     ; 406.50 MHz ( period = 2.460 ns )                    ; rs232in:inst|R_baud[6]               ; rs232in:inst|R_baud[11]                ; CLK        ; CLK      ; None                        ; None                      ; 2.248 ns                ;
; N/A                                     ; 408.50 MHz ( period = 2.448 ns )                    ; rs232in:inst|R_baud[2]               ; rs232in:inst|state.WAIT_1P5B           ; CLK        ; CLK      ; None                        ; None                      ; 2.234 ns                ;
; N/A                                     ; 408.83 MHz ( period = 2.446 ns )                    ; rs232in:inst|R_baud[2]               ; rs232in:inst|state.WAIT_FIN            ; CLK        ; CLK      ; None                        ; None                      ; 2.232 ns                ;
; N/A                                     ; 409.17 MHz ( period = 2.444 ns )                    ; rs232in:inst|R_baud[2]               ; rs232in:inst|state.WAIT_1B             ; CLK        ; CLK      ; None                        ; None                      ; 2.230 ns                ;
; N/A                                     ; 409.84 MHz ( period = 2.440 ns )                    ; busFromRS232:inst3|R_i[0]            ; busFromRS232:inst3|state.ST_EndLoop    ; CLK        ; CLK      ; None                        ; None                      ; 2.226 ns                ;
; N/A                                     ; 411.18 MHz ( period = 2.432 ns )                    ; busToRS232:inst2|R_i[1]              ; busToRS232:inst2|state.LOOP_WRITE      ; CLK        ; CLK      ; None                        ; None                      ; 2.217 ns                ;
; N/A                                     ; 411.18 MHz ( period = 2.432 ns )                    ; rs232in:inst|R_baud[4]               ; rs232in:inst|state.WAIT_1P5B           ; CLK        ; CLK      ; None                        ; None                      ; 2.216 ns                ;
; N/A                                     ; 411.52 MHz ( period = 2.430 ns )                    ; rs232in:inst|R_baud[4]               ; rs232in:inst|state.WAIT_FIN            ; CLK        ; CLK      ; None                        ; None                      ; 2.214 ns                ;
; N/A                                     ; 411.86 MHz ( period = 2.428 ns )                    ; rs232in:inst|R_baud[4]               ; rs232in:inst|state.WAIT_1B             ; CLK        ; CLK      ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 412.71 MHz ( period = 2.423 ns )                    ; rs232in:inst|R_baud[7]               ; rs232in:inst|R_baud[11]                ; CLK        ; CLK      ; None                        ; None                      ; 2.211 ns                ;
; N/A                                     ; 412.88 MHz ( period = 2.422 ns )                    ; busFromRS232:inst3|R_i[0]            ; busFromRS232:inst3|state.ST_SHIFT_DATA ; CLK        ; CLK      ; None                        ; None                      ; 2.208 ns                ;
; N/A                                     ; 413.39 MHz ( period = 2.419 ns )                    ; rs232in:inst|R_baud[4]               ; rs232in:inst|R_baud[7]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.203 ns                ;
; N/A                                     ; 413.56 MHz ( period = 2.418 ns )                    ; rs232in:inst|R_baud[5]               ; rs232in:inst|R_baud[6]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 414.25 MHz ( period = 2.414 ns )                    ; rs232in:inst|R_baud[6]               ; rs232in:inst|R_baud[13]                ; CLK        ; CLK      ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; 415.97 MHz ( period = 2.404 ns )                    ; rs232in:inst|state.WAIT_StartBit     ; rs232in:inst|state.WAIT_1P5B           ; CLK        ; CLK      ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; 417.89 MHz ( period = 2.393 ns )                    ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[3]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.179 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; rs232in:inst|R_baud[8]               ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 2.176 ns                ;
; N/A                                     ; 418.76 MHz ( period = 2.388 ns )                    ; rs232in:inst|R_baud[6]               ; rs232in:inst|R_baud[10]                ; CLK        ; CLK      ; None                        ; None                      ; 2.176 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; rs232in:inst|state.MainLoop          ; rs232in:inst|R_i[3]                    ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; rs232in:inst|state.MainLoop          ; rs232in:inst|R_i[2]                    ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; rs232in:inst|state.MainLoop          ; rs232in:inst|R_i[0]                    ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 419.29 MHz ( period = 2.385 ns )                    ; rs232in:inst|state.MainLoop          ; rs232in:inst|R_i[1]                    ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[7]               ; rs232in:inst|R_baud[13]                ; CLK        ; CLK      ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[5]               ; rs232in:inst|state.WAIT_StartBit       ; CLK        ; CLK      ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[5]               ; rs232in:inst|state.MainLoop            ; CLK        ; CLK      ; None                        ; None                      ; 2.157 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[6]               ; rs232in:inst|R_baud[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[5]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.139 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[7]               ; rs232in:inst|R_baud[10]                ; CLK        ; CLK      ; None                        ; None                      ; 2.139 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[7]               ; rs232in:inst|R_baud[8]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; busToRS232:inst2|R_i[2]              ; busToRS232:inst2|state.LOOP_WRITE      ; CLK        ; CLK      ; None                        ; None                      ; 2.119 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|state.SHIFT           ; rs232out:inst1|R_data[0]               ; CLK        ; CLK      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|state.SHIFT           ; rs232out:inst1|R_data[1]               ; CLK        ; CLK      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|state.SHIFT           ; rs232out:inst1|R_data[2]               ; CLK        ; CLK      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|state.SHIFT           ; rs232out:inst1|R_data[3]               ; CLK        ; CLK      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|state.SHIFT           ; rs232out:inst1|R_data[4]               ; CLK        ; CLK      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|state.SHIFT           ; rs232out:inst1|R_data[5]               ; CLK        ; CLK      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|state.SHIFT           ; rs232out:inst1|R_data[6]               ; CLK        ; CLK      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|state.SHIFT           ; rs232out:inst1|R_data[7]               ; CLK        ; CLK      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|state.SHIFT           ; rs232out:inst1|R_data[8]               ; CLK        ; CLK      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[6]               ; rs232in:inst|R_baud[9]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[8]               ; rs232in:inst|R_baud[11]                ; CLK        ; CLK      ; None                        ; None                      ; 2.112 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[9]               ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[2]               ; rs232in:inst|R_baud[3]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.108 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[2]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[1]               ; rs232in:inst|R_baud[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[5]               ; rs232in:inst|R_baud[7]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.101 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[0]               ; rs232in:inst|state.WAIT_1P5B           ; CLK        ; CLK      ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[1]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[0]               ; rs232in:inst|state.WAIT_FIN            ; CLK        ; CLK      ; None                        ; None                      ; 2.098 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; busToRS232:inst2|state.W_ND          ; busToRS232:inst2|state.LOOP_WRITE      ; CLK        ; CLK      ; None                        ; None                      ; 2.098 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[0]               ; rs232in:inst|state.WAIT_1B             ; CLK        ; CLK      ; None                        ; None                      ; 2.096 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[2]               ; rs232in:inst|state.WAIT_StartBit       ; CLK        ; CLK      ; None                        ; None                      ; 2.090 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[2]               ; rs232in:inst|state.MainLoop            ; CLK        ; CLK      ; None                        ; None                      ; 2.087 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[3]             ; rs232out:inst1|state.SHIFT             ; CLK        ; CLK      ; None                        ; None                      ; 2.085 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[3]             ; rs232out:inst1|state.W_B               ; CLK        ; CLK      ; None                        ; None                      ; 2.082 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[7]               ; rs232in:inst|R_baud[9]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.080 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[4]               ; rs232in:inst|state.WAIT_StartBit       ; CLK        ; CLK      ; None                        ; None                      ; 2.072 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[0]             ; rs232out:inst1|R_baud[12]              ; CLK        ; CLK      ; None                        ; None                      ; 2.073 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[4]               ; rs232in:inst|state.MainLoop            ; CLK        ; CLK      ; None                        ; None                      ; 2.069 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[8]               ; rs232in:inst|R_baud[13]                ; CLK        ; CLK      ; None                        ; None                      ; 2.065 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[2]               ; rs232in:inst|R_baud[5]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.068 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[3]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[10]              ; rs232in:inst|state.MainLoop            ; CLK        ; CLK      ; None                        ; None                      ; 2.048 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[10]              ; rs232in:inst|state.WAIT_1B             ; CLK        ; CLK      ; None                        ; None                      ; 2.048 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[10]              ; rs232in:inst|state.WAIT_FIN            ; CLK        ; CLK      ; None                        ; None                      ; 2.043 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[1]             ; rs232out:inst1|state.SHIFT             ; CLK        ; CLK      ; None                        ; None                      ; 2.044 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[10]              ; rs232in:inst|state.WAIT_StartBit       ; CLK        ; CLK      ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[9]               ; rs232in:inst|R_baud[11]                ; CLK        ; CLK      ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[11]            ; rs232out:inst1|state.SHIFT             ; CLK        ; CLK      ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[10]              ; rs232in:inst|state.WAIT_1P5B           ; CLK        ; CLK      ; None                        ; None                      ; 2.039 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[1]             ; rs232out:inst1|state.W_B               ; CLK        ; CLK      ; None                        ; None                      ; 2.041 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|state.WAIT_1P5B         ; rs232in:inst|R_i[2]                    ; CLK        ; CLK      ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[8]               ; rs232in:inst|R_baud[10]                ; CLK        ; CLK      ; None                        ; None                      ; 2.040 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[11]            ; rs232out:inst1|state.W_B               ; CLK        ; CLK      ; None                        ; None                      ; 2.039 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[10]              ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[2]               ; rs232in:inst|R_baud[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.038 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; busFromRS232:inst3|R_i[2]            ; busFromRS232:inst3|state.ST_EndLoop    ; CLK        ; CLK      ; None                        ; None                      ; 2.023 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[5]                 ; CLK        ; CLK      ; None                        ; None                      ; 2.022 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[3]               ; rs232in:inst|state.WAIT_1P5B           ; CLK        ; CLK      ; None                        ; None                      ; 2.019 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[3]               ; rs232in:inst|state.WAIT_FIN            ; CLK        ; CLK      ; None                        ; None                      ; 2.017 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[11]              ; rs232in:inst|state.MainLoop            ; CLK        ; CLK      ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[11]              ; rs232in:inst|state.WAIT_1B             ; CLK        ; CLK      ; None                        ; None                      ; 2.014 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[3]               ; rs232in:inst|state.WAIT_1B             ; CLK        ; CLK      ; None                        ; None                      ; 2.015 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[11]              ; rs232in:inst|state.WAIT_FIN            ; CLK        ; CLK      ; None                        ; None                      ; 2.009 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[11]              ; rs232in:inst|state.WAIT_StartBit       ; CLK        ; CLK      ; None                        ; None                      ; 2.007 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; busFromRS232:inst3|state.ST_WAIT_BUS ; busFromRS232:inst3|state.ST_EndLoop    ; CLK        ; CLK      ; None                        ; None                      ; 2.007 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[11]              ; rs232in:inst|state.WAIT_1P5B           ; CLK        ; CLK      ; None                        ; None                      ; 2.005 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; busFromRS232:inst3|R_i[2]            ; busFromRS232:inst3|state.ST_SHIFT_DATA ; CLK        ; CLK      ; None                        ; None                      ; 2.005 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[4]             ; rs232out:inst1|state.SHIFT             ; CLK        ; CLK      ; None                        ; None                      ; 2.004 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[1]             ; rs232out:inst1|R_baud[12]              ; CLK        ; CLK      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[0]             ; rs232out:inst1|R_baud[11]              ; CLK        ; CLK      ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[4]             ; rs232out:inst1|state.W_B               ; CLK        ; CLK      ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[9]               ; rs232in:inst|R_baud[13]                ; CLK        ; CLK      ; None                        ; None                      ; 1.995 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; busFromRS232:inst3|state.ST_WAIT_BUS ; busFromRS232:inst3|state.ST_SHIFT_DATA ; CLK        ; CLK      ; None                        ; None                      ; 1.991 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[2]                 ; CLK        ; CLK      ; None                        ; None                      ; 1.990 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[0]               ; rs232in:inst|R_baud[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 1.992 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; busToRS232:inst2|R_i[3]              ; busToRS232:inst2|state.LOOP_WRITE      ; CLK        ; CLK      ; None                        ; None                      ; 1.984 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[3]               ; rs232in:inst|R_baud[5]                 ; CLK        ; CLK      ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[8]               ; rs232in:inst|R_baud[9]                 ; CLK        ; CLK      ; None                        ; None                      ; 1.981 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[10]              ; rs232in:inst|R_baud[11]                ; CLK        ; CLK      ; None                        ; None                      ; 1.972 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[9]               ; rs232in:inst|R_baud[10]                ; CLK        ; CLK      ; None                        ; None                      ; 1.970 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[2]             ; rs232out:inst1|R_baud[12]              ; CLK        ; CLK      ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[6]               ; rs232in:inst|R_baud[7]                 ; CLK        ; CLK      ; None                        ; None                      ; 1.966 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[0]               ; rs232in:inst|state.WAIT_StartBit       ; CLK        ; CLK      ; None                        ; None                      ; 1.956 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[0]               ; rs232in:inst|state.MainLoop            ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[3]               ; rs232in:inst|R_baud[4]                 ; CLK        ; CLK      ; None                        ; None                      ; 1.956 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|state.WAIT_StartBit     ; rs232in:inst|R_i[2]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[2]             ; rs232out:inst1|state.SHIFT             ; CLK        ; CLK      ; None                        ; None                      ; 1.942 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[2]             ; rs232out:inst1|state.W_B               ; CLK        ; CLK      ; None                        ; None                      ; 1.939 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[11]              ; rs232in:inst|R_baud[12]                ; CLK        ; CLK      ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[1]             ; rs232out:inst1|R_baud[11]              ; CLK        ; CLK      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232out:inst1|R_baud[0]             ; rs232out:inst1|R_baud[10]              ; CLK        ; CLK      ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|R_baud[4]               ; rs232in:inst|R_baud[5]                 ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|state.WAIT_1P5B         ; rs232in:inst|R_i[3]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; rs232in:inst|state.WAIT_1P5B         ; rs232in:inst|R_i[0]                    ; CLK        ; CLK      ; None                        ; None                      ; 1.929 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                      ;                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------+
; tsu                                                                                    ;
+-------+--------------+------------+------+----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                               ; To Clock ;
+-------+--------------+------------+------+----------------------------------+----------+
; N/A   ; None         ; 5.484 ns   ; RX   ; rs232in:inst|state.WAIT_1P5B     ; CLK      ;
; N/A   ; None         ; 5.259 ns   ; RX   ; rs232in:inst|state.WAIT_StartBit ; CLK      ;
; N/A   ; None         ; 4.459 ns   ; RX   ; rs232in:inst|R_sh[7]             ; CLK      ;
+-------+--------------+------------+------+----------------------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+---------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To   ; From Clock ;
+-------+--------------+------------+---------------------------+------+------------+
; N/A   ; None         ; 10.383 ns  ; busToRS232:inst2|R_32[30] ; D[6] ; CLK        ;
; N/A   ; None         ; 9.848 ns   ; busToRS232:inst2|R_32[27] ; D[3] ; CLK        ;
; N/A   ; None         ; 9.705 ns   ; busToRS232:inst2|R_32[31] ; D[7] ; CLK        ;
; N/A   ; None         ; 9.395 ns   ; rs232out:inst1|state.W_ND ; Tx   ; CLK        ;
; N/A   ; None         ; 9.272 ns   ; busToRS232:inst2|R_32[24] ; D[0] ; CLK        ;
; N/A   ; None         ; 9.170 ns   ; busToRS232:inst2|R_32[28] ; D[4] ; CLK        ;
; N/A   ; None         ; 8.998 ns   ; busToRS232:inst2|R_32[29] ; D[5] ; CLK        ;
; N/A   ; None         ; 8.921 ns   ; rs232out:inst1|R_data[0]  ; Tx   ; CLK        ;
; N/A   ; None         ; 8.641 ns   ; busToRS232:inst2|R_32[26] ; D[2] ; CLK        ;
; N/A   ; None         ; 8.578 ns   ; busToRS232:inst2|R_32[25] ; D[1] ; CLK        ;
+-------+--------------+------------+---------------------------+------+------------+


+----------------------------------------------------------------------------------------------+
; th                                                                                           ;
+---------------+-------------+-----------+------+----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                               ; To Clock ;
+---------------+-------------+-----------+------+----------------------------------+----------+
; N/A           ; None        ; -4.229 ns ; RX   ; rs232in:inst|R_sh[7]             ; CLK      ;
; N/A           ; None        ; -5.029 ns ; RX   ; rs232in:inst|state.WAIT_StartBit ; CLK      ;
; N/A           ; None        ; -5.254 ns ; RX   ; rs232in:inst|state.WAIT_1P5B     ; CLK      ;
+---------------+-------------+-----------+------+----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Wed Jun  1 10:06:18 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projet_VHDL -c projet_VHDL --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 336.36 MHz between source register "rs232in:inst|R_baud[1]" and destination register "rs232in:inst|R_baud[12]" (period= 2.973 ns)
    Info: + Longest register to register delay is 2.759 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 3; REG Node = 'rs232in:inst|R_baud[1]'
        Info: 2: + IC(0.502 ns) + CELL(0.393 ns) = 0.895 ns; Loc. = LCCOMB_X62_Y34_N6; Fanout = 2; COMB Node = 'rs232in:inst|Add0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.966 ns; Loc. = LCCOMB_X62_Y34_N8; Fanout = 2; COMB Node = 'rs232in:inst|Add0~5'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.037 ns; Loc. = LCCOMB_X62_Y34_N10; Fanout = 2; COMB Node = 'rs232in:inst|Add0~7'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.108 ns; Loc. = LCCOMB_X62_Y34_N12; Fanout = 2; COMB Node = 'rs232in:inst|Add0~9'
        Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.267 ns; Loc. = LCCOMB_X62_Y34_N14; Fanout = 2; COMB Node = 'rs232in:inst|Add0~11'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.338 ns; Loc. = LCCOMB_X62_Y34_N16; Fanout = 2; COMB Node = 'rs232in:inst|Add0~13'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.409 ns; Loc. = LCCOMB_X62_Y34_N18; Fanout = 2; COMB Node = 'rs232in:inst|Add0~15'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.480 ns; Loc. = LCCOMB_X62_Y34_N20; Fanout = 2; COMB Node = 'rs232in:inst|Add0~17'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.551 ns; Loc. = LCCOMB_X62_Y34_N22; Fanout = 2; COMB Node = 'rs232in:inst|Add0~19'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.622 ns; Loc. = LCCOMB_X62_Y34_N24; Fanout = 2; COMB Node = 'rs232in:inst|Add0~21'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.693 ns; Loc. = LCCOMB_X62_Y34_N26; Fanout = 2; COMB Node = 'rs232in:inst|Add0~23'
        Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 2.103 ns; Loc. = LCCOMB_X62_Y34_N28; Fanout = 1; COMB Node = 'rs232in:inst|Add0~24'
        Info: 14: + IC(0.423 ns) + CELL(0.149 ns) = 2.675 ns; Loc. = LCCOMB_X61_Y34_N12; Fanout = 1; COMB Node = 'rs232in:inst|R_baud~12'
        Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 2.759 ns; Loc. = LCFF_X61_Y34_N13; Fanout = 3; REG Node = 'rs232in:inst|R_baud[12]'
        Info: Total cell delay = 1.834 ns ( 66.47 % )
        Info: Total interconnect delay = 0.925 ns ( 33.53 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.799 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 142; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.191 ns) + CELL(0.537 ns) = 2.799 ns; Loc. = LCFF_X61_Y34_N13; Fanout = 3; REG Node = 'rs232in:inst|R_baud[12]'
            Info: Total cell delay = 1.496 ns ( 53.45 % )
            Info: Total interconnect delay = 1.303 ns ( 46.55 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.799 ns
            Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 142; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.191 ns) + CELL(0.537 ns) = 2.799 ns; Loc. = LCFF_X61_Y34_N27; Fanout = 3; REG Node = 'rs232in:inst|R_baud[1]'
            Info: Total cell delay = 1.496 ns ( 53.45 % )
            Info: Total interconnect delay = 1.303 ns ( 46.55 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "rs232in:inst|state.WAIT_1P5B" (data pin = "RX", clock pin = "CLK") is 5.484 ns
    Info: + Longest pin to register delay is 8.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'
        Info: 2: + IC(6.002 ns) + CELL(0.275 ns) = 7.117 ns; Loc. = LCCOMB_X63_Y34_N6; Fanout = 1; COMB Node = 'rs232in:inst|Selector1~0'
        Info: 3: + IC(0.680 ns) + CELL(0.438 ns) = 8.235 ns; Loc. = LCCOMB_X61_Y34_N24; Fanout = 1; COMB Node = 'rs232in:inst|Selector1~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 8.319 ns; Loc. = LCFF_X61_Y34_N25; Fanout = 7; REG Node = 'rs232in:inst|state.WAIT_1P5B'
        Info: Total cell delay = 1.637 ns ( 19.68 % )
        Info: Total interconnect delay = 6.682 ns ( 80.32 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.799 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 142; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.191 ns) + CELL(0.537 ns) = 2.799 ns; Loc. = LCFF_X61_Y34_N25; Fanout = 7; REG Node = 'rs232in:inst|state.WAIT_1P5B'
        Info: Total cell delay = 1.496 ns ( 53.45 % )
        Info: Total interconnect delay = 1.303 ns ( 46.55 % )
Info: tco from clock "CLK" to destination pin "D[6]" through register "busToRS232:inst2|R_32[30]" is 10.383 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.807 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 142; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.199 ns) + CELL(0.537 ns) = 2.807 ns; Loc. = LCFF_X61_Y33_N13; Fanout = 2; REG Node = 'busToRS232:inst2|R_32[30]'
        Info: Total cell delay = 1.496 ns ( 53.30 % )
        Info: Total interconnect delay = 1.311 ns ( 46.70 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.326 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y33_N13; Fanout = 2; REG Node = 'busToRS232:inst2|R_32[30]'
        Info: 2: + IC(4.714 ns) + CELL(2.612 ns) = 7.326 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'D[6]'
        Info: Total cell delay = 2.612 ns ( 35.65 % )
        Info: Total interconnect delay = 4.714 ns ( 64.35 % )
Info: th for register "rs232in:inst|R_sh[7]" (data pin = "RX", clock pin = "CLK") is -4.229 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.797 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 142; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.189 ns) + CELL(0.537 ns) = 2.797 ns; Loc. = LCFF_X60_Y34_N31; Fanout = 2; REG Node = 'rs232in:inst|R_sh[7]'
        Info: Total cell delay = 1.496 ns ( 53.49 % )
        Info: Total interconnect delay = 1.301 ns ( 46.51 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.292 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D21; Fanout = 3; PIN Node = 'RX'
        Info: 2: + IC(6.219 ns) + CELL(0.149 ns) = 7.208 ns; Loc. = LCCOMB_X60_Y34_N30; Fanout = 1; COMB Node = 'rs232in:inst|R_sh[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.292 ns; Loc. = LCFF_X60_Y34_N31; Fanout = 2; REG Node = 'rs232in:inst|R_sh[7]'
        Info: Total cell delay = 1.073 ns ( 14.71 % )
        Info: Total interconnect delay = 6.219 ns ( 85.29 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 457 megabytes
    Info: Processing ended: Wed Jun  1 10:06:19 2011
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


