--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml UARTcomponent.twx UARTcomponent.ncd -o UARTcomponent.twr
UARTcomponent.pcf

Design file:              UARTcomponent.ncd
Physical constraint file: UARTcomponent.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.08 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DBIN<0>     |   -0.002(R)|      FAST  |    2.027(R)|      SLOW  |CLK_BUFGP         |   0.000|
DBIN<1>     |   -0.073(R)|      FAST  |    1.881(R)|      SLOW  |CLK_BUFGP         |   0.000|
DBIN<2>     |   -0.004(R)|      FAST  |    1.822(R)|      SLOW  |CLK_BUFGP         |   0.000|
DBIN<3>     |    0.347(R)|      FAST  |    1.805(R)|      SLOW  |CLK_BUFGP         |   0.000|
DBIN<4>     |    0.315(R)|      FAST  |    2.070(R)|      SLOW  |CLK_BUFGP         |   0.000|
DBIN<5>     |    0.078(R)|      FAST  |    2.011(R)|      SLOW  |CLK_BUFGP         |   0.000|
DBIN<6>     |    0.260(R)|      FAST  |    2.195(R)|      SLOW  |CLK_BUFGP         |   0.000|
DBIN<7>     |    0.116(R)|      FAST  |    2.109(R)|      SLOW  |CLK_BUFGP         |   0.000|
RD          |    0.465(R)|      FAST  |    1.319(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST         |    0.617(R)|      FAST  |    1.611(R)|      SLOW  |CLK_BUFGP         |   0.000|
RXD         |    0.181(R)|      FAST  |    2.007(R)|      SLOW  |CLK_BUFGP         |   0.000|
WR          |    0.405(R)|      FAST  |    1.871(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
DBOUT<0>    |         8.116(R)|      SLOW  |         3.445(R)|      FAST  |CLK_BUFGP         |   0.000|
DBOUT<1>    |         7.969(R)|      SLOW  |         3.370(R)|      FAST  |CLK_BUFGP         |   0.000|
DBOUT<2>    |         7.837(R)|      SLOW  |         3.298(R)|      FAST  |CLK_BUFGP         |   0.000|
DBOUT<3>    |         8.395(R)|      SLOW  |         3.661(R)|      FAST  |CLK_BUFGP         |   0.000|
DBOUT<4>    |         7.930(R)|      SLOW  |         3.343(R)|      FAST  |CLK_BUFGP         |   0.000|
DBOUT<5>    |         8.127(R)|      SLOW  |         3.461(R)|      FAST  |CLK_BUFGP         |   0.000|
DBOUT<6>    |         7.983(R)|      SLOW  |         3.381(R)|      FAST  |CLK_BUFGP         |   0.000|
DBOUT<7>    |         8.083(R)|      SLOW  |         3.416(R)|      FAST  |CLK_BUFGP         |   0.000|
FE          |         8.002(R)|      SLOW  |         3.395(R)|      FAST  |CLK_BUFGP         |   0.000|
OE          |         8.012(R)|      SLOW  |         3.367(R)|      FAST  |CLK_BUFGP         |   0.000|
PE          |         8.159(R)|      SLOW  |         3.512(R)|      FAST  |CLK_BUFGP         |   0.000|
RDA         |         8.105(R)|      SLOW  |         3.445(R)|      FAST  |CLK_BUFGP         |   0.000|
TBE         |         8.559(R)|      SLOW  |         3.590(R)|      FAST  |CLK_BUFGP         |   0.000|
TXD         |         8.039(R)|      SLOW  |         3.391(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.036|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 10 21:09:21 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4998 MB



