strict digraph "" {
	node [label="\N"];
	"1867:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e12faf6d0>",
		fillcolor=springgreen,
		label="1867:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1867:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fafad0>",
		fillcolor=turquoise,
		label="1867:BL
start_CRC8 <= 0;
START_CRC8_DEL <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12fafb10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12fafc50>]",
		style=filled,
		typ=Block];
	"1867:IF" -> "1867:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=1867];
	"1871:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12faf710>",
		fillcolor=turquoise,
		label="1871:BL
start_CRC8 <= store_tx_data_valid[0];
START_CRC8_DEL <= start_CRC8;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e12faf750>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f2e12faf950>]",
		style=filled,
		typ=Block];
	"1867:IF" -> "1871:BL"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=1867];
	"1866:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e12fafe10>",
		fillcolor=turquoise,
		label="1866:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1866:BL" -> "1867:IF"	 [cond="[]",
		lineno=None];
	"1865:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e12fafe50>",
		clk_sens=True,
		fillcolor=gold,
		label="1865:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['store_tx_data_valid', 'reset_int', 'start_CRC8']"];
	"1865:AL" -> "1866:BL"	 [cond="[]",
		lineno=None];
	"Leaf_1865:AL"	 [def_var="['START_CRC8_DEL', 'start_CRC8']",
		label="Leaf_1865:AL"];
	"1867:BL" -> "Leaf_1865:AL"	 [cond="[]",
		lineno=None];
	"1871:BL" -> "Leaf_1865:AL"	 [cond="[]",
		lineno=None];
}
