v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|lpm_mult:Mult0|mult_53t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|lpm_mult:Mult0|mult_53t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|lpm_mult:Mult0|mult_53t:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0|mult_53t:auto_generated|mac_out2,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Clock_50to100:mypll|altpll:altpll_component|Clock_50to100_altpll:auto_generated|wire_pll1_clk[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sck,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|volume[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|volume[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|volume[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|volume[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|volume[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|volume[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|volume[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|volume[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|volume[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|volume[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|volume[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|volume[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|volume[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|volume[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|volume[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|volume[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|volume[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|volume[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|volume[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|volume[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|volume[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|volume[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|volume[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|volume[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor3[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxstate.idle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxstate.start,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxstate.bits,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxint,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|rxstate.stop,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_addr[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|uart_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ps2_int,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv|counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv|counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv|counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv|counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv|counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|risingedge_divider:myclkdiv|counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_overrun,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|flags[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|flags[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_ints[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|flags[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_ferr_latched,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|kbdrecvreg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|mouserecvreg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|flags[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|ser_ints[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|timer_flags[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|flags[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|spi_to_host[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|interrupt_controller:myint|pending[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|interrupt_controller:myint|pending[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|interrupt_controller:myint|pending[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|divisor7[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|prgstate.run,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|flags[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|reg_data_out[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|prgstate.audio,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|prgstate.waitread,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|interrupt_controller:myint|int_out_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|interrupt_controller:myint|int_out_b[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|interrupt_controller:myint|int_out_b[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|prgstate.vga,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|clocks_per_pixel[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|clocks_per_pixel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|clocks_per_pixel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_ypos[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|sprite0_xpos[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|chargen_overlay,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.setreqlen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel1|channel_fromhost.reqlen[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.setreqlen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel0|channel_fromhost.reqlen[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.setreqlen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel2|channel_fromhost.reqlen[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.setreqlen,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|channel_fromhost.reqlen[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|fast_prgstate,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|prgstate.peripheral,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|prgstate.mem,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txready,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vtotal[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_reg_datain[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|htotal[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|req_pending,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|extend_rw,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|extend_cycle,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txstate,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstart[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|vbstop[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstart[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|vga_controller:myvga|hbstop[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|sd_out[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_cs,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txd,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter6[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter4[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter5[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter2[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter3[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter1[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter0[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|simple_uart:myuart|txint,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|interrupt_controller:myint|pending[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|cascade_timer:mytimer|counter7[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,VirtualToplevel:tg68tst|peripheral_controller:myperipheral|spi_interface:myspi|shiftcnt[3],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,VirtualToplevel:tg68tst|reset,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|pwmthreshold[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|pwmthreshold[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|pwmthreshold[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|pwmthreshold[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|pwmthreshold[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|pwmthreshold[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|pwmthreshold[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|pwmthreshold[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|pwmthreshold[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|pwmthreshold[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:rightsd|sigma[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,reset_n,hybrid_pwm_sd:\audio2:leftsd|sigma[11],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,reset_n,Off,
PORT_SWAPPING,PORT_SWAPPING_FINISHED,VirtualToplevel:tg68tst|sound_wrapper:myaudio|sound_controller:channel3|lpm_mult:Mult0|mult_53t:auto_generated|mac_mult1,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,INAPPLICABLE,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,No Global Signal assignments found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,PASS,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,INAPPLICABLE,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,No Termination assignments found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength or Termination assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,INAPPLICABLE,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,No Differential I/O Standard assignments found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES_MATRIX,Pin/Rules,IO_000001;IO_000002;IO_000003;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000009;IO_000010;IO_000011;IO_000012;IO_000013;IO_000014;IO_000015;IO_000018;IO_000019;IO_000020;IO_000021;IO_000022;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000046;IO_000047;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,77;0;77;0;0;77;77;0;77;77;0;0;0;9;25;0;0;25;9;0;4;0;0;0;0;0;0;77;0;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,0;77;0;77;77;0;0;77;0;0;77;77;77;68;52;77;77;52;68;77;73;77;77;77;77;77;77;0;77;77,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,o_sdram_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_addr[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_ba[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_ba[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_cke,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_cs,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_we,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_cas,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_ras,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_ldqm,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_sdram_udqm,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_red[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_red[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_red[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_red[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_red[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_green[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_green[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_green[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_green[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_green[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_green[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_blue[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_blue[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_blue[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_blue[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_blue[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_hsync,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,o_vga_vsync,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,aud_l,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,aud_r,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rs232_txd,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sd_cs,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sd_mosi,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sd_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,power_hold,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,leds[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,leds[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,leds[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,leds[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[0],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[1],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[2],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[3],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[4],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[5],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[6],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[7],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[8],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[9],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[10],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[11],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[12],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[13],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[14],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,io_sdram_data[15],Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ps2k_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ps2k_dat,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ps2m_clk,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,ps2m_dat,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,clk_50,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,reset_n,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,power_button,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,sd_miso,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rs232_rxd,Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,12,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,18,
