Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Thu Mar  9 15:43:10 2017
| Host         : tea02 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file hcode_shell_top_timing_summary_routed.rpt -rpx hcode_shell_top_timing_summary_routed.rpx
| Design       : hcode_shell_top
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.288        0.000                      0                23541        0.044        0.000                      0                23541        0.000        0.000                       0                  8114  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                   ------------         ----------      --------------
clk_wiz/inst/clk_in1                                                                                                                                    {0.000 2.000}        4.000           250.000         
  clk_out4_clk_wiz_0                                                                                                                                    {0.000 2.083}        4.167           240.000         
  clkfbout_clk_wiz_0                                                                                                                                    {0.000 10.000}       20.000          50.000          
sys_clk                                                                                                                                                 {0.000 5.000}        10.000          100.000         
xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK  {0.000 5.000}        10.000          100.000         
  clk_125mhz                                                                                                                                            {0.000 4.000}        8.000           125.000         
  clk_250mhz                                                                                                                                            {0.000 2.000}        4.000           250.000         
  mmcm_fb                                                                                                                                               {0.000 5.000}        10.000          100.000         
  userclk1                                                                                                                                              {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                                                                                                                                                      0.833        0.000                       0                     1  
  clk_out4_clk_wiz_0                                                                                                                                          0.858        0.000                      0                  407        0.108        0.000                      0                  407        1.683        0.000                       0                   163  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                                                                                     18.592        0.000                       0                     3  
sys_clk                                                                                                                                                       9.029        0.000                      0                   56        0.172        0.000                      0                   56        4.358        0.000                       0                    83  
xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK                                                                                                                                                    3.000        0.000                       0                     3  
  clk_125mhz                                                                                                                                                  0.648        0.000                      0                 7507        0.057        0.000                      0                 7507        2.286        0.000                       0                  3290  
  clk_250mhz                                                                                                                                                                                                                                                                                              2.592        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                                                                                                                                                 8.929        0.000                       0                     2  
  userclk1                                                                                                                                                    0.288        0.000                      0                15551        0.044        0.000                      0                15551        0.000        0.000                       0                  4567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out4_clk_wiz_0  clk_out4_clk_wiz_0        2.778        0.000                      0                    9        0.280        0.000                      0                    9  
**async_default**   userclk1            userclk1                  2.585        0.000                      0                   11        0.282        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         4.000       2.929      MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 1.800ns (68.104%)  route 0.843ns (31.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[3])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[3]
                         net (fo=1, routed)           0.843     4.453    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[35]
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[3])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.637ns  (logic 1.800ns (68.259%)  route 0.837ns (31.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[2])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[2]
                         net (fo=1, routed)           0.837     4.447    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[26]
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[2])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.447    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 1.800ns (68.514%)  route 0.827ns (31.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[26]
                         net (fo=1, routed)           0.827     4.437    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[29]
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 1.800ns (68.514%)  route 0.827ns (31.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[28]
                         net (fo=1, routed)           0.827     4.437    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[31]
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 1.800ns (68.514%)  route 0.827ns (31.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[31])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[31]
                         net (fo=1, routed)           0.827     4.437    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[34]
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 1.800ns (68.514%)  route 0.827ns (31.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.827     4.437    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.437    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 1.800ns (68.671%)  route 0.821ns (31.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=1, routed)           0.821     4.431    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[14])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 1.800ns (68.671%)  route 0.821ns (31.329%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[24]
                         net (fo=1, routed)           0.821     4.431    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[27]
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[24])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.431    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 1.800ns (71.344%)  route 0.723ns (28.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[17])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[17]
                         net (fo=1, routed)           0.723     4.333    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[17])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 1.800ns (71.344%)  route 0.723ns (28.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns = ( 5.835 - 4.167 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.808     1.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X12Y16        RAMB36E1                                     r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X12Y16        RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[23])
                                                      1.800     3.610 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[23]
                         net (fo=1, routed)           0.723     4.333    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[25]
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.667     5.835    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X11Y17        RAMB36E1                                     r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.090     5.925    
                         clock uncertainty           -0.072     5.854    
    RAMB36_X11Y17        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.543     5.311    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.311    
                         arrival time                          -4.333    
  -------------------------------------------------------------------
                         slack                                  0.978    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.767     0.769    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X179Y81        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y81        FDCE (Prop_fdce_C_Q)         0.100     0.869 r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     0.924    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
    SLICE_X179Y81        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.008     1.010    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X179Y81        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.241     0.769    
    SLICE_X179Y81        FDCE (Hold_fdce_C_D)         0.047     0.816    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.779     0.781    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X193Y83        FDCE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y83        FDCE (Prop_fdce_C_Q)         0.100     0.881 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     0.936    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[6]
    SLICE_X193Y83        FDCE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.020     1.022    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X193Y83        FDCE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.241     0.781    
    SLICE_X193Y83        FDCE (Hold_fdce_C_D)         0.047     0.828    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.766     0.768    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X179Y80        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y80        FDCE (Prop_fdce_C_Q)         0.100     0.868 r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[6]/Q
                         net (fo=1, routed)           0.055     0.923    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[6]
    SLICE_X179Y80        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.007     1.009    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X179Y80        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]/C
                         clock pessimism             -0.241     0.768    
    SLICE_X179Y80        FDCE (Hold_fdce_C_D)         0.047     0.815    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.014ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.771     0.773    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X183Y81        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y81        FDPE (Prop_fdpe_C_Q)         0.100     0.873 r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055     0.928    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X183Y81        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.012     1.014    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X183Y81        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.241     0.773    
    SLICE_X183Y81        FDPE (Hold_fdpe_C_D)         0.047     0.820    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.012ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.769     0.771    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y79        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y79        FDPE (Prop_fdpe_C_Q)         0.100     0.871 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.926    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X185Y79        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.010     1.012    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y79        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.241     0.771    
    SLICE_X185Y79        FDPE (Hold_fdpe_C_D)         0.047     0.818    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.770     0.772    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y84        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y84        FDPE (Prop_fdpe_C_Q)         0.100     0.872 r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     0.927    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X179Y84        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.011     1.013    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y84        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.241     0.772    
    SLICE_X179Y84        FDPE (Hold_fdpe_C_D)         0.047     0.819    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.010ns
    Source Clock Delay      (SCD):    0.769ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.767     0.769    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X179Y81        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y81        FDCE (Prop_fdce_C_Q)         0.100     0.869 r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.055     0.924    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[5]
    SLICE_X179Y81        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.008     1.010    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X179Y81        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.241     0.769    
    SLICE_X179Y81        FDCE (Hold_fdce_C_D)         0.044     0.813    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.813    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.022ns
    Source Clock Delay      (SCD):    0.781ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.779     0.781    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X193Y83        FDCE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y83        FDCE (Prop_fdce_C_Q)         0.100     0.881 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     0.936    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[7]
    SLICE_X193Y83        FDCE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.020     1.022    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X193Y83        FDCE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.241     0.781    
    SLICE_X193Y83        FDCE (Hold_fdce_C_D)         0.044     0.825    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.009ns
    Source Clock Delay      (SCD):    0.768ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.766     0.768    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X179Y80        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y80        FDCE (Prop_fdce_C_Q)         0.100     0.868 r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[7]/Q
                         net (fo=1, routed)           0.055     0.923    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[7]
    SLICE_X179Y80        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.007     1.009    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X179Y80        FDCE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]/C
                         clock pessimism             -0.241     0.768    
    SLICE_X179Y80        FDCE (Hold_fdce_C_D)         0.044     0.812    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.020ns
    Source Clock Delay      (SCD):    0.779ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.777     0.779    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X194Y81        FDCE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y81        FDCE (Prop_fdce_C_Q)         0.100     0.879 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/Q
                         net (fo=1, routed)           0.060     0.939    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[5]
    SLICE_X194Y81        FDCE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.018     1.020    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X194Y81        FDCE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]/C
                         clock pessimism             -0.241     0.779    
    SLICE_X194Y81        FDCE (Hold_fdce_C_D)         0.047     0.826    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y17    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y16    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y18    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y19    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y17    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X12Y18    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y16    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.167       2.328      RAMB36_X11Y15    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.167       2.758      BUFGCTRL_X0Y16   clk_wiz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         4.167       3.096      MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X176Y81    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X175Y80    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X175Y80    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X175Y81    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X176Y80    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X176Y80    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.083       1.683      SLICE_X183Y81    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.083       1.683      SLICE_X183Y81    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X181Y82    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.083       1.683      SLICE_X181Y82    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.083       1.733      SLICE_X176Y84    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.083       1.733      SLICE_X176Y84    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.083       1.733      SLICE_X177Y84    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X192Y82    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X192Y82    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X194Y81    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X194Y81    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.083       1.733      SLICE_X186Y84    xillybus_interface_0/in_r_empty_n_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.083       1.733      SLICE_X186Y84    xillybus_interface_0/in_r_empty_n_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         2.083       1.733      SLICE_X178Y81    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         20.000      18.592     BUFGCTRL_X0Y17   clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y6  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        9.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 13.493 - 10.000 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.664     3.776    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y143       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.776 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.776    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y143       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.524    13.493    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.283    13.776    
                         clock uncertainty           -0.035    13.741    
    SLICE_X220Y143       FDRE (Setup_fdre_C_D)        0.064    13.805    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.490ns = ( 13.490 - 10.000 ) 
    Source Clock Delay      (SCD):    3.772ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.660     3.772    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y136       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y136       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.772 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.772    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y136       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.521    13.490    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y136       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.282    13.772    
                         clock uncertainty           -0.035    13.737    
    SLICE_X220Y136       FDRE (Setup_fdre_C_D)        0.064    13.801    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.801    
                         arrival time                          -4.772    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.485ns = ( 13.485 - 10.000 ) 
    Source Clock Delay      (SCD):    3.766ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.654     3.766    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y131       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y131       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.766 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.766    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y131       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.516    13.485    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y131       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.281    13.766    
                         clock uncertainty           -0.035    13.731    
    SLICE_X220Y131       FDRE (Setup_fdre_C_D)        0.064    13.795    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.795    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns = ( 13.486 - 10.000 ) 
    Source Clock Delay      (SCD):    3.767ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.655     3.767    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y132       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y132       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.767 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.767    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.517    13.486    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y132       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.281    13.767    
                         clock uncertainty           -0.035    13.732    
    SLICE_X216Y132       FDRE (Setup_fdre_C_D)        0.064    13.796    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.796    
                         arrival time                          -4.767    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 13.489 - 10.000 ) 
    Source Clock Delay      (SCD):    3.770ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.658     3.770    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y114       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y114       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.770 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.770    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y114       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.520    13.489    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y114       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.281    13.770    
                         clock uncertainty           -0.035    13.735    
    SLICE_X220Y114       FDRE (Setup_fdre_C_D)        0.064    13.799    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.799    
                         arrival time                          -4.770    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.487ns = ( 13.487 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.656     3.768    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y116       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y116       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.768 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.768    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y116       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.518    13.487    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y116       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.281    13.768    
                         clock uncertainty           -0.035    13.733    
    SLICE_X216Y116       FDRE (Setup_fdre_C_D)        0.064    13.797    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 13.493 - 10.000 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.664     3.776    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y107       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y107       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.776 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.776    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y107       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.524    13.493    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y107       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.283    13.776    
                         clock uncertainty           -0.035    13.741    
    SLICE_X220Y107       FDRE (Setup_fdre_C_D)        0.064    13.805    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.493ns = ( 13.493 - 10.000 ) 
    Source Clock Delay      (SCD):    3.776ns
    Clock Pessimism Removal (CPR):    0.283ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.664     3.776    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y106       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y106       SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.776 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.776    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X220Y106       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.524    13.493    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y106       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.283    13.776    
                         clock uncertainty           -0.035    13.741    
    SLICE_X220Y106       FDRE (Setup_fdre_C_D)        0.064    13.805    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.805    
                         arrival time                          -4.776    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.664ns = ( 13.664 - 10.000 ) 
    Source Clock Delay      (SCD):    3.949ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.837     3.949    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y95        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y95        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.949 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     4.949    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y95        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.695    13.664    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y95        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]/C
                         clock pessimism              0.285    13.949    
                         clock uncertainty           -0.035    13.914    
    SLICE_X220Y95        FDRE (Setup_fdre_C_D)        0.064    13.978    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  9.029    

Slack (MET) :             9.029ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.664ns = ( 13.664 - 10.000 ) 
    Source Clock Delay      (SCD):    3.949ns
    Clock Pessimism Removal (CPR):    0.285ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          2.019     2.019    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.112 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.837     3.949    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y94        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y94        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     4.949 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     4.949    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X216Y94        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000    10.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          1.886    11.886    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    11.969 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.695    13.664    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y94        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]/C
                         clock pessimism              0.285    13.949    
                         clock uncertainty           -0.035    13.914    
    SLICE_X216Y94        FDRE (Setup_fdre_C_D)        0.064    13.978    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         13.978    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  9.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.755     1.684    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y136       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y136       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.955 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.955    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y136       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.977     1.994    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y136       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.310     1.684    
    SLICE_X220Y136       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.783    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.755     1.684    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y114       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y114       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.955 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.955    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y114       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.977     1.994    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y114       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.310     1.684    
    SLICE_X220Y114       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.783    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.806     1.735    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y83        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.006 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.006    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X216Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.047     2.064    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y83        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.329     1.735    
    SLICE_X216Y83        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.834    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.804     1.733    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y81        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y81        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.004 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.004    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y81        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.045     2.062    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y81        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.329     1.733    
    SLICE_X216Y81        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.832    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.329ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.804     1.733    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y68        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y68        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.004 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.004    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y68        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.045     2.062    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y68        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.329     1.733    
    SLICE_X220Y68        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.832    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.810     1.739    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y57        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y57        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.010 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     2.010    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y57        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.053     2.070    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y57        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.331     1.739    
    SLICE_X220Y57        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.838    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.810     1.739    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y59        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y59        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     2.010 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     2.010    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X220Y59        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          1.053     2.070    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y59        SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.331     1.739    
    SLICE_X220Y59        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.838    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.759     1.688    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y143       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.959 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.959    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y143       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.982     1.999    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y143       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.311     1.688    
    SLICE_X220Y143       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.787    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.754     1.683    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y116       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y116       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.954 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.954    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X216Y116       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.975     1.992    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X216Y116       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.309     1.683    
    SLICE_X216Y116       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.782    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.782    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.903     0.903    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.929 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.758     1.687    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y107       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y107       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.958 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.958    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y107       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    IBUFDS_GTE2_X1Y5     IBUFDS_GTE2                  0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O
                         net (fo=11, routed)          0.987     0.987    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/sys_clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.017 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/cpllpd_refclk_inst/O
                         net (fo=72, routed)          0.981     1.998    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/gt_cpllpdrefclk
    SLICE_X220Y107       SRLC32E                                      r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.311     1.687    
    SLICE_X220Y107       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.786    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_interface_0/xillybus_ins/pcieclk_ibuf/O }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y5   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y7   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y9   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y11  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y4   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y6   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y8   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y10  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X1Y1    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         10.000      8.507      GTXE2_COMMON_X1Y2    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y69        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y69        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y69        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y69        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y114       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y114       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y114       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y68        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y69        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y69        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y69        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y69        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/cpllPDInst/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y95        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y95        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         5.000       4.358      SLICE_X220Y95        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/cpllPDInst/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
  To Clock:  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         10.000      7.576      GTXE2_CHANNEL_X1Y11  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.409         10.000      8.592      BUFGCTRL_X0Y4        xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 0.259ns (3.892%)  route 6.395ns (96.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns = ( 14.214 - 8.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.828     6.995    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y85        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y85        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.395    13.649    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X196Y128       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.468    14.214    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X196Y128       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]/C
                         clock pessimism              0.436    14.650    
                         clock uncertainty           -0.071    14.579    
    SLICE_X196Y128       FDRE (Setup_fdre_C_R)       -0.281    14.298    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 0.259ns (3.892%)  route 6.395ns (96.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns = ( 14.214 - 8.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.828     6.995    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y85        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y85        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.395    13.649    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X196Y128       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.468    14.214    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X196Y128       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]/C
                         clock pessimism              0.436    14.650    
                         clock uncertainty           -0.071    14.579    
    SLICE_X196Y128       FDRE (Setup_fdre_C_R)       -0.281    14.298    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 0.259ns (3.892%)  route 6.395ns (96.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns = ( 14.214 - 8.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.828     6.995    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y85        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y85        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.395    13.649    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X196Y128       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.468    14.214    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X196Y128       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]/C
                         clock pessimism              0.436    14.650    
                         clock uncertainty           -0.071    14.579    
    SLICE_X196Y128       FDRE (Setup_fdre_C_R)       -0.281    14.298    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.654ns  (logic 0.259ns (3.892%)  route 6.395ns (96.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns = ( 14.214 - 8.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.828     6.995    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y85        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y85        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.395    13.649    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X196Y128       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.468    14.214    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X196Y128       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]/C
                         clock pessimism              0.436    14.650    
                         clock uncertainty           -0.071    14.579    
    SLICE_X196Y128       FDRE (Setup_fdre_C_R)       -0.281    14.298    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/converge_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.298    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 0.259ns (3.891%)  route 6.397ns (96.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 14.220 - 8.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.828     6.995    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y85        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y85        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.397    13.651    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X200Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.474    14.220    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X200Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]/C
                         clock pessimism              0.436    14.656    
                         clock uncertainty           -0.071    14.585    
    SLICE_X200Y133       FDRE (Setup_fdre_C_R)       -0.281    14.304    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/FSM_sequential_fsm_rx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.656ns  (logic 0.259ns (3.891%)  route 6.397ns (96.109%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 14.220 - 8.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.828     6.995    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y85        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y85        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.397    13.651    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X200Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.474    14.220    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X200Y133       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg/C
                         clock pessimism              0.436    14.656    
                         clock uncertainty           -0.071    14.585    
    SLICE_X200Y133       FDRE (Setup_fdre_C_R)       -0.281    14.304    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/rxeq_preset_valid_reg
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 0.259ns (3.897%)  route 6.387ns (96.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.216ns = ( 14.216 - 8.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.828     6.995    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y85        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y85        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.387    13.641    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/RST_CPLLRESET
    SLICE_X196Y129       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.470    14.216    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/pipe_pclk_in
    SLICE_X196Y129       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg/C
                         clock pessimism              0.436    14.652    
                         clock uncertainty           -0.071    14.581    
    SLICE_X196Y129       FDRE (Setup_fdre_C_R)       -0.281    14.300    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_adapt_done_reg_reg
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 0.259ns (3.897%)  route 6.387ns (96.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.216ns = ( 14.216 - 8.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.828     6.995    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y85        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y85        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.387    13.641    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X196Y129       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.470    14.216    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X196Y129       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg/C
                         clock pessimism              0.436    14.652    
                         clock uncertainty           -0.071    14.581    
    SLICE_X196Y129       FDRE (Setup_fdre_C_R)       -0.281    14.300    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_cnt_reg
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 0.259ns (3.897%)  route 6.387ns (96.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.216ns = ( 14.216 - 8.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.828     6.995    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y85        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y85        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.387    13.641    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X196Y129       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.470    14.216    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X196Y129       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg/C
                         clock pessimism              0.436    14.652    
                         clock uncertainty           -0.071    14.581    
    SLICE_X196Y129       FDRE (Setup_fdre_C_R)       -0.281    14.300    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/adapt_done_reg
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.659ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 0.259ns (3.897%)  route 6.387ns (96.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.216ns = ( 14.216 - 8.000 ) 
    Source Clock Delay      (SCD):    6.995ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.828     6.995    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/pipe_pclk_in
    SLICE_X212Y85        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X212Y85        FDRE (Prop_fdre_C_Q)         0.259     7.254 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cpllreset_reg/Q
                         net (fo=1363, routed)        6.387    13.641    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/RST_CPLLRESET
    SLICE_X196Y129       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273    11.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.349    12.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    12.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.470    14.216    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/pipe_pclk_in
    SLICE_X196Y129       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg/C
                         clock pessimism              0.436    14.652    
                         clock uncertainty           -0.071    14.581    
    SLICE_X196Y129       FDRE (Setup_fdre_C_R)       -0.281    14.300    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/rxeq_scan_i/preset_done_reg
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  0.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.100ns (17.064%)  route 0.486ns (82.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.934ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.752     2.934    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X214Y118       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y118       FDRE (Prop_fdre_C_Q)         0.100     3.034 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.486     3.520    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1]_1[0]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2CHARISK[0])
                                                      0.488     3.463    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.520    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[5]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.100ns (14.686%)  route 0.581ns (85.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.808     2.990    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_pclk_in
    SLICE_X209Y94        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y94        FDRE (Prop_fdre_C_Q)         0.100     3.090 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_8_lane.pipe_lane_5_i/pipe_stages_1.pipe_rx_data_q_reg[5]/Q
                         net (fo=1, routed)           0.581     3.671    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_3[5]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX5DATA[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.395     3.135    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX5DATA[5])
                                                      0.472     3.607    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.607    
                         arrival time                           3.671    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.100ns (24.252%)  route 0.312ns (75.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.812     2.994    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X217Y97        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y97        FDRE (Prop_fdre_C_Q)         0.100     3.094 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/done_reg/Q
                         net (fo=1, routed)           0.312     3.406    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/RATE_DRP_DONE
    SLICE_X215Y97        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        1.055     3.604    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/pipe_pclk_in
    SLICE_X215Y97        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg/C
                         clock pessimism             -0.301     3.303    
    SLICE_X215Y97        FDRE (Hold_fdre_C_D)         0.039     3.342    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg1_reg
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.406    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.091ns (16.278%)  route 0.468ns (83.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.747     2.929    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X214Y126       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y126       FDRE (Prop_fdre_C_Q)         0.091     3.020 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_data_q_reg[7]/Q
                         net (fo=1, routed)           0.468     3.488    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/Q[7]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0DATA[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0DATA[7])
                                                      0.448     3.423    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.488    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.199ns (47.373%)  route 0.221ns (52.627%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         0.760     2.942    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X220Y100       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y100       FDRE (Prop_fdre_C_Q)         0.107     3.049 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2_reg[13]/Q
                         net (fo=2, routed)           0.166     3.215    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/do_reg2[13]
    SLICE_X220Y96        LUT5 (Prop_lut5_I0_O)        0.064     3.279 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[13]_i_3__2/O
                         net (fo=1, routed)           0.055     3.334    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[13]_i_3__2_n_0
    SLICE_X220Y96        LUT3 (Prop_lut3_I1_O)        0.028     3.362 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[13]_i_1__2/O
                         net (fo=1, routed)           0.000     3.362    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg[13]
    SLICE_X220Y96        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/dclk_i_bufg.dclk_i/O
                         net (fo=756, routed)         1.054     3.603    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/pipe_dclk_in
    SLICE_X220Y96        FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[13]/C
                         clock pessimism             -0.395     3.208    
    SLICE_X220Y96        FDRE (Hold_fdre_C_D)         0.087     3.295    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp.pipe_drp_i/di_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[15]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.091ns (15.378%)  route 0.501ns (84.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.757     2.939    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_pclk_in
    SLICE_X215Y111       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y111       FDRE (Prop_fdre_C_Q)         0.091     3.030 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_2_lane.pipe_lane_1_i/pipe_stages_1.pipe_rx_data_q_reg[15]/Q
                         net (fo=1, routed)           0.501     3.531    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15][15]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX1DATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX1DATA[15])
                                                      0.488     3.463    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.463    
                         arrival time                           3.531    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[9]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.091ns (15.467%)  route 0.497ns (84.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.759     2.941    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X218Y106       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y106       FDRE (Prop_fdre_C_Q)         0.091     3.032 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_data_q_reg[9]/Q
                         net (fo=1, routed)           0.497     3.529    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_1[9]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3DATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3DATA[9])
                                                      0.485     3.460    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.460    
                         arrival time                           3.529    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.091ns (16.257%)  route 0.469ns (83.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.930ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.748     2.930    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_pclk_in
    SLICE_X214Y127       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y127       FDRE (Prop_fdre_C_Q)         0.091     3.021 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_lane_0_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[0]/Q
                         net (fo=1, routed)           0.469     3.490    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_char_is_k_q_reg[1][0]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX0CHARISK[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX0CHARISK[0])
                                                      0.443     3.418    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.418    
                         arrival time                           3.490    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.100ns (17.123%)  route 0.484ns (82.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.751     2.933    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_pclk_in
    SLICE_X214Y119       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y119       FDRE (Prop_fdre_C_Q)         0.100     3.033 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_stages_1.pipe_rx_data_q_reg[0]/Q
                         net (fo=1, routed)           0.484     3.517    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_data_q_reg[15]_0[0]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX2DATA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX2DATA[0])
                                                      0.469     3.444    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.444    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[0]
                            (rising edge-triggered cell PCIE_2_1 clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.100ns (16.318%)  route 0.513ns (83.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.758     2.940    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_pclk_in
    SLICE_X217Y107       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y107       FDRE (Prop_fdre_C_Q)         0.100     3.040 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_3_i/pipe_stages_1.pipe_rx_status_q_reg[0]/Q
                         net (fo=1, routed)           0.513     3.553    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_stages_1.pipe_rx_status_q_reg[2]_2[0]
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPERX3STATUS[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/clk_125mhz
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/O
                         net (fo=2531, routed)        0.981     3.530    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_pclk_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
                         clock pessimism             -0.555     2.975    
    PCIE_X1Y0            PCIE_2_1 (Hold_pcie_2_1_PIPECLK_PIPERX3STATUS[0])
                                                      0.504     3.479    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.553    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y5   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y7   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y9   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y11  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X1Y1    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y4   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y6   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/DRPCLK   n/a            5.714         8.000       2.286      GTXE2_COMMON_X1Y2    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y8   xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X1Y10  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3      xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y128       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/addr_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y60        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/txelecidle_reg2_reg/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y128       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[4]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X221Y128       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[5]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y128       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[6]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X220Y128       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/do_reg2_reg[8]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X214Y86        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X217Y128       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/index_reg[2]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X215Y87        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C                n/a            0.400         4.000       3.600      SLICE_X216Y86        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/cplllock_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X216Y128       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/addr_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y128       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/addr_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X221Y128       xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp.pipe_drp_i/addr_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X210Y76        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X210Y76        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X210Y76        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X210Y76        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt_reg[7]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X210Y77        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt_reg[8]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X210Y77        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt_reg[9]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         4.000       3.650      SLICE_X211Y74        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_gen3_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.409         4.000       2.592      BUFGCTRL_X0Y1    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pclk_i1_bufgctrl.pclk_i1/I1
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         4.000       2.929      MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.223ns (6.303%)  route 3.315ns (93.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns = ( 10.214 - 4.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.616     6.783    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.223     7.006 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=864, routed)         3.315    10.321    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/A2
    SLICE_X184Y114       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.468    10.214    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/WCLK
    SLICE_X184Y114       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/DP/CLK
                         clock pessimism              0.509    10.723    
                         clock uncertainty           -0.065    10.658    
    SLICE_X184Y114       RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    10.608    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/DP
  -------------------------------------------------------------------
                         required time                         10.608    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 0.223ns (6.303%)  route 3.315ns (93.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns = ( 10.214 - 4.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.616     6.783    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.223     7.006 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=864, routed)         3.315    10.321    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/A2
    SLICE_X184Y114       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.468    10.214    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/WCLK
    SLICE_X184Y114       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/SP/CLK
                         clock pessimism              0.509    10.723    
                         clock uncertainty           -0.065    10.658    
    SLICE_X184Y114       RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    10.608    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address88/SP
  -------------------------------------------------------------------
                         required time                         10.608    
                         arrival time                         -10.321    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.223ns (6.466%)  route 3.226ns (93.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.213ns = ( 10.213 - 4.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.616     6.783    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.223     7.006 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=864, routed)         3.226    10.232    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/A2
    SLICE_X182Y115       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.467    10.213    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/WCLK
    SLICE_X182Y115       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/DP/CLK
                         clock pessimism              0.509    10.722    
                         clock uncertainty           -0.065    10.657    
    SLICE_X182Y115       RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    10.607    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/DP
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.223ns (6.466%)  route 3.226ns (93.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.213ns = ( 10.213 - 4.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.616     6.783    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.223     7.006 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=864, routed)         3.226    10.232    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/A2
    SLICE_X182Y115       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.467    10.213    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/WCLK
    SLICE_X182Y115       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/SP/CLK
                         clock pessimism              0.509    10.722    
                         clock uncertainty           -0.065    10.657    
    SLICE_X182Y115       RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    10.607    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address86/SP
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.223ns (6.496%)  route 3.210ns (93.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.212ns = ( 10.212 - 4.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.616     6.783    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.223     7.006 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=864, routed)         3.210    10.216    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/A2
    SLICE_X182Y116       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.466    10.212    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/WCLK
    SLICE_X182Y116       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/DP/CLK
                         clock pessimism              0.509    10.721    
                         clock uncertainty           -0.065    10.656    
    SLICE_X182Y116       RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    10.606    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/DP
  -------------------------------------------------------------------
                         required time                         10.606    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.223ns (6.496%)  route 3.210ns (93.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.212ns = ( 10.212 - 4.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.616     6.783    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.223     7.006 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=864, routed)         3.210    10.216    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/A2
    SLICE_X182Y116       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.466    10.212    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/WCLK
    SLICE_X182Y116       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/SP/CLK
                         clock pessimism              0.509    10.721    
                         clock uncertainty           -0.065    10.656    
    SLICE_X182Y116       RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    10.606    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address85/SP
  -------------------------------------------------------------------
                         required time                         10.606    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.223ns (6.844%)  route 3.035ns (93.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.210ns = ( 10.210 - 4.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.616     6.783    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.223     7.006 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=864, routed)         3.035    10.041    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/ADDRD2
    SLICE_X184Y118       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.464    10.210    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/WCLK
    SLICE_X184Y118       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMA/CLK
                         clock pessimism              0.509    10.719    
                         clock uncertainty           -0.065    10.654    
    SLICE_X184Y118       RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    10.604    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMA
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.223ns (6.844%)  route 3.035ns (93.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.210ns = ( 10.210 - 4.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.616     6.783    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.223     7.006 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=864, routed)         3.035    10.041    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/ADDRD2
    SLICE_X184Y118       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.464    10.210    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/WCLK
    SLICE_X184Y118       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMB/CLK
                         clock pessimism              0.509    10.719    
                         clock uncertainty           -0.065    10.654    
    SLICE_X184Y118       RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    10.604    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMB
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.223ns (6.844%)  route 3.035ns (93.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.210ns = ( 10.210 - 4.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.616     6.783    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.223     7.006 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=864, routed)         3.035    10.041    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/ADDRD2
    SLICE_X184Y118       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.464    10.210    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/WCLK
    SLICE_X184Y118       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMC/CLK
                         clock pessimism              0.509    10.719    
                         clock uncertainty           -0.065    10.654    
    SLICE_X184Y118       RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    10.604    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMC
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.563ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        3.258ns  (logic 0.223ns (6.844%)  route 3.035ns (93.156%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.210ns = ( 10.210 - 4.000 ) 
    Source Clock Delay      (SCD):    6.783ns
    Clock Pessimism Removal (CPR):    0.509ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.616     6.783    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.223     7.006 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_2/Q
                         net (fo=864, routed)         3.035    10.041    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/ADDRD2
    SLICE_X184Y118       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.464    10.210    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/WCLK
    SLICE_X184Y118       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMD/CLK
                         clock pessimism              0.509    10.719    
                         clock uncertainty           -0.065    10.654    
    SLICE_X184Y118       RAMD64E (Setup_ramd64e_CLK_WADR2)
                                                     -0.050    10.604    xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address63/RAMD
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  0.563    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.036ns (12.342%)  route 0.256ns (87.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.756     2.938    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[5])
                                                      0.036     2.974 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[5]
                         net (fo=4, routed)           0.256     3.229    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[5]
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     3.558    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y20        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.186    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.229    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.512%)  route 0.109ns (54.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.729     2.911    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.091     3.002 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=864, routed)         0.109     3.111    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/ADDRD5
    SLICE_X198Y108       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.953     3.502    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/WCLK
    SLICE_X198Y108       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMA/CLK
                         clock pessimism             -0.555     2.947    
    SLICE_X198Y108       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120     3.067    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMA
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.512%)  route 0.109ns (54.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.729     2.911    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.091     3.002 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=864, routed)         0.109     3.111    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/ADDRD5
    SLICE_X198Y108       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.953     3.502    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/WCLK
    SLICE_X198Y108       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMB/CLK
                         clock pessimism             -0.555     2.947    
    SLICE_X198Y108       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120     3.067    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMB
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.512%)  route 0.109ns (54.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.729     2.911    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.091     3.002 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=864, routed)         0.109     3.111    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/ADDRD5
    SLICE_X198Y108       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.953     3.502    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/WCLK
    SLICE_X198Y108       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMC/CLK
                         clock pessimism             -0.555     2.947    
    SLICE_X198Y108       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120     3.067    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMC
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.512%)  route 0.109ns (54.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.502ns
    Source Clock Delay      (SCD):    2.911ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.729     2.911    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X197Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y108       FDRE (Prop_fdre_C_Q)         0.091     3.002 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/dma_bufno_reg_5/Q
                         net (fo=864, routed)         0.109     3.111    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/ADDRD5
    SLICE_X198Y108       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.953     3.502    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/WCLK
    SLICE_X198Y108       RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMD/CLK
                         clock pessimism             -0.555     2.947    
    SLICE_X198Y108       RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.120     3.067    xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address19/RAMD
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.025ns (8.557%)  route 0.267ns (91.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.557ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.756     2.938    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[2])
                                                      0.025     2.963 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[2]
                         net (fo=4, routed)           0.267     3.230    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/MIMTXWADDR[2]
    RAMB36_X13Y21        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.008     3.557    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y21        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.002    
    RAMB36_X13Y21        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     3.185    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[2].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           3.230    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.042ns (14.171%)  route 0.254ns (85.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.558ns
    Source Clock Delay      (SCD):    2.938ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.756     2.938    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pipe_userclk1_in
    PCIE_X1Y0            PCIE_2_1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[8])
                                                      0.042     2.980 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[8]
                         net (fo=4, routed)           0.254     3.234    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXWADDR[8]
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     3.558    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/pipe_userclk1_in
    RAMB36_X13Y20        RAMB36E1                                     r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism             -0.555     3.003    
    RAMB36_X13Y20        RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.186    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           3.234    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/reg_data_1/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/wr_data_1/D
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.180%)  route 0.132ns (50.820%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.529ns
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.809     2.991    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X205Y99        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/reg_data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y99        FDRE (Prop_fdre_C_Q)         0.100     3.091 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/reg_data_1/Q
                         net (fo=2, routed)           0.132     3.223    xillybus_interface_0/xillybus_ins/xillybus_core_ins/packet_rx_axi_tlp_64_ins/reg_data[1]
    SLICE_X205Y101       LUT3 (Prop_lut3_I1_O)        0.028     3.251 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/Mmux_reg_data[31]_reg_data[7]_mux_2_OUT121/O
                         net (fo=1, routed)           0.000     3.251    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/reg_data[31]_reg_data[7]_mux_2_OUT[1]
    SLICE_X205Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/wr_data_1/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.980     3.529    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X205Y101       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/wr_data_1/C
                         clock pessimism             -0.395     3.134    
    SLICE_X205Y101       FDRE (Hold_fdre_C_D)         0.060     3.194    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bar_registers_ins/wr_data_1
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.251    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/wr_data_0/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram1/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.565ns
    Source Clock Delay      (SCD):    2.956ns
    Clock Pessimism Removal (CPR):    0.595ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.774     2.956    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X181Y93        FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/wr_data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y93        FDRE (Prop_fdre_C_Q)         0.100     3.056 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/wr_data_0/Q
                         net (fo=1, routed)           0.102     3.158    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram1/DIA
    SLICE_X180Y95        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram1/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.016     3.565    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram1/WCLK
    SLICE_X180Y95        RAMD64E                                      r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram1/RAMA/CLK
                         clock pessimism             -0.595     2.970    
    SLICE_X180Y95        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.131     3.101    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram1/RAMA
  -------------------------------------------------------------------
                         required time                         -3.101    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/wr_data_28/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/ram_1/Mram_fifo_ram5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.691     2.873    xillybus_interface_0/xillybus_ins/xillybus_core_ins/bus_clk_w
    SLICE_X177Y107       FDRE                                         r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/wr_data_28/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y107       FDRE (Prop_fdre_C_Q)         0.100     2.973 r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/wr_data_28/Q
                         net (fo=2, routed)           0.103     3.076    xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/ram_1/Mram_fifo_ram5/DIC0
    SLICE_X176Y106       RAMD32                                       r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/ram_1/Mram_fifo_ram5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.914     3.463    xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/ram_1/Mram_fifo_ram5/WCLK
    SLICE_X176Y106       RAMD32                                       r  xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/ram_1/Mram_fifo_ram5/RAMC/CLK
                         clock pessimism             -0.575     2.888    
    SLICE_X176Y106       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.017    xillybus_interface_0/xillybus_ins/xillybus_core_ins/messages_ins/ram_1/Mram_fifo_ram5/RAMC
  -------------------------------------------------------------------
                         required time                         -3.017    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin      Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2   n/a                4.000         4.000       0.000      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y35    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/Mram_segment_array_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y35    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/Mram_segment_array_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y37    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/Mram_segment_array_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y37    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_3_ins/Mram_segment_array_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y34    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y34    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y36    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a                2.095         4.000       1.905      RAMB18_X13Y36    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitr_2_ins/Mram_segment_array_1/CLKBWRCLK
Min Period        n/a     PCIE_2_1/USERCLK    n/a                2.000         4.000       2.000      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a                213.360       4.000       209.360    MMCME2_ADV_X0Y3  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X198Y117   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address68/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X198Y117   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address68/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X198Y117   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address68/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X198Y117   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address68/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X180Y95    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram1/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X180Y95    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram1/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X180Y95    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram1/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X180Y95    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram1/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y96    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram11/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X176Y96    xillybus_interface_0/xillybus_ins/xillybus_core_ins/unitw_1_ins/unitw_1_fifo_ins/ram_0/Mram_fifo_ram11/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X196Y124   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address64/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X196Y124   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address64/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X196Y124   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address64/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X196Y124   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address64/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X190Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address13/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X190Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address13/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X190Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address13/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X190Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/wr_arbiter_ins/Mram_dma_address13/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X196Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address7/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a                0.768         2.000       1.232      SLICE_X196Y105   xillybus_interface_0/xillybus_ins/xillybus_core_ins/pcie_recv_dma_ins/Mram_rd_dma_address7/RAMB/CLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.560         0.479       0.081      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/PIPECLK   0.640         0.449       0.191      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560         0.011       0.549      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Skew          Slow    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.640         0.021       0.619      PCIE_X1Y0        xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.266ns (24.445%)  route 0.822ns (75.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 5.810 - 4.167 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.773     1.775    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y80        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y80        FDPE (Prop_fdpe_C_Q)         0.223     1.998 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     2.285    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X185Y80        LUT2 (Prop_lut2_I0_O)        0.043     2.328 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.535     2.863    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X188Y81        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.641     5.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X188Y81        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.090     5.900    
                         clock uncertainty           -0.072     5.828    
    SLICE_X188Y81        FDPE (Recov_fdpe_C_PRE)     -0.187     5.641    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.641    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.266ns (24.445%)  route 0.822ns (75.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 5.810 - 4.167 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.773     1.775    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y80        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y80        FDPE (Prop_fdpe_C_Q)         0.223     1.998 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     2.285    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X185Y80        LUT2 (Prop_lut2_I0_O)        0.043     2.328 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.535     2.863    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X188Y81        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.641     5.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X188Y81        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.090     5.900    
                         clock uncertainty           -0.072     5.828    
    SLICE_X188Y81        FDPE (Recov_fdpe_C_PRE)     -0.187     5.641    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.641    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.266ns (24.445%)  route 0.822ns (75.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 5.810 - 4.167 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.773     1.775    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y80        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y80        FDPE (Prop_fdpe_C_Q)         0.223     1.998 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     2.285    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X185Y80        LUT2 (Prop_lut2_I0_O)        0.043     2.328 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.535     2.863    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X188Y81        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.641     5.810    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X188Y81        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.090     5.900    
                         clock uncertainty           -0.072     5.828    
    SLICE_X188Y81        FDPE (Recov_fdpe_C_PRE)     -0.187     5.641    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.641    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.302ns (29.193%)  route 0.733ns (70.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 5.751 - 4.167 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.720     1.722    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y84        FDRE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y84        FDRE (Prop_fdre_C_Q)         0.259     1.981 r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     2.337    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X176Y84        LUT2 (Prop_lut2_I1_O)        0.043     2.380 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.377     2.756    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X176Y83        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.582     5.751    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y83        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.114     5.865    
                         clock uncertainty           -0.072     5.793    
    SLICE_X176Y83        FDPE (Recov_fdpe_C_PRE)     -0.187     5.606    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.606    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.035ns  (logic 0.302ns (29.193%)  route 0.733ns (70.807%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 5.751 - 4.167 ) 
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.720     1.722    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y84        FDRE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y84        FDRE (Prop_fdre_C_Q)         0.259     1.981 r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.356     2.337    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X176Y84        LUT2 (Prop_lut2_I1_O)        0.043     2.380 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.377     2.756    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X176Y83        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.582     5.751    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y83        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.114     5.865    
                         clock uncertainty           -0.072     5.793    
    SLICE_X176Y83        FDPE (Recov_fdpe_C_PRE)     -0.187     5.606    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.606    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             3.102ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.204ns (32.255%)  route 0.428ns (67.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 5.752 - 4.167 ) 
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.773     1.775    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y84        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y84        FDPE (Prop_fdpe_C_Q)         0.204     1.979 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.428     2.407    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X177Y84        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.583     5.752    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y84        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.090     5.842    
                         clock uncertainty           -0.072     5.770    
    SLICE_X177Y84        FDPE (Recov_fdpe_C_PRE)     -0.261     5.509    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.509    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  3.102    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.204ns (34.511%)  route 0.387ns (65.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 5.807 - 4.167 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.774     1.776    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X183Y81        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y81        FDPE (Prop_fdpe_C_Q)         0.204     1.980 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.387     2.367    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X183Y83        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.638     5.807    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X183Y83        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.115     5.922    
                         clock uncertainty           -0.072     5.850    
    SLICE_X183Y83        FDPE (Recov_fdpe_C_PRE)     -0.261     5.589    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -2.367    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.204ns (34.511%)  route 0.387ns (65.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.640ns = ( 5.807 - 4.167 ) 
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.774     1.776    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X183Y81        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y81        FDPE (Prop_fdpe_C_Q)         0.204     1.980 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.387     2.367    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X183Y83        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.638     5.807    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X183Y83        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.115     5.922    
                         clock uncertainty           -0.072     5.850    
    SLICE_X183Y83        FDPE (Recov_fdpe_C_PRE)     -0.261     5.589    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          5.589    
                         arrival time                          -2.367    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.399ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (clk_out4_clk_wiz_0 rise@4.167ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.204ns (49.237%)  route 0.210ns (50.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.638ns = ( 5.805 - 4.167 ) 
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.739     1.739    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.762    -2.023 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.932    -0.091    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.772     1.774    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y79        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y79        FDPE (Prop_fdpe_C_Q)         0.204     1.978 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.210     2.188    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X185Y80        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      4.167     4.167 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.517     5.684    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.377     2.307 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.779     4.086    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     4.169 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.636     5.805    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y80        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.115     5.920    
                         clock uncertainty           -0.072     5.848    
    SLICE_X185Y80        FDPE (Recov_fdpe_C_PRE)     -0.261     5.587    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          5.587    
                         arrival time                          -2.188    
  -------------------------------------------------------------------
                         slack                                  3.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.013ns
    Source Clock Delay      (SCD):    0.771ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.769     0.771    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y79        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y79        FDPE (Prop_fdpe_C_Q)         0.091     0.862 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     0.954    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X185Y80        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.011     1.013    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X185Y80        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.229     0.784    
    SLICE_X185Y80        FDPE (Remov_fdpe_C_PRE)     -0.110     0.674    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.319%)  route 0.182ns (66.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.771     0.773    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X183Y81        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y81        FDPE (Prop_fdpe_C_Q)         0.091     0.864 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.182     1.046    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X183Y83        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.014     1.016    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X183Y83        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.229     0.787    
    SLICE_X183Y83        FDPE (Remov_fdpe_C_PRE)     -0.110     0.677    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.091ns (33.319%)  route 0.182ns (66.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.016ns
    Source Clock Delay      (SCD):    0.773ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.771     0.773    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X183Y81        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y81        FDPE (Prop_fdpe_C_Q)         0.091     0.864 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.182     1.046    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X183Y83        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.014     1.016    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X183Y83        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.229     0.787    
    SLICE_X183Y83        FDPE (Remov_fdpe_C_PRE)     -0.110     0.677    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.091ns (29.030%)  route 0.222ns (70.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.984ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.770     0.772    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X179Y84        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y84        FDPE (Prop_fdpe_C_Q)         0.091     0.863 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.222     1.085    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X177Y84        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.982     0.984    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y84        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.208     0.776    
    SLICE_X177Y84        FDPE (Remov_fdpe_C_PRE)     -0.110     0.666    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.007%)  route 0.272ns (67.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.744ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.742     0.744    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y84        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y84        FDPE (Prop_fdpe_C_Q)         0.100     0.844 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.100     0.944    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X176Y84        LUT2 (Prop_lut2_I0_O)        0.028     0.972 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.172     1.144    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X176Y83        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.981     0.983    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y83        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.228     0.755    
    SLICE_X176Y83        FDPE (Remov_fdpe_C_PRE)     -0.052     0.703    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.128ns (32.007%)  route 0.272ns (67.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.983ns
    Source Clock Delay      (SCD):    0.744ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.742     0.744    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X177Y84        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y84        FDPE (Prop_fdpe_C_Q)         0.100     0.844 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.100     0.944    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X176Y84        LUT2 (Prop_lut2_I0_O)        0.028     0.972 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.172     1.144    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X176Y83        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.981     0.983    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X176Y83        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.228     0.755    
    SLICE_X176Y83        FDPE (Remov_fdpe_C_PRE)     -0.052     0.703    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.146ns (26.801%)  route 0.399ns (73.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.770     0.772    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X184Y80        FDRE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y80        FDRE (Prop_fdre_C_Q)         0.118     0.890 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     1.006    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X185Y80        LUT2 (Prop_lut2_I1_O)        0.028     1.034 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.283     1.317    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X188Y81        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.017     1.019    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X188Y81        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.208     0.811    
    SLICE_X188Y81        FDPE (Remov_fdpe_C_PRE)     -0.052     0.759    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.146ns (26.801%)  route 0.399ns (73.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.770     0.772    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X184Y80        FDRE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y80        FDRE (Prop_fdre_C_Q)         0.118     0.890 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     1.006    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X185Y80        LUT2 (Prop_lut2_I1_O)        0.028     1.034 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.283     1.317    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X188Y81        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.017     1.019    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X188Y81        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.208     0.811    
    SLICE_X188Y81        FDPE (Remov_fdpe_C_PRE)     -0.052     0.759    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock clk_out4_clk_wiz_0  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@0.000ns - clk_out4_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.146ns (26.801%)  route 0.399ns (73.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.019ns
    Source Clock Delay      (SCD):    0.772ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.754     0.754    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.742    -0.988 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.964    -0.024    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         0.770     0.772    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X184Y80        FDRE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y80        FDRE (Prop_fdre_C_Q)         0.118     0.890 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     1.006    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X185Y80        LUT2 (Prop_lut2_I1_O)        0.028     1.034 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.283     1.317    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X188Y81        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.009     1.009    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.069    -1.060 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.032    -0.028    clk_wiz/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.002 r  clk_wiz/inst/clkout4_buf/O
                         net (fo=161, routed)         1.017     1.019    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X188Y81        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.208     0.811    
    SLICE_X188Y81        FDPE (Remov_fdpe_C_PRE)     -0.052     0.759    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.759    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.558    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        2.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.282ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.330ns (28.738%)  route 0.818ns (71.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 10.268 - 4.000 ) 
    Source Clock Delay      (SCD):    6.827ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.660     6.827    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X207Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y108       FDRE (Prop_fdre_C_Q)         0.204     7.031 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.350     7.381    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst
    SLICE_X207Y107       LUT2 (Prop_lut2_I0_O)        0.126     7.507 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.468     7.975    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1_n_0
    SLICE_X207Y107       FDPE                                         f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.522    10.268    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X207Y107       FDPE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/C
                         clock pessimism              0.535    10.803    
                         clock uncertainty           -0.065    10.738    
    SLICE_X207Y107       FDPE (Recov_fdpe_C_PRE)     -0.178    10.560    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         10.560    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.330ns (28.738%)  route 0.818ns (71.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 10.268 - 4.000 ) 
    Source Clock Delay      (SCD):    6.827ns
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.660     6.827    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X207Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y108       FDRE (Prop_fdre_C_Q)         0.204     7.031 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.350     7.381    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst
    SLICE_X207Y107       LUT2 (Prop_lut2_I0_O)        0.126     7.507 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.468     7.975    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1_n_0
    SLICE_X207Y107       FDPE                                         f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.522    10.268    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X207Y107       FDPE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg/C
                         clock pessimism              0.535    10.803    
                         clock uncertainty           -0.065    10.738    
    SLICE_X207Y107       FDPE (Recov_fdpe_C_PRE)     -0.178    10.560    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_reg
  -------------------------------------------------------------------
                         required time                         10.560    
                         arrival time                          -7.975    
  -------------------------------------------------------------------
                         slack                                  2.585    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.266ns (26.899%)  route 0.723ns (73.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.380ns = ( 10.380 - 4.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.719     6.886    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y85        FDPE (Prop_fdpe_C_Q)         0.223     7.109 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     7.396    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X177Y85        LUT2 (Prop_lut2_I0_O)        0.043     7.439 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.436     7.875    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X178Y85        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.634    10.380    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X178Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.511    10.891    
                         clock uncertainty           -0.065    10.826    
    SLICE_X178Y85        FDPE (Recov_fdpe_C_PRE)     -0.187    10.639    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.266ns (26.899%)  route 0.723ns (73.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.380ns = ( 10.380 - 4.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.719     6.886    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y85        FDPE (Prop_fdpe_C_Q)         0.223     7.109 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     7.396    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X177Y85        LUT2 (Prop_lut2_I0_O)        0.043     7.439 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.436     7.875    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X178Y85        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.634    10.380    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X178Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.511    10.891    
                         clock uncertainty           -0.065    10.826    
    SLICE_X178Y85        FDPE (Recov_fdpe_C_PRE)     -0.187    10.639    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.266ns (26.899%)  route 0.723ns (73.101%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.380ns = ( 10.380 - 4.000 ) 
    Source Clock Delay      (SCD):    6.886ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.719     6.886    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y85        FDPE (Prop_fdpe_C_Q)         0.223     7.109 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     7.396    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X177Y85        LUT2 (Prop_lut2_I0_O)        0.043     7.439 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.436     7.875    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X178Y85        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.634    10.380    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X178Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.511    10.891    
                         clock uncertainty           -0.065    10.826    
    SLICE_X178Y85        FDPE (Recov_fdpe_C_PRE)     -0.187    10.639    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.266ns (30.620%)  route 0.603ns (69.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.383ns = ( 10.383 - 4.000 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.772     6.939    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X187Y78        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y78        FDPE (Prop_fdpe_C_Q)         0.223     7.162 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     7.449    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X187Y78        LUT2 (Prop_lut2_I0_O)        0.043     7.492 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.316     7.808    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X187Y79        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.637    10.383    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X187Y79        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.536    10.919    
                         clock uncertainty           -0.065    10.854    
    SLICE_X187Y79        FDPE (Recov_fdpe_C_PRE)     -0.178    10.676    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.266ns (30.620%)  route 0.603ns (69.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.383ns = ( 10.383 - 4.000 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.772     6.939    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X187Y78        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y78        FDPE (Prop_fdpe_C_Q)         0.223     7.162 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.287     7.449    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X187Y78        LUT2 (Prop_lut2_I0_O)        0.043     7.492 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.316     7.808    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X187Y79        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.637    10.383    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X187Y79        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.536    10.919    
                         clock uncertainty           -0.065    10.854    
    SLICE_X187Y79        FDPE (Recov_fdpe_C_PRE)     -0.178    10.676    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.204ns (32.438%)  route 0.425ns (67.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.328ns = ( 10.328 - 4.000 ) 
    Source Clock Delay      (SCD):    6.939ns
    Clock Pessimism Removal (CPR):    0.511ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.772     6.939    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X179Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y85        FDPE (Prop_fdpe_C_Q)         0.204     7.143 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.425     7.568    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X177Y85        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.582    10.328    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.511    10.839    
                         clock uncertainty           -0.065    10.774    
    SLICE_X177Y85        FDPE (Recov_fdpe_C_PRE)     -0.261    10.513    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         10.513    
                         arrival time                          -7.568    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.236ns (43.837%)  route 0.302ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.381ns = ( 10.381 - 4.000 ) 
    Source Clock Delay      (SCD):    6.941ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.774     6.941    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X186Y79        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y79        FDPE (Prop_fdpe_C_Q)         0.236     7.177 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.302     7.479    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X187Y78        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.635    10.381    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X187Y78        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.536    10.917    
                         clock uncertainty           -0.065    10.852    
    SLICE_X187Y78        FDPE (Recov_fdpe_C_PRE)     -0.258    10.594    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                          -7.479    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.236ns (52.017%)  route 0.218ns (47.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.385ns = ( 10.385 - 4.000 ) 
    Source Clock Delay      (SCD):    6.943ns
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.111 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.428     3.539    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.616 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.458     5.074    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.167 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.776     6.943    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X184Y85        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y85        FDPE (Prop_fdpe_C_Q)         0.236     7.179 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.218     7.397    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X184Y86        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.968 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.273     7.241    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.314 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.349     8.663    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.746 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.639    10.385    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X184Y86        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.536    10.921    
                         clock uncertainty           -0.065    10.856    
    SLICE_X184Y86        FDPE (Recov_fdpe_C_PRE)     -0.267    10.589    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                          -7.397    
  -------------------------------------------------------------------
                         slack                                  3.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.767%)  route 0.100ns (48.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.772     2.954    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X184Y85        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y85        FDPE (Prop_fdpe_C_Q)         0.107     3.061 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.100     3.161    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X184Y86        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.014     3.563    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X184Y86        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.596     2.967    
    SLICE_X184Y86        FDPE (Remov_fdpe_C_PRE)     -0.088     2.879    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.107ns (51.767%)  route 0.100ns (48.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.563ns
    Source Clock Delay      (SCD):    2.954ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.772     2.954    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X184Y85        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y85        FDPE (Prop_fdpe_C_Q)         0.107     3.061 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.100     3.161    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X184Y86        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.014     3.563    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X184Y86        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.596     2.967    
    SLICE_X184Y86        FDPE (Remov_fdpe_C_PRE)     -0.088     2.879    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.107ns (43.433%)  route 0.139ns (56.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.771     2.953    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X186Y79        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y79        FDPE (Prop_fdpe_C_Q)         0.107     3.060 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.139     3.199    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X187Y78        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.011     3.560    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X187Y78        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.596     2.964    
    SLICE_X187Y78        FDPE (Remov_fdpe_C_PRE)     -0.108     2.856    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.856    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.091ns (29.177%)  route 0.221ns (70.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.530ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.768     2.950    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X179Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y85        FDPE (Prop_fdpe_C_Q)         0.091     3.041 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.221     3.262    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X177Y85        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.981     3.530    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X177Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.575     2.955    
    SLICE_X177Y85        FDPE (Remov_fdpe_C_PRE)     -0.110     2.845    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.845    
                         arrival time                           3.262    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.146ns (35.412%)  route 0.266ns (64.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.770     2.952    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X186Y78        FDRE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y78        FDRE (Prop_fdre_C_Q)         0.118     3.070 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     3.186    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X187Y78        LUT2 (Prop_lut2_I1_O)        0.028     3.214 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.151     3.364    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X187Y79        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.012     3.561    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X187Y79        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.596     2.965    
    SLICE_X187Y79        FDPE (Remov_fdpe_C_PRE)     -0.072     2.893    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.146ns (35.412%)  route 0.266ns (64.588%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.561ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.596ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.770     2.952    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X186Y78        FDRE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y78        FDRE (Prop_fdre_C_Q)         0.118     3.070 r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     3.186    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X187Y78        LUT2 (Prop_lut2_I1_O)        0.028     3.214 f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.151     3.364    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0
    SLICE_X187Y79        FDPE                                         f  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.012     3.561    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X187Y79        FDPE                                         r  xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.596     2.965    
    SLICE_X187Y79        FDPE (Remov_fdpe_C_PRE)     -0.072     2.893    xillybus_interface_0/fifo_to_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.893    
                         arrival time                           3.364    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.146ns (29.645%)  route 0.346ns (70.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.740     2.922    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X176Y85        FDRE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y85        FDRE (Prop_fdre_C_Q)         0.118     3.040 r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     3.156    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X177Y85        LUT2 (Prop_lut2_I1_O)        0.028     3.184 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.231     3.414    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X178Y85        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.010     3.559    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X178Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.575     2.984    
    SLICE_X178Y85        FDPE (Remov_fdpe_C_PRE)     -0.052     2.932    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.146ns (29.645%)  route 0.346ns (70.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.740     2.922    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X176Y85        FDRE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y85        FDRE (Prop_fdre_C_Q)         0.118     3.040 r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     3.156    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X177Y85        LUT2 (Prop_lut2_I1_O)        0.028     3.184 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.231     3.414    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X178Y85        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.010     3.559    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X178Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.575     2.984    
    SLICE_X178Y85        FDPE (Remov_fdpe_C_PRE)     -0.052     2.932    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.146ns (29.645%)  route 0.346ns (70.355%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.559ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.575ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.740     2.922    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X176Y85        FDRE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y85        FDRE (Prop_fdre_C_Q)         0.118     3.040 r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.116     3.156    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X177Y85        LUT2 (Prop_lut2_I1_O)        0.028     3.184 f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.231     3.414    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X178Y85        FDPE                                         f  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        1.010     3.559    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X178Y85        FDPE                                         r  xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.575     2.984    
    SLICE_X178Y85        FDPE (Remov_fdpe_C_PRE)     -0.052     2.932    xillybus_interface_0/fifo_from_function/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
                            (removal check against rising-edge clock userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.157ns (28.739%)  route 0.389ns (71.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.928 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.608     1.536    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.586 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.570     2.156    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.182 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.755     2.937    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X207Y108       FDRE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y108       FDRE (Prop_fdre_C_Q)         0.091     3.028 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst_q_reg/Q
                         net (fo=1, routed)           0.171     3.199    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pl_received_hot_rst
    SLICE_X207Y107       LUT2 (Prop_lut2_I0_O)        0.066     3.265 f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1/O
                         net (fo=2, routed)           0.218     3.483    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_out_i_1_n_0
    SLICE_X207Y107       FDPE                                         f  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/pipe_txoutclk_out
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.016 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.818     1.834    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/refclk
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.887 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.632     2.519    xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.549 r  xillybus_interface_0/xillybus_ins/pipe_clock/pipe_clock/userclk1_i1.usrclk1_i1/O
                         net (fo=4566, routed)        0.979     3.528    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/pipe_userclk2_in
    SLICE_X207Y107       FDPE                                         r  xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg/C
                         clock pessimism             -0.577     2.951    
    SLICE_X207Y107       FDPE (Remov_fdpe_C_PRE)     -0.072     2.879    xillybus_interface_0/xillybus_ins/pcie/pcie_k7_vivado/inst/inst/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         -2.879    
                         arrival time                           3.483    
  -------------------------------------------------------------------
                         slack                                  0.604    





