// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module k2c_dense_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_array_address0,
        output_array_ce0,
        output_array_we0,
        output_array_d0,
        output_array_q0,
        output_numel_read,
        input_array_address0,
        input_array_ce0,
        input_array_q0,
        input_ndim_read,
        input_numel_read,
        input_shape_address0,
        input_shape_ce0,
        input_shape_q0,
        kernel_array_address0,
        kernel_array_ce0,
        kernel_array_q0,
        kernel_ndim_read,
        kernel_numel_read,
        kernel_shape_address0,
        kernel_shape_ce0,
        kernel_shape_q0,
        bias_array_address0,
        bias_array_ce0,
        bias_array_q0,
        bias_numel_read
);

parameter    ap_ST_fsm_state1 = 16'd1;
parameter    ap_ST_fsm_state2 = 16'd2;
parameter    ap_ST_fsm_state3 = 16'd4;
parameter    ap_ST_fsm_pp0_stage0 = 16'd8;
parameter    ap_ST_fsm_pp0_stage1 = 16'd16;
parameter    ap_ST_fsm_pp0_stage2 = 16'd32;
parameter    ap_ST_fsm_pp0_stage3 = 16'd64;
parameter    ap_ST_fsm_pp0_stage4 = 16'd128;
parameter    ap_ST_fsm_pp0_stage5 = 16'd256;
parameter    ap_ST_fsm_state11 = 16'd512;
parameter    ap_ST_fsm_state12 = 16'd1024;
parameter    ap_ST_fsm_state13 = 16'd2048;
parameter    ap_ST_fsm_state14 = 16'd4096;
parameter    ap_ST_fsm_state15 = 16'd8192;
parameter    ap_ST_fsm_state16 = 16'd16384;
parameter    ap_ST_fsm_state17 = 16'd32768;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [14:0] output_array_address0;
output   output_array_ce0;
output   output_array_we0;
output  [31:0] output_array_d0;
input  [31:0] output_array_q0;
input  [63:0] output_numel_read;
output  [14:0] input_array_address0;
output   input_array_ce0;
input  [31:0] input_array_q0;
input  [63:0] input_ndim_read;
input  [63:0] input_numel_read;
output  [2:0] input_shape_address0;
output   input_shape_ce0;
input  [63:0] input_shape_q0;
output  [14:0] kernel_array_address0;
output   kernel_array_ce0;
input  [31:0] kernel_array_q0;
input  [63:0] kernel_ndim_read;
input  [63:0] kernel_numel_read;
output  [2:0] kernel_shape_address0;
output   kernel_shape_ce0;
input  [63:0] kernel_shape_q0;
output  [14:0] bias_array_address0;
output   bias_array_ce0;
input  [31:0] bias_array_q0;
input  [63:0] bias_numel_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[14:0] output_array_address0;
reg output_array_ce0;
reg output_array_we0;
reg[31:0] output_array_d0;
reg[14:0] input_array_address0;
reg input_array_ce0;
reg[2:0] input_shape_address0;
reg input_shape_ce0;
reg[14:0] kernel_array_address0;
reg kernel_array_ce0;
reg[2:0] kernel_shape_address0;
reg kernel_shape_ce0;
reg[14:0] bias_array_address0;
reg bias_array_ce0;

(* fsm_encoding = "none" *) reg   [15:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [63:0] j_i_reg_174;
wire   [0:0] tmp_fu_240_p2;
reg   [0:0] tmp_reg_351;
wire   [63:0] tmp_2_fu_246_p2;
reg   [63:0] tmp_2_reg_355;
wire   [0:0] icmp_fu_263_p2;
reg   [0:0] icmp_reg_360;
wire   [0:0] tmp_i_fu_269_p2;
wire    ap_CS_fsm_state3;
wire   [15:0] tmp_60_fu_274_p1;
reg   [15:0] tmp_60_reg_379;
wire   [0:0] exitcond_i_fu_278_p2;
reg   [0:0] exitcond_i_reg_384;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state4_pp0_stage0_iter0;
wire    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [63:0] j_fu_283_p2;
reg   [63:0] j_reg_388;
reg    ap_enable_reg_pp0_iter0;
reg   [14:0] output_array_addr_reg_398;
reg   [31:0] bias_array_load_reg_403;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state5_pp0_stage1_iter0;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state6_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [63:0] i_fu_303_p2;
wire    ap_CS_fsm_state11;
wire  signed [63:0] outrows1_fu_308_p3;
reg   [63:0] outrows1_reg_418;
wire    ap_CS_fsm_state13;
reg   [63:0] outcols_reg_424;
reg   [63:0] innerdim_reg_435;
wire    ap_CS_fsm_state14;
wire   [63:0] grp_fu_315_p2;
reg   [63:0] outsize_reg_440;
wire    ap_CS_fsm_state15;
wire    grp_k2c_affine_matmul_fu_211_ap_idle;
wire    grp_k2c_affine_matmul_fu_211_ap_ready;
wire    grp_k2c_affine_matmul_fu_211_ap_done;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state9_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_subdone;
wire    ap_CS_fsm_pp0_stage5;
wire    grp_k2c_dot_1_fu_186_ap_start;
wire    grp_k2c_dot_1_fu_186_ap_done;
wire    grp_k2c_dot_1_fu_186_ap_idle;
wire    grp_k2c_dot_1_fu_186_ap_ready;
wire   [14:0] grp_k2c_dot_1_fu_186_C_array_address0;
wire    grp_k2c_dot_1_fu_186_C_array_ce0;
wire    grp_k2c_dot_1_fu_186_C_array_we0;
wire   [31:0] grp_k2c_dot_1_fu_186_C_array_d0;
wire   [14:0] grp_k2c_dot_1_fu_186_A_array_address0;
wire    grp_k2c_dot_1_fu_186_A_array_ce0;
wire   [2:0] grp_k2c_dot_1_fu_186_A_shape_address0;
wire    grp_k2c_dot_1_fu_186_A_shape_ce0;
wire   [14:0] grp_k2c_dot_1_fu_186_B_array_address0;
wire    grp_k2c_dot_1_fu_186_B_array_ce0;
wire   [2:0] grp_k2c_dot_1_fu_186_B_shape_address0;
wire    grp_k2c_dot_1_fu_186_B_shape_ce0;
wire    grp_k2c_affine_matmul_fu_211_ap_start;
wire   [14:0] grp_k2c_affine_matmul_fu_211_C_address0;
wire    grp_k2c_affine_matmul_fu_211_C_ce0;
wire    grp_k2c_affine_matmul_fu_211_C_we0;
wire   [31:0] grp_k2c_affine_matmul_fu_211_C_d0;
wire   [14:0] grp_k2c_affine_matmul_fu_211_A_address0;
wire    grp_k2c_affine_matmul_fu_211_A_ce0;
wire   [14:0] grp_k2c_affine_matmul_fu_211_B_address0;
wire    grp_k2c_affine_matmul_fu_211_B_ce0;
wire   [14:0] grp_k2c_affine_matmul_fu_211_d_address0;
wire    grp_k2c_affine_matmul_fu_211_d_ce0;
wire    grp_k2c_relu_func_fu_227_ap_start;
wire    grp_k2c_relu_func_fu_227_ap_done;
wire    grp_k2c_relu_func_fu_227_ap_idle;
wire    grp_k2c_relu_func_fu_227_ap_ready;
wire   [14:0] grp_k2c_relu_func_fu_227_x_address0;
wire    grp_k2c_relu_func_fu_227_x_ce0;
wire    grp_k2c_relu_func_fu_227_x_we0;
wire   [31:0] grp_k2c_relu_func_fu_227_x_d0;
reg   [63:0] grp_k2c_relu_func_fu_227_size;
reg   [63:0] i_i_reg_162;
wire    ap_CS_fsm_state2;
reg   [63:0] ap_phi_mux_j_i_phi_fu_178_p4;
wire    ap_block_pp0_stage0;
reg    grp_k2c_dot_1_fu_186_ap_start_reg;
reg    grp_k2c_affine_matmul_fu_211_ap_start_reg;
reg    grp_k2c_relu_func_fu_227_ap_start_reg;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state17;
wire   [63:0] tmp_i_cast_fu_298_p1;
wire    ap_block_pp0_stage1;
wire   [31:0] grp_fu_234_p2;
wire    ap_block_pp0_stage2;
wire   [62:0] tmp_59_fu_253_p4;
wire   [15:0] tmp_61_fu_289_p1;
wire   [15:0] tmp_i_26_fu_293_p2;
reg    grp_fu_315_ce;
reg    ap_block_state17_on_subcall_done;
reg   [15:0] ap_NS_fsm;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_state7_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_state8_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 16'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_k2c_dot_1_fu_186_ap_start_reg = 1'b0;
#0 grp_k2c_affine_matmul_fu_211_ap_start_reg = 1'b0;
#0 grp_k2c_relu_func_fu_227_ap_start_reg = 1'b0;
end

k2c_dot_1 grp_k2c_dot_1_fu_186(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_k2c_dot_1_fu_186_ap_start),
    .ap_done(grp_k2c_dot_1_fu_186_ap_done),
    .ap_idle(grp_k2c_dot_1_fu_186_ap_idle),
    .ap_ready(grp_k2c_dot_1_fu_186_ap_ready),
    .C_array_address0(grp_k2c_dot_1_fu_186_C_array_address0),
    .C_array_ce0(grp_k2c_dot_1_fu_186_C_array_ce0),
    .C_array_we0(grp_k2c_dot_1_fu_186_C_array_we0),
    .C_array_d0(grp_k2c_dot_1_fu_186_C_array_d0),
    .C_array_q0(output_array_q0),
    .A_array_address0(grp_k2c_dot_1_fu_186_A_array_address0),
    .A_array_ce0(grp_k2c_dot_1_fu_186_A_array_ce0),
    .A_array_q0(input_array_q0),
    .A_ndim_read(input_ndim_read),
    .A_numel_read(input_numel_read),
    .A_shape_address0(grp_k2c_dot_1_fu_186_A_shape_address0),
    .A_shape_ce0(grp_k2c_dot_1_fu_186_A_shape_ce0),
    .A_shape_q0(input_shape_q0),
    .B_array_address0(grp_k2c_dot_1_fu_186_B_array_address0),
    .B_array_ce0(grp_k2c_dot_1_fu_186_B_array_ce0),
    .B_array_q0(kernel_array_q0),
    .B_ndim_read(kernel_ndim_read),
    .B_numel_read(kernel_numel_read),
    .B_shape_address0(grp_k2c_dot_1_fu_186_B_shape_address0),
    .B_shape_ce0(grp_k2c_dot_1_fu_186_B_shape_ce0),
    .B_shape_q0(kernel_shape_q0),
    .p_read4(tmp_2_reg_355)
);

k2c_affine_matmul grp_k2c_affine_matmul_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_k2c_affine_matmul_fu_211_ap_start),
    .ap_done(grp_k2c_affine_matmul_fu_211_ap_done),
    .ap_idle(grp_k2c_affine_matmul_fu_211_ap_idle),
    .ap_ready(grp_k2c_affine_matmul_fu_211_ap_ready),
    .C_address0(grp_k2c_affine_matmul_fu_211_C_address0),
    .C_ce0(grp_k2c_affine_matmul_fu_211_C_ce0),
    .C_we0(grp_k2c_affine_matmul_fu_211_C_we0),
    .C_d0(grp_k2c_affine_matmul_fu_211_C_d0),
    .C_q0(output_array_q0),
    .A_address0(grp_k2c_affine_matmul_fu_211_A_address0),
    .A_ce0(grp_k2c_affine_matmul_fu_211_A_ce0),
    .A_q0(input_array_q0),
    .B_address0(grp_k2c_affine_matmul_fu_211_B_address0),
    .B_ce0(grp_k2c_affine_matmul_fu_211_B_ce0),
    .B_q0(kernel_array_q0),
    .d_address0(grp_k2c_affine_matmul_fu_211_d_address0),
    .d_ce0(grp_k2c_affine_matmul_fu_211_d_ce0),
    .d_q0(bias_array_q0),
    .outrows(outrows1_reg_418),
    .outcols(outcols_reg_424),
    .innerdim(innerdim_reg_435)
);

k2c_relu_func grp_k2c_relu_func_fu_227(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_k2c_relu_func_fu_227_ap_start),
    .ap_done(grp_k2c_relu_func_fu_227_ap_done),
    .ap_idle(grp_k2c_relu_func_fu_227_ap_idle),
    .ap_ready(grp_k2c_relu_func_fu_227_ap_ready),
    .x_address0(grp_k2c_relu_func_fu_227_x_address0),
    .x_ce0(grp_k2c_relu_func_fu_227_x_ce0),
    .x_we0(grp_k2c_relu_func_fu_227_x_we0),
    .x_d0(grp_k2c_relu_func_fu_227_x_d0),
    .x_q0(output_array_q0),
    .size(grp_k2c_relu_func_fu_227_size)
);

WebModel_fadd_32ncud #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
WebModel_fadd_32ncud_U112(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(output_array_q0),
    .din1(bias_array_load_reg_403),
    .ce(1'b1),
    .dout(grp_fu_234_p2)
);

WebModel_mul_64s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
WebModel_mul_64s_bkb_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(outcols_reg_424),
    .din1(outrows1_reg_418),
    .ce(grp_fu_315_ce),
    .dout(grp_fu_315_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state4) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (tmp_i_fu_269_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state4) & (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state4);
        end else if ((((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (tmp_i_fu_269_p2 == 1'd1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_k2c_affine_matmul_fu_211_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_k2c_affine_matmul_fu_211_ap_start_reg <= 1'b1;
        end else if ((grp_k2c_affine_matmul_fu_211_ap_ready == 1'b1)) begin
            grp_k2c_affine_matmul_fu_211_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_k2c_dot_1_fu_186_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_fu_240_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_k2c_dot_1_fu_186_ap_start_reg <= 1'b1;
        end else if ((grp_k2c_dot_1_fu_186_ap_ready == 1'b1)) begin
            grp_k2c_dot_1_fu_186_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_k2c_relu_func_fu_227_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state16) | ((1'b1 == ap_CS_fsm_state3) & (tmp_i_fu_269_p2 == 1'd0)))) begin
            grp_k2c_relu_func_fu_227_ap_start_reg <= 1'b1;
        end else if ((grp_k2c_relu_func_fu_227_ap_ready == 1'b1)) begin
            grp_k2c_relu_func_fu_227_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_i_reg_162 <= i_fu_303_p2;
    end else if (((grp_k2c_dot_1_fu_186_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_i_reg_162 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_i_fu_269_p2 == 1'd1))) begin
        j_i_reg_174 <= 64'd0;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_i_reg_384 == 1'd0))) begin
        j_i_reg_174 <= j_reg_388;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (exitcond_i_reg_384 == 1'd0))) begin
        bias_array_load_reg_403 <= bias_array_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        exitcond_i_reg_384 <= exitcond_i_fu_278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_240_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_reg_360 <= icmp_fu_263_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        innerdim_reg_435 <= kernel_shape_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        j_reg_388 <= j_fu_283_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        outcols_reg_424 <= kernel_shape_q0;
        outrows1_reg_418 <= outrows1_fu_308_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_i_fu_278_p2 == 1'd0))) begin
        output_array_addr_reg_398 <= tmp_i_cast_fu_298_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_k2c_affine_matmul_fu_211_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        outsize_reg_440 <= grp_fu_315_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_240_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_2_reg_355 <= tmp_2_fu_246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_i_fu_269_p2 == 1'd1))) begin
        tmp_60_reg_379 <= tmp_60_fu_274_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_reg_351 <= tmp_fu_240_p2;
    end
end

always @ (*) begin
    if ((exitcond_i_fu_278_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_i_reg_384 == 1'd0))) begin
        ap_phi_mux_j_i_phi_fu_178_p4 = j_reg_388;
    end else begin
        ap_phi_mux_j_i_phi_fu_178_p4 = j_i_reg_174;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bias_array_address0 = ap_phi_mux_j_i_phi_fu_178_p4;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        bias_array_address0 = grp_k2c_affine_matmul_fu_211_d_address0;
    end else begin
        bias_array_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bias_array_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        bias_array_ce0 = grp_k2c_affine_matmul_fu_211_d_ce0;
    end else begin
        bias_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) | ((grp_k2c_affine_matmul_fu_211_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        grp_fu_315_ce = 1'b1;
    end else begin
        grp_fu_315_ce = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_351 == 1'd1) & (1'b1 == ap_CS_fsm_state17))) begin
        grp_k2c_relu_func_fu_227_size = outsize_reg_440;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_k2c_relu_func_fu_227_size = output_numel_read;
    end else begin
        grp_k2c_relu_func_fu_227_size = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        input_array_address0 = grp_k2c_affine_matmul_fu_211_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_array_address0 = grp_k2c_dot_1_fu_186_A_array_address0;
    end else begin
        input_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        input_array_ce0 = grp_k2c_affine_matmul_fu_211_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_array_ce0 = grp_k2c_dot_1_fu_186_A_array_ce0;
    end else begin
        input_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_shape_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_shape_address0 = grp_k2c_dot_1_fu_186_A_shape_address0;
    end else begin
        input_shape_address0 = 'bx;
    end
end

always @ (*) begin
    if (((tmp_fu_240_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        input_shape_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        input_shape_ce0 = grp_k2c_dot_1_fu_186_A_shape_ce0;
    end else begin
        input_shape_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        kernel_array_address0 = grp_k2c_affine_matmul_fu_211_B_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_address0 = grp_k2c_dot_1_fu_186_B_array_address0;
    end else begin
        kernel_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        kernel_array_ce0 = grp_k2c_affine_matmul_fu_211_B_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_array_ce0 = grp_k2c_dot_1_fu_186_B_array_ce0;
    end else begin
        kernel_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        kernel_shape_address0 = 64'd0;
    end else if (((tmp_fu_240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        kernel_shape_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_shape_address0 = grp_k2c_dot_1_fu_186_B_shape_address0;
    end else begin
        kernel_shape_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((tmp_fu_240_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        kernel_shape_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kernel_shape_ce0 = grp_k2c_dot_1_fu_186_B_shape_ce0;
    end else begin
        kernel_shape_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        output_array_address0 = output_array_addr_reg_398;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((tmp_reg_351 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        output_array_address0 = grp_k2c_relu_func_fu_227_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        output_array_address0 = grp_k2c_affine_matmul_fu_211_C_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_address0 = grp_k2c_dot_1_fu_186_C_array_address0;
    end else begin
        output_array_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        output_array_ce0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((tmp_reg_351 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        output_array_ce0 = grp_k2c_relu_func_fu_227_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        output_array_ce0 = grp_k2c_affine_matmul_fu_211_C_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_ce0 = grp_k2c_dot_1_fu_186_C_array_ce0;
    end else begin
        output_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_array_d0 = grp_fu_234_p2;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((tmp_reg_351 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        output_array_d0 = grp_k2c_relu_func_fu_227_x_d0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        output_array_d0 = grp_k2c_affine_matmul_fu_211_C_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_d0 = grp_k2c_dot_1_fu_186_C_array_d0;
    end else begin
        output_array_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (exitcond_i_reg_384 == 1'd0))) begin
        output_array_we0 = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((tmp_reg_351 == 1'd1) & (1'b1 == ap_CS_fsm_state17)))) begin
        output_array_we0 = grp_k2c_relu_func_fu_227_x_we0;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        output_array_we0 = grp_k2c_affine_matmul_fu_211_C_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        output_array_we0 = grp_k2c_dot_1_fu_186_C_array_we0;
    end else begin
        output_array_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((tmp_fu_240_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((tmp_fu_240_p2 == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_k2c_dot_1_fu_186_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_i_fu_269_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_i_fu_278_p2 == 1'd1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (exitcond_i_fu_278_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_k2c_relu_func_fu_227_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_k2c_affine_matmul_fu_211_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b0 == ap_block_state17_on_subcall_done) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_on_subcall_done = ((tmp_reg_351 == 1'd1) & (grp_k2c_relu_func_fu_227_ap_done == 1'b0));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign exitcond_i_fu_278_p2 = ((ap_phi_mux_j_i_phi_fu_178_p4 == bias_numel_read) ? 1'b1 : 1'b0);

assign grp_k2c_affine_matmul_fu_211_ap_start = grp_k2c_affine_matmul_fu_211_ap_start_reg;

assign grp_k2c_dot_1_fu_186_ap_start = grp_k2c_dot_1_fu_186_ap_start_reg;

assign grp_k2c_relu_func_fu_227_ap_start = grp_k2c_relu_func_fu_227_ap_start_reg;

assign i_fu_303_p2 = (i_i_reg_162 + bias_numel_read);

assign icmp_fu_263_p2 = ((tmp_59_fu_253_p4 != 63'd0) ? 1'b1 : 1'b0);

assign j_fu_283_p2 = (ap_phi_mux_j_i_phi_fu_178_p4 + 64'd1);

assign outrows1_fu_308_p3 = ((icmp_reg_360[0:0] === 1'b1) ? input_shape_q0 : 64'd1);

assign tmp_2_fu_246_p2 = ($signed(input_ndim_read) + $signed(64'd18446744073709551615));

assign tmp_59_fu_253_p4 = {{input_ndim_read[63:1]}};

assign tmp_60_fu_274_p1 = i_i_reg_162[15:0];

assign tmp_61_fu_289_p1 = ap_phi_mux_j_i_phi_fu_178_p4[15:0];

assign tmp_fu_240_p2 = ((input_ndim_read < 64'd3) ? 1'b1 : 1'b0);

assign tmp_i_26_fu_293_p2 = (tmp_61_fu_289_p1 + tmp_60_reg_379);

assign tmp_i_cast_fu_298_p1 = tmp_i_26_fu_293_p2;

assign tmp_i_fu_269_p2 = ((i_i_reg_162 < output_numel_read) ? 1'b1 : 1'b0);

endmodule //k2c_dense_1
