// Seed: 1188646559
module module_0 (
    input  wor   id_0,
    input  tri0  id_1,
    input  tri   id_2,
    output tri   id_3,
    input  uwire id_4
    , id_6, id_7
);
  assign id_6 = 1;
  assign id_6 = id_7;
  assign module_1.id_1 = 0;
  assign id_7 = -1'b0 + id_7;
  always @(posedge id_7 == id_7 or -1) begin : LABEL_0
    id_6 <= -1'd0;
  end
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1
);
  always @(posedge -1 or posedge id_0) begin : LABEL_0
    fork
      id_3(1);
      repeat (id_3) id_3 = id_0;
    join
  end
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
