
STM32H723VET_FBANK1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011d68  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  08012038  08012038  00013038  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080124ac  080124ac  000134ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080124b4  080124b4  000134b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080124b8  080124b8  000134b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000002c8  24000000  080124bc  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002928  240002c8  08012784  000142c8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24002bf0  08012784  00014bf0  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000142c8  2**0
                  CONTENTS, READONLY
 10 .debug_info   000226f1  00000000  00000000  000142f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003886  00000000  00000000  000369e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001ba8  00000000  00000000  0003a270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00001590  00000000  00000000  0003be18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0003788e  00000000  00000000  0003d3a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00021a66  00000000  00000000  00074c36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016c0af  00000000  00000000  0009669c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0020274b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00008c50  00000000  00000000  00202790  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000092  00000000  00000000  0020b3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	240002c8 	.word	0x240002c8
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08012020 	.word	0x08012020

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	240002cc 	.word	0x240002cc
 800030c:	08012020 	.word	0x08012020

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <strlen>:
 80003b0:	4603      	mov	r3, r0
 80003b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d1fb      	bne.n	80003b2 <strlen+0x2>
 80003ba:	1a18      	subs	r0, r3, r0
 80003bc:	3801      	subs	r0, #1
 80003be:	4770      	bx	lr

080003c0 <__aeabi_drsub>:
 80003c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003c4:	e002      	b.n	80003cc <__adddf3>
 80003c6:	bf00      	nop

080003c8 <__aeabi_dsub>:
 80003c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003cc <__adddf3>:
 80003cc:	b530      	push	{r4, r5, lr}
 80003ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	bf1f      	itttt	ne
 80003e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f2:	f000 80e2 	beq.w	80005ba <__adddf3+0x1ee>
 80003f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003fe:	bfb8      	it	lt
 8000400:	426d      	neglt	r5, r5
 8000402:	dd0c      	ble.n	800041e <__adddf3+0x52>
 8000404:	442c      	add	r4, r5
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	ea82 0000 	eor.w	r0, r2, r0
 8000412:	ea83 0101 	eor.w	r1, r3, r1
 8000416:	ea80 0202 	eor.w	r2, r0, r2
 800041a:	ea81 0303 	eor.w	r3, r1, r3
 800041e:	2d36      	cmp	r5, #54	@ 0x36
 8000420:	bf88      	it	hi
 8000422:	bd30      	pophi	{r4, r5, pc}
 8000424:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000428:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800042c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000430:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000434:	d002      	beq.n	800043c <__adddf3+0x70>
 8000436:	4240      	negs	r0, r0
 8000438:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800043c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000440:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000444:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000448:	d002      	beq.n	8000450 <__adddf3+0x84>
 800044a:	4252      	negs	r2, r2
 800044c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000450:	ea94 0f05 	teq	r4, r5
 8000454:	f000 80a7 	beq.w	80005a6 <__adddf3+0x1da>
 8000458:	f1a4 0401 	sub.w	r4, r4, #1
 800045c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000460:	db0d      	blt.n	800047e <__adddf3+0xb2>
 8000462:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000466:	fa22 f205 	lsr.w	r2, r2, r5
 800046a:	1880      	adds	r0, r0, r2
 800046c:	f141 0100 	adc.w	r1, r1, #0
 8000470:	fa03 f20e 	lsl.w	r2, r3, lr
 8000474:	1880      	adds	r0, r0, r2
 8000476:	fa43 f305 	asr.w	r3, r3, r5
 800047a:	4159      	adcs	r1, r3
 800047c:	e00e      	b.n	800049c <__adddf3+0xd0>
 800047e:	f1a5 0520 	sub.w	r5, r5, #32
 8000482:	f10e 0e20 	add.w	lr, lr, #32
 8000486:	2a01      	cmp	r2, #1
 8000488:	fa03 fc0e 	lsl.w	ip, r3, lr
 800048c:	bf28      	it	cs
 800048e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000492:	fa43 f305 	asr.w	r3, r3, r5
 8000496:	18c0      	adds	r0, r0, r3
 8000498:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a0:	d507      	bpl.n	80004b2 <__adddf3+0xe6>
 80004a2:	f04f 0e00 	mov.w	lr, #0
 80004a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80004aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004b6:	d31b      	bcc.n	80004f0 <__adddf3+0x124>
 80004b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004bc:	d30c      	bcc.n	80004d8 <__adddf3+0x10c>
 80004be:	0849      	lsrs	r1, r1, #1
 80004c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004c8:	f104 0401 	add.w	r4, r4, #1
 80004cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004d4:	f080 809a 	bcs.w	800060c <__adddf3+0x240>
 80004d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004dc:	bf08      	it	eq
 80004de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e2:	f150 0000 	adcs.w	r0, r0, #0
 80004e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ea:	ea41 0105 	orr.w	r1, r1, r5
 80004ee:	bd30      	pop	{r4, r5, pc}
 80004f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f4:	4140      	adcs	r0, r0
 80004f6:	eb41 0101 	adc.w	r1, r1, r1
 80004fa:	3c01      	subs	r4, #1
 80004fc:	bf28      	it	cs
 80004fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000502:	d2e9      	bcs.n	80004d8 <__adddf3+0x10c>
 8000504:	f091 0f00 	teq	r1, #0
 8000508:	bf04      	itt	eq
 800050a:	4601      	moveq	r1, r0
 800050c:	2000      	moveq	r0, #0
 800050e:	fab1 f381 	clz	r3, r1
 8000512:	bf08      	it	eq
 8000514:	3320      	addeq	r3, #32
 8000516:	f1a3 030b 	sub.w	r3, r3, #11
 800051a:	f1b3 0220 	subs.w	r2, r3, #32
 800051e:	da0c      	bge.n	800053a <__adddf3+0x16e>
 8000520:	320c      	adds	r2, #12
 8000522:	dd08      	ble.n	8000536 <__adddf3+0x16a>
 8000524:	f102 0c14 	add.w	ip, r2, #20
 8000528:	f1c2 020c 	rsb	r2, r2, #12
 800052c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000530:	fa21 f102 	lsr.w	r1, r1, r2
 8000534:	e00c      	b.n	8000550 <__adddf3+0x184>
 8000536:	f102 0214 	add.w	r2, r2, #20
 800053a:	bfd8      	it	le
 800053c:	f1c2 0c20 	rsble	ip, r2, #32
 8000540:	fa01 f102 	lsl.w	r1, r1, r2
 8000544:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000548:	bfdc      	itt	le
 800054a:	ea41 010c 	orrle.w	r1, r1, ip
 800054e:	4090      	lslle	r0, r2
 8000550:	1ae4      	subs	r4, r4, r3
 8000552:	bfa2      	ittt	ge
 8000554:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000558:	4329      	orrge	r1, r5
 800055a:	bd30      	popge	{r4, r5, pc}
 800055c:	ea6f 0404 	mvn.w	r4, r4
 8000560:	3c1f      	subs	r4, #31
 8000562:	da1c      	bge.n	800059e <__adddf3+0x1d2>
 8000564:	340c      	adds	r4, #12
 8000566:	dc0e      	bgt.n	8000586 <__adddf3+0x1ba>
 8000568:	f104 0414 	add.w	r4, r4, #20
 800056c:	f1c4 0220 	rsb	r2, r4, #32
 8000570:	fa20 f004 	lsr.w	r0, r0, r4
 8000574:	fa01 f302 	lsl.w	r3, r1, r2
 8000578:	ea40 0003 	orr.w	r0, r0, r3
 800057c:	fa21 f304 	lsr.w	r3, r1, r4
 8000580:	ea45 0103 	orr.w	r1, r5, r3
 8000584:	bd30      	pop	{r4, r5, pc}
 8000586:	f1c4 040c 	rsb	r4, r4, #12
 800058a:	f1c4 0220 	rsb	r2, r4, #32
 800058e:	fa20 f002 	lsr.w	r0, r0, r2
 8000592:	fa01 f304 	lsl.w	r3, r1, r4
 8000596:	ea40 0003 	orr.w	r0, r0, r3
 800059a:	4629      	mov	r1, r5
 800059c:	bd30      	pop	{r4, r5, pc}
 800059e:	fa21 f004 	lsr.w	r0, r1, r4
 80005a2:	4629      	mov	r1, r5
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	f094 0f00 	teq	r4, #0
 80005aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005ae:	bf06      	itte	eq
 80005b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005b4:	3401      	addeq	r4, #1
 80005b6:	3d01      	subne	r5, #1
 80005b8:	e74e      	b.n	8000458 <__adddf3+0x8c>
 80005ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005be:	bf18      	it	ne
 80005c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c4:	d029      	beq.n	800061a <__adddf3+0x24e>
 80005c6:	ea94 0f05 	teq	r4, r5
 80005ca:	bf08      	it	eq
 80005cc:	ea90 0f02 	teqeq	r0, r2
 80005d0:	d005      	beq.n	80005de <__adddf3+0x212>
 80005d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005d6:	bf04      	itt	eq
 80005d8:	4619      	moveq	r1, r3
 80005da:	4610      	moveq	r0, r2
 80005dc:	bd30      	pop	{r4, r5, pc}
 80005de:	ea91 0f03 	teq	r1, r3
 80005e2:	bf1e      	ittt	ne
 80005e4:	2100      	movne	r1, #0
 80005e6:	2000      	movne	r0, #0
 80005e8:	bd30      	popne	{r4, r5, pc}
 80005ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005ee:	d105      	bne.n	80005fc <__adddf3+0x230>
 80005f0:	0040      	lsls	r0, r0, #1
 80005f2:	4149      	adcs	r1, r1
 80005f4:	bf28      	it	cs
 80005f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005fa:	bd30      	pop	{r4, r5, pc}
 80005fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000600:	bf3c      	itt	cc
 8000602:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000606:	bd30      	popcc	{r4, r5, pc}
 8000608:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800060c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000610:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000614:	f04f 0000 	mov.w	r0, #0
 8000618:	bd30      	pop	{r4, r5, pc}
 800061a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061e:	bf1a      	itte	ne
 8000620:	4619      	movne	r1, r3
 8000622:	4610      	movne	r0, r2
 8000624:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000628:	bf1c      	itt	ne
 800062a:	460b      	movne	r3, r1
 800062c:	4602      	movne	r2, r0
 800062e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000632:	bf06      	itte	eq
 8000634:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000638:	ea91 0f03 	teqeq	r1, r3
 800063c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000640:	bd30      	pop	{r4, r5, pc}
 8000642:	bf00      	nop

08000644 <__aeabi_ui2d>:
 8000644:	f090 0f00 	teq	r0, #0
 8000648:	bf04      	itt	eq
 800064a:	2100      	moveq	r1, #0
 800064c:	4770      	bxeq	lr
 800064e:	b530      	push	{r4, r5, lr}
 8000650:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000654:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000658:	f04f 0500 	mov.w	r5, #0
 800065c:	f04f 0100 	mov.w	r1, #0
 8000660:	e750      	b.n	8000504 <__adddf3+0x138>
 8000662:	bf00      	nop

08000664 <__aeabi_i2d>:
 8000664:	f090 0f00 	teq	r0, #0
 8000668:	bf04      	itt	eq
 800066a:	2100      	moveq	r1, #0
 800066c:	4770      	bxeq	lr
 800066e:	b530      	push	{r4, r5, lr}
 8000670:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000674:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000678:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800067c:	bf48      	it	mi
 800067e:	4240      	negmi	r0, r0
 8000680:	f04f 0100 	mov.w	r1, #0
 8000684:	e73e      	b.n	8000504 <__adddf3+0x138>
 8000686:	bf00      	nop

08000688 <__aeabi_f2d>:
 8000688:	0042      	lsls	r2, r0, #1
 800068a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800068e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000692:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000696:	bf1f      	itttt	ne
 8000698:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800069c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006a4:	4770      	bxne	lr
 80006a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006aa:	bf08      	it	eq
 80006ac:	4770      	bxeq	lr
 80006ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006b2:	bf04      	itt	eq
 80006b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006b8:	4770      	bxeq	lr
 80006ba:	b530      	push	{r4, r5, lr}
 80006bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	e71c      	b.n	8000504 <__adddf3+0x138>
 80006ca:	bf00      	nop

080006cc <__aeabi_ul2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f04f 0500 	mov.w	r5, #0
 80006da:	e00a      	b.n	80006f2 <__aeabi_l2d+0x16>

080006dc <__aeabi_l2d>:
 80006dc:	ea50 0201 	orrs.w	r2, r0, r1
 80006e0:	bf08      	it	eq
 80006e2:	4770      	bxeq	lr
 80006e4:	b530      	push	{r4, r5, lr}
 80006e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ea:	d502      	bpl.n	80006f2 <__aeabi_l2d+0x16>
 80006ec:	4240      	negs	r0, r0
 80006ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006fe:	f43f aed8 	beq.w	80004b2 <__adddf3+0xe6>
 8000702:	f04f 0203 	mov.w	r2, #3
 8000706:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070a:	bf18      	it	ne
 800070c:	3203      	addne	r2, #3
 800070e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000712:	bf18      	it	ne
 8000714:	3203      	addne	r2, #3
 8000716:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071a:	f1c2 0320 	rsb	r3, r2, #32
 800071e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000722:	fa20 f002 	lsr.w	r0, r0, r2
 8000726:	fa01 fe03 	lsl.w	lr, r1, r3
 800072a:	ea40 000e 	orr.w	r0, r0, lr
 800072e:	fa21 f102 	lsr.w	r1, r1, r2
 8000732:	4414      	add	r4, r2
 8000734:	e6bd      	b.n	80004b2 <__adddf3+0xe6>
 8000736:	bf00      	nop

08000738 <__aeabi_uldivmod>:
 8000738:	b953      	cbnz	r3, 8000750 <__aeabi_uldivmod+0x18>
 800073a:	b94a      	cbnz	r2, 8000750 <__aeabi_uldivmod+0x18>
 800073c:	2900      	cmp	r1, #0
 800073e:	bf08      	it	eq
 8000740:	2800      	cmpeq	r0, #0
 8000742:	bf1c      	itt	ne
 8000744:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000748:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800074c:	f000 b9c0 	b.w	8000ad0 <__aeabi_idiv0>
 8000750:	f1ad 0c08 	sub.w	ip, sp, #8
 8000754:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000758:	f000 f83e 	bl	80007d8 <__udivmoddi4>
 800075c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000764:	b004      	add	sp, #16
 8000766:	4770      	bx	lr

08000768 <__aeabi_d2lz>:
 8000768:	b508      	push	{r3, lr}
 800076a:	4602      	mov	r2, r0
 800076c:	460b      	mov	r3, r1
 800076e:	ec43 2b17 	vmov	d7, r2, r3
 8000772:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000776:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800077a:	d403      	bmi.n	8000784 <__aeabi_d2lz+0x1c>
 800077c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000780:	f000 b80a 	b.w	8000798 <__aeabi_d2ulz>
 8000784:	eeb1 7b47 	vneg.f64	d7, d7
 8000788:	ec51 0b17 	vmov	r0, r1, d7
 800078c:	f000 f804 	bl	8000798 <__aeabi_d2ulz>
 8000790:	4240      	negs	r0, r0
 8000792:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000796:	bd08      	pop	{r3, pc}

08000798 <__aeabi_d2ulz>:
 8000798:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007c8 <__aeabi_d2ulz+0x30>
 800079c:	ec41 0b17 	vmov	d7, r0, r1
 80007a0:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007d0 <__aeabi_d2ulz+0x38>
 80007a4:	ee27 6b06 	vmul.f64	d6, d7, d6
 80007a8:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 80007ac:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007b0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007b4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007b8:	ee16 1a10 	vmov	r1, s12
 80007bc:	ee17 0a90 	vmov	r0, s15
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	f3af 8000 	nop.w
 80007c8:	00000000 	.word	0x00000000
 80007cc:	3df00000 	.word	0x3df00000
 80007d0:	00000000 	.word	0x00000000
 80007d4:	41f00000 	.word	0x41f00000

080007d8 <__udivmoddi4>:
 80007d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007dc:	9d08      	ldr	r5, [sp, #32]
 80007de:	468e      	mov	lr, r1
 80007e0:	4604      	mov	r4, r0
 80007e2:	4688      	mov	r8, r1
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d14a      	bne.n	800087e <__udivmoddi4+0xa6>
 80007e8:	428a      	cmp	r2, r1
 80007ea:	4617      	mov	r7, r2
 80007ec:	d962      	bls.n	80008b4 <__udivmoddi4+0xdc>
 80007ee:	fab2 f682 	clz	r6, r2
 80007f2:	b14e      	cbz	r6, 8000808 <__udivmoddi4+0x30>
 80007f4:	f1c6 0320 	rsb	r3, r6, #32
 80007f8:	fa01 f806 	lsl.w	r8, r1, r6
 80007fc:	fa20 f303 	lsr.w	r3, r0, r3
 8000800:	40b7      	lsls	r7, r6
 8000802:	ea43 0808 	orr.w	r8, r3, r8
 8000806:	40b4      	lsls	r4, r6
 8000808:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800080c:	fa1f fc87 	uxth.w	ip, r7
 8000810:	fbb8 f1fe 	udiv	r1, r8, lr
 8000814:	0c23      	lsrs	r3, r4, #16
 8000816:	fb0e 8811 	mls	r8, lr, r1, r8
 800081a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800081e:	fb01 f20c 	mul.w	r2, r1, ip
 8000822:	429a      	cmp	r2, r3
 8000824:	d909      	bls.n	800083a <__udivmoddi4+0x62>
 8000826:	18fb      	adds	r3, r7, r3
 8000828:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800082c:	f080 80ea 	bcs.w	8000a04 <__udivmoddi4+0x22c>
 8000830:	429a      	cmp	r2, r3
 8000832:	f240 80e7 	bls.w	8000a04 <__udivmoddi4+0x22c>
 8000836:	3902      	subs	r1, #2
 8000838:	443b      	add	r3, r7
 800083a:	1a9a      	subs	r2, r3, r2
 800083c:	b2a3      	uxth	r3, r4
 800083e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000842:	fb0e 2210 	mls	r2, lr, r0, r2
 8000846:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800084a:	fb00 fc0c 	mul.w	ip, r0, ip
 800084e:	459c      	cmp	ip, r3
 8000850:	d909      	bls.n	8000866 <__udivmoddi4+0x8e>
 8000852:	18fb      	adds	r3, r7, r3
 8000854:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000858:	f080 80d6 	bcs.w	8000a08 <__udivmoddi4+0x230>
 800085c:	459c      	cmp	ip, r3
 800085e:	f240 80d3 	bls.w	8000a08 <__udivmoddi4+0x230>
 8000862:	443b      	add	r3, r7
 8000864:	3802      	subs	r0, #2
 8000866:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800086a:	eba3 030c 	sub.w	r3, r3, ip
 800086e:	2100      	movs	r1, #0
 8000870:	b11d      	cbz	r5, 800087a <__udivmoddi4+0xa2>
 8000872:	40f3      	lsrs	r3, r6
 8000874:	2200      	movs	r2, #0
 8000876:	e9c5 3200 	strd	r3, r2, [r5]
 800087a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800087e:	428b      	cmp	r3, r1
 8000880:	d905      	bls.n	800088e <__udivmoddi4+0xb6>
 8000882:	b10d      	cbz	r5, 8000888 <__udivmoddi4+0xb0>
 8000884:	e9c5 0100 	strd	r0, r1, [r5]
 8000888:	2100      	movs	r1, #0
 800088a:	4608      	mov	r0, r1
 800088c:	e7f5      	b.n	800087a <__udivmoddi4+0xa2>
 800088e:	fab3 f183 	clz	r1, r3
 8000892:	2900      	cmp	r1, #0
 8000894:	d146      	bne.n	8000924 <__udivmoddi4+0x14c>
 8000896:	4573      	cmp	r3, lr
 8000898:	d302      	bcc.n	80008a0 <__udivmoddi4+0xc8>
 800089a:	4282      	cmp	r2, r0
 800089c:	f200 8105 	bhi.w	8000aaa <__udivmoddi4+0x2d2>
 80008a0:	1a84      	subs	r4, r0, r2
 80008a2:	eb6e 0203 	sbc.w	r2, lr, r3
 80008a6:	2001      	movs	r0, #1
 80008a8:	4690      	mov	r8, r2
 80008aa:	2d00      	cmp	r5, #0
 80008ac:	d0e5      	beq.n	800087a <__udivmoddi4+0xa2>
 80008ae:	e9c5 4800 	strd	r4, r8, [r5]
 80008b2:	e7e2      	b.n	800087a <__udivmoddi4+0xa2>
 80008b4:	2a00      	cmp	r2, #0
 80008b6:	f000 8090 	beq.w	80009da <__udivmoddi4+0x202>
 80008ba:	fab2 f682 	clz	r6, r2
 80008be:	2e00      	cmp	r6, #0
 80008c0:	f040 80a4 	bne.w	8000a0c <__udivmoddi4+0x234>
 80008c4:	1a8a      	subs	r2, r1, r2
 80008c6:	0c03      	lsrs	r3, r0, #16
 80008c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008cc:	b280      	uxth	r0, r0
 80008ce:	b2bc      	uxth	r4, r7
 80008d0:	2101      	movs	r1, #1
 80008d2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008d6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008de:	fb04 f20c 	mul.w	r2, r4, ip
 80008e2:	429a      	cmp	r2, r3
 80008e4:	d907      	bls.n	80008f6 <__udivmoddi4+0x11e>
 80008e6:	18fb      	adds	r3, r7, r3
 80008e8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80008ec:	d202      	bcs.n	80008f4 <__udivmoddi4+0x11c>
 80008ee:	429a      	cmp	r2, r3
 80008f0:	f200 80e0 	bhi.w	8000ab4 <__udivmoddi4+0x2dc>
 80008f4:	46c4      	mov	ip, r8
 80008f6:	1a9b      	subs	r3, r3, r2
 80008f8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008fc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000900:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000904:	fb02 f404 	mul.w	r4, r2, r4
 8000908:	429c      	cmp	r4, r3
 800090a:	d907      	bls.n	800091c <__udivmoddi4+0x144>
 800090c:	18fb      	adds	r3, r7, r3
 800090e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000912:	d202      	bcs.n	800091a <__udivmoddi4+0x142>
 8000914:	429c      	cmp	r4, r3
 8000916:	f200 80ca 	bhi.w	8000aae <__udivmoddi4+0x2d6>
 800091a:	4602      	mov	r2, r0
 800091c:	1b1b      	subs	r3, r3, r4
 800091e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000922:	e7a5      	b.n	8000870 <__udivmoddi4+0x98>
 8000924:	f1c1 0620 	rsb	r6, r1, #32
 8000928:	408b      	lsls	r3, r1
 800092a:	fa22 f706 	lsr.w	r7, r2, r6
 800092e:	431f      	orrs	r7, r3
 8000930:	fa0e f401 	lsl.w	r4, lr, r1
 8000934:	fa20 f306 	lsr.w	r3, r0, r6
 8000938:	fa2e fe06 	lsr.w	lr, lr, r6
 800093c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000940:	4323      	orrs	r3, r4
 8000942:	fa00 f801 	lsl.w	r8, r0, r1
 8000946:	fa1f fc87 	uxth.w	ip, r7
 800094a:	fbbe f0f9 	udiv	r0, lr, r9
 800094e:	0c1c      	lsrs	r4, r3, #16
 8000950:	fb09 ee10 	mls	lr, r9, r0, lr
 8000954:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000958:	fb00 fe0c 	mul.w	lr, r0, ip
 800095c:	45a6      	cmp	lr, r4
 800095e:	fa02 f201 	lsl.w	r2, r2, r1
 8000962:	d909      	bls.n	8000978 <__udivmoddi4+0x1a0>
 8000964:	193c      	adds	r4, r7, r4
 8000966:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800096a:	f080 809c 	bcs.w	8000aa6 <__udivmoddi4+0x2ce>
 800096e:	45a6      	cmp	lr, r4
 8000970:	f240 8099 	bls.w	8000aa6 <__udivmoddi4+0x2ce>
 8000974:	3802      	subs	r0, #2
 8000976:	443c      	add	r4, r7
 8000978:	eba4 040e 	sub.w	r4, r4, lr
 800097c:	fa1f fe83 	uxth.w	lr, r3
 8000980:	fbb4 f3f9 	udiv	r3, r4, r9
 8000984:	fb09 4413 	mls	r4, r9, r3, r4
 8000988:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800098c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000990:	45a4      	cmp	ip, r4
 8000992:	d908      	bls.n	80009a6 <__udivmoddi4+0x1ce>
 8000994:	193c      	adds	r4, r7, r4
 8000996:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800099a:	f080 8082 	bcs.w	8000aa2 <__udivmoddi4+0x2ca>
 800099e:	45a4      	cmp	ip, r4
 80009a0:	d97f      	bls.n	8000aa2 <__udivmoddi4+0x2ca>
 80009a2:	3b02      	subs	r3, #2
 80009a4:	443c      	add	r4, r7
 80009a6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80009aa:	eba4 040c 	sub.w	r4, r4, ip
 80009ae:	fba0 ec02 	umull	lr, ip, r0, r2
 80009b2:	4564      	cmp	r4, ip
 80009b4:	4673      	mov	r3, lr
 80009b6:	46e1      	mov	r9, ip
 80009b8:	d362      	bcc.n	8000a80 <__udivmoddi4+0x2a8>
 80009ba:	d05f      	beq.n	8000a7c <__udivmoddi4+0x2a4>
 80009bc:	b15d      	cbz	r5, 80009d6 <__udivmoddi4+0x1fe>
 80009be:	ebb8 0203 	subs.w	r2, r8, r3
 80009c2:	eb64 0409 	sbc.w	r4, r4, r9
 80009c6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ca:	fa22 f301 	lsr.w	r3, r2, r1
 80009ce:	431e      	orrs	r6, r3
 80009d0:	40cc      	lsrs	r4, r1
 80009d2:	e9c5 6400 	strd	r6, r4, [r5]
 80009d6:	2100      	movs	r1, #0
 80009d8:	e74f      	b.n	800087a <__udivmoddi4+0xa2>
 80009da:	fbb1 fcf2 	udiv	ip, r1, r2
 80009de:	0c01      	lsrs	r1, r0, #16
 80009e0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009e4:	b280      	uxth	r0, r0
 80009e6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009ea:	463b      	mov	r3, r7
 80009ec:	4638      	mov	r0, r7
 80009ee:	463c      	mov	r4, r7
 80009f0:	46b8      	mov	r8, r7
 80009f2:	46be      	mov	lr, r7
 80009f4:	2620      	movs	r6, #32
 80009f6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009fa:	eba2 0208 	sub.w	r2, r2, r8
 80009fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000a02:	e766      	b.n	80008d2 <__udivmoddi4+0xfa>
 8000a04:	4601      	mov	r1, r0
 8000a06:	e718      	b.n	800083a <__udivmoddi4+0x62>
 8000a08:	4610      	mov	r0, r2
 8000a0a:	e72c      	b.n	8000866 <__udivmoddi4+0x8e>
 8000a0c:	f1c6 0220 	rsb	r2, r6, #32
 8000a10:	fa2e f302 	lsr.w	r3, lr, r2
 8000a14:	40b7      	lsls	r7, r6
 8000a16:	40b1      	lsls	r1, r6
 8000a18:	fa20 f202 	lsr.w	r2, r0, r2
 8000a1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a20:	430a      	orrs	r2, r1
 8000a22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a26:	b2bc      	uxth	r4, r7
 8000a28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a2c:	0c11      	lsrs	r1, r2, #16
 8000a2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a32:	fb08 f904 	mul.w	r9, r8, r4
 8000a36:	40b0      	lsls	r0, r6
 8000a38:	4589      	cmp	r9, r1
 8000a3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a3e:	b280      	uxth	r0, r0
 8000a40:	d93e      	bls.n	8000ac0 <__udivmoddi4+0x2e8>
 8000a42:	1879      	adds	r1, r7, r1
 8000a44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000a48:	d201      	bcs.n	8000a4e <__udivmoddi4+0x276>
 8000a4a:	4589      	cmp	r9, r1
 8000a4c:	d81f      	bhi.n	8000a8e <__udivmoddi4+0x2b6>
 8000a4e:	eba1 0109 	sub.w	r1, r1, r9
 8000a52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a56:	fb09 f804 	mul.w	r8, r9, r4
 8000a5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a5e:	b292      	uxth	r2, r2
 8000a60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a64:	4542      	cmp	r2, r8
 8000a66:	d229      	bcs.n	8000abc <__udivmoddi4+0x2e4>
 8000a68:	18ba      	adds	r2, r7, r2
 8000a6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000a6e:	d2c4      	bcs.n	80009fa <__udivmoddi4+0x222>
 8000a70:	4542      	cmp	r2, r8
 8000a72:	d2c2      	bcs.n	80009fa <__udivmoddi4+0x222>
 8000a74:	f1a9 0102 	sub.w	r1, r9, #2
 8000a78:	443a      	add	r2, r7
 8000a7a:	e7be      	b.n	80009fa <__udivmoddi4+0x222>
 8000a7c:	45f0      	cmp	r8, lr
 8000a7e:	d29d      	bcs.n	80009bc <__udivmoddi4+0x1e4>
 8000a80:	ebbe 0302 	subs.w	r3, lr, r2
 8000a84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a88:	3801      	subs	r0, #1
 8000a8a:	46e1      	mov	r9, ip
 8000a8c:	e796      	b.n	80009bc <__udivmoddi4+0x1e4>
 8000a8e:	eba7 0909 	sub.w	r9, r7, r9
 8000a92:	4449      	add	r1, r9
 8000a94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a9c:	fb09 f804 	mul.w	r8, r9, r4
 8000aa0:	e7db      	b.n	8000a5a <__udivmoddi4+0x282>
 8000aa2:	4673      	mov	r3, lr
 8000aa4:	e77f      	b.n	80009a6 <__udivmoddi4+0x1ce>
 8000aa6:	4650      	mov	r0, sl
 8000aa8:	e766      	b.n	8000978 <__udivmoddi4+0x1a0>
 8000aaa:	4608      	mov	r0, r1
 8000aac:	e6fd      	b.n	80008aa <__udivmoddi4+0xd2>
 8000aae:	443b      	add	r3, r7
 8000ab0:	3a02      	subs	r2, #2
 8000ab2:	e733      	b.n	800091c <__udivmoddi4+0x144>
 8000ab4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ab8:	443b      	add	r3, r7
 8000aba:	e71c      	b.n	80008f6 <__udivmoddi4+0x11e>
 8000abc:	4649      	mov	r1, r9
 8000abe:	e79c      	b.n	80009fa <__udivmoddi4+0x222>
 8000ac0:	eba1 0109 	sub.w	r1, r1, r9
 8000ac4:	46c4      	mov	ip, r8
 8000ac6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aca:	fb09 f804 	mul.w	r8, r9, r4
 8000ace:	e7c4      	b.n	8000a5a <__udivmoddi4+0x282>

08000ad0 <__aeabi_idiv0>:
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8000ad4:	b480      	push	{r7}
 8000ad6:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000ad8:	4b14      	ldr	r3, [pc, #80]	@ (8000b2c <DWT_Delay_Init+0x58>)
 8000ada:	68db      	ldr	r3, [r3, #12]
 8000adc:	4a13      	ldr	r2, [pc, #76]	@ (8000b2c <DWT_Delay_Init+0x58>)
 8000ade:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000ae2:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000ae4:	4b11      	ldr	r3, [pc, #68]	@ (8000b2c <DWT_Delay_Init+0x58>)
 8000ae6:	68db      	ldr	r3, [r3, #12]
 8000ae8:	4a10      	ldr	r2, [pc, #64]	@ (8000b2c <DWT_Delay_Init+0x58>)
 8000aea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000aee:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000af0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a0e      	ldr	r2, [pc, #56]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000af6:	f023 0301 	bic.w	r3, r3, #1
 8000afa:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a0b      	ldr	r2, [pc, #44]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000b02:	f043 0301 	orr.w	r3, r3, #1
 8000b06:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8000b08:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8000b0e:	bf00      	nop
     __ASM volatile ("NOP");
 8000b10:	bf00      	nop
  __ASM volatile ("NOP");
 8000b12:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8000b14:	4b06      	ldr	r3, [pc, #24]	@ (8000b30 <DWT_Delay_Init+0x5c>)
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	e000      	b.n	8000b22 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8000b20:	2301      	movs	r3, #1
  }
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	46bd      	mov	sp, r7
 8000b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2a:	4770      	bx	lr
 8000b2c:	e000edf0 	.word	0xe000edf0
 8000b30:	e0001000 	.word	0xe0001000

08000b34 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b3c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b40:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000b44:	f003 0301 	and.w	r3, r3, #1
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d013      	beq.n	8000b74 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000b4c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b50:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8000b54:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d00b      	beq.n	8000b74 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000b5c:	e000      	b.n	8000b60 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000b5e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000b60:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d0f9      	beq.n	8000b5e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000b6a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000b6e:	687a      	ldr	r2, [r7, #4]
 8000b70:	b2d2      	uxtb	r2, r2
 8000b72:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000b74:	687b      	ldr	r3, [r7, #4]
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	370c      	adds	r7, #12
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b80:	4770      	bx	lr
	...

08000b84 <DWT_Delay_us>:
    /**
     * @brief  This function provides a delay (in microseconds)
     * @param  microseconds: delay in microseconds
     */
    __STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
    {
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
      uint32_t clk_cycle_start = DWT->CYCCNT;
 8000b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc4 <DWT_Delay_us+0x40>)
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	60fb      	str	r3, [r7, #12]
     
      /* Go to number of cycles for system */
      microseconds *= (HAL_RCC_GetHCLKFreq() / 500000);
 8000b92:	f007 f8ad 	bl	8007cf0 <HAL_RCC_GetHCLKFreq>
 8000b96:	4603      	mov	r3, r0
 8000b98:	4a0b      	ldr	r2, [pc, #44]	@ (8000bc8 <DWT_Delay_us+0x44>)
 8000b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b9e:	0c5b      	lsrs	r3, r3, #17
 8000ba0:	687a      	ldr	r2, [r7, #4]
 8000ba2:	fb02 f303 	mul.w	r3, r2, r3
 8000ba6:	607b      	str	r3, [r7, #4]
     
      /* Delay till end */
      while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8000ba8:	bf00      	nop
 8000baa:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <DWT_Delay_us+0x40>)
 8000bac:	685a      	ldr	r2, [r3, #4]
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	1ad2      	subs	r2, r2, r3
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	d3f8      	bcc.n	8000baa <DWT_Delay_us+0x26>
    }
 8000bb8:	bf00      	nop
 8000bba:	bf00      	nop
 8000bbc:	3710      	adds	r7, #16
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	e0001000 	.word	0xe0001000
 8000bc8:	431bde83 	.word	0x431bde83

08000bcc <HMC832_writeReg>:
// 레지스터 읽기
// ----------------------
 *
 */

void HMC832_writeReg(uint8_t reg, uint32_t val) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	6039      	str	r1, [r7, #0]
 8000bd6:	71fb      	strb	r3, [r7, #7]
    uint32_t frame = (val << 8) | ((reg & 0x1F) << 3); // 기존 로직 유지
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	021a      	lsls	r2, r3, #8
 8000bdc:	79fb      	ldrb	r3, [r7, #7]
 8000bde:	00db      	lsls	r3, r3, #3
 8000be0:	b2db      	uxtb	r3, r3
 8000be2:	4313      	orrs	r3, r2
 8000be4:	60fb      	str	r3, [r7, #12]
    uint8_t buf[4];
    buf[0] = (frame >> 24) & 0xFF; // MSB first
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	0e1b      	lsrs	r3, r3, #24
 8000bea:	b2db      	uxtb	r3, r3
 8000bec:	723b      	strb	r3, [r7, #8]
    buf[1] = (frame >> 16) & 0xFF;
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	0c1b      	lsrs	r3, r3, #16
 8000bf2:	b2db      	uxtb	r3, r3
 8000bf4:	727b      	strb	r3, [r7, #9]
    buf[2] = (frame >> 8)  & 0xFF;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
 8000bf8:	0a1b      	lsrs	r3, r3, #8
 8000bfa:	b2db      	uxtb	r3, r3
 8000bfc:	72bb      	strb	r3, [r7, #10]
    buf[3] = (frame >> 0)  & 0xFF;
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	72fb      	strb	r3, [r7, #11]

    HMC832_SEN_Clr();
 8000c04:	2200      	movs	r2, #0
 8000c06:	2108      	movs	r1, #8
 8000c08:	4809      	ldr	r0, [pc, #36]	@ (8000c30 <HMC832_writeReg+0x64>)
 8000c0a:	f006 f93f 	bl	8006e8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&HMC832_SPI_PORT, buf, 4, 100);
 8000c0e:	f107 0108 	add.w	r1, r7, #8
 8000c12:	2364      	movs	r3, #100	@ 0x64
 8000c14:	2204      	movs	r2, #4
 8000c16:	4807      	ldr	r0, [pc, #28]	@ (8000c34 <HMC832_writeReg+0x68>)
 8000c18:	f009 fa60 	bl	800a0dc <HAL_SPI_Transmit>
    HMC832_SEN_Set();
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	2108      	movs	r1, #8
 8000c20:	4803      	ldr	r0, [pc, #12]	@ (8000c30 <HMC832_writeReg+0x64>)
 8000c22:	f006 f933 	bl	8006e8c <HAL_GPIO_WritePin>
    // 소량의 딜레이 권장
}
 8000c26:	bf00      	nop
 8000c28:	3710      	adds	r7, #16
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	58020000 	.word	0x58020000
 8000c34:	24000384 	.word	0x24000384

08000c38 <HMC832_vspiWriteReg>:

void HMC832_vspiWriteReg(uint8_t reg, uint8_t vcoreg, uint32_t val) {
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b086      	sub	sp, #24
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	603a      	str	r2, [r7, #0]
 8000c42:	71fb      	strb	r3, [r7, #7]
 8000c44:	460b      	mov	r3, r1
 8000c46:	71bb      	strb	r3, [r7, #6]
	 uint32_t val1 = (val << 7) | ((vcoreg & 0xF) << 3);
 8000c48:	683b      	ldr	r3, [r7, #0]
 8000c4a:	01da      	lsls	r2, r3, #7
 8000c4c:	79bb      	ldrb	r3, [r7, #6]
 8000c4e:	00db      	lsls	r3, r3, #3
 8000c50:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 8000c54:	4313      	orrs	r3, r2
 8000c56:	617b      	str	r3, [r7, #20]
    uint32_t frame = (val1 << 8) | ((reg & 0x1F) << 3); // 기존 로직 유지
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	021a      	lsls	r2, r3, #8
 8000c5c:	79fb      	ldrb	r3, [r7, #7]
 8000c5e:	00db      	lsls	r3, r3, #3
 8000c60:	b2db      	uxtb	r3, r3
 8000c62:	4313      	orrs	r3, r2
 8000c64:	613b      	str	r3, [r7, #16]
    uint8_t buf[4];
    buf[0] = (frame >> 24) & 0xFF; // MSB first
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	0e1b      	lsrs	r3, r3, #24
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	733b      	strb	r3, [r7, #12]
    buf[1] = (frame >> 16) & 0xFF;
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	0c1b      	lsrs	r3, r3, #16
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	737b      	strb	r3, [r7, #13]
    buf[2] = (frame >> 8)  & 0xFF;
 8000c76:	693b      	ldr	r3, [r7, #16]
 8000c78:	0a1b      	lsrs	r3, r3, #8
 8000c7a:	b2db      	uxtb	r3, r3
 8000c7c:	73bb      	strb	r3, [r7, #14]
    buf[3] = (frame >> 0)  & 0xFF;
 8000c7e:	693b      	ldr	r3, [r7, #16]
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	73fb      	strb	r3, [r7, #15]

    HMC832_SEN_Clr();
 8000c84:	2200      	movs	r2, #0
 8000c86:	2108      	movs	r1, #8
 8000c88:	4809      	ldr	r0, [pc, #36]	@ (8000cb0 <HMC832_vspiWriteReg+0x78>)
 8000c8a:	f006 f8ff 	bl	8006e8c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&HMC832_SPI_PORT, buf, 4, 100);
 8000c8e:	f107 010c 	add.w	r1, r7, #12
 8000c92:	2364      	movs	r3, #100	@ 0x64
 8000c94:	2204      	movs	r2, #4
 8000c96:	4807      	ldr	r0, [pc, #28]	@ (8000cb4 <HMC832_vspiWriteReg+0x7c>)
 8000c98:	f009 fa20 	bl	800a0dc <HAL_SPI_Transmit>
    HMC832_SEN_Set();
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	2108      	movs	r1, #8
 8000ca0:	4803      	ldr	r0, [pc, #12]	@ (8000cb0 <HMC832_vspiWriteReg+0x78>)
 8000ca2:	f006 f8f3 	bl	8006e8c <HAL_GPIO_WritePin>
    // 소량의 딜레이 권장
}
 8000ca6:	bf00      	nop
 8000ca8:	3718      	adds	r7, #24
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	58020000 	.word	0x58020000
 8000cb4:	24000384 	.word	0x24000384

08000cb8 <PE43712_writeReg>:





void PE43712_writeReg(unsigned char reg_num, unsigned int value) {
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b084      	sub	sp, #16
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	6039      	str	r1, [r7, #0]
 8000cc2:	71fb      	strb	r3, [r7, #7]
      	unsigned char buffer[3];
      	unsigned int * cmdstart = (unsigned int *) (&buffer[0]);
 8000cc4:	f107 0308 	add.w	r3, r7, #8
 8000cc8:	60fb      	str	r3, [r7, #12]
	// 0xF8 is ignoring area
	// address 
      	//*cmdstart = ntonl2(((reg_num & 0x07) << 8) | ( value & 0x7F )); // << 3 for device address
      	*cmdstart = (((reg_num & 0x07) << 8) | ( value & 0x7F )); // << 3 for device address
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	021b      	lsls	r3, r3, #8
 8000cce:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000cd8:	431a      	orrs	r2, r3
 8000cda:	68fb      	ldr	r3, [r7, #12]
 8000cdc:	601a      	str	r2, [r3, #0]

      	PE43712_SEN_Clr();
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2120      	movs	r1, #32
 8000ce2:	480c      	ldr	r0, [pc, #48]	@ (8000d14 <PE43712_writeReg+0x5c>)
 8000ce4:	f006 f8d2 	bl	8006e8c <HAL_GPIO_WritePin>
      	DWT_Delay_us(1);
 8000ce8:	2001      	movs	r0, #1
 8000cea:	f7ff ff4b 	bl	8000b84 <DWT_Delay_us>
      	HAL_SPI_Transmit(&PE43712_SPI_PORT, buffer, 2, 100);
 8000cee:	f107 0108 	add.w	r1, r7, #8
 8000cf2:	2364      	movs	r3, #100	@ 0x64
 8000cf4:	2202      	movs	r2, #2
 8000cf6:	4808      	ldr	r0, [pc, #32]	@ (8000d18 <PE43712_writeReg+0x60>)
 8000cf8:	f009 f9f0 	bl	800a0dc <HAL_SPI_Transmit>

      	DWT_Delay_us(1);
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	f7ff ff41 	bl	8000b84 <DWT_Delay_us>
      	PE43712_SEN_Set();
 8000d02:	2201      	movs	r2, #1
 8000d04:	2120      	movs	r1, #32
 8000d06:	4803      	ldr	r0, [pc, #12]	@ (8000d14 <PE43712_writeReg+0x5c>)
 8000d08:	f006 f8c0 	bl	8006e8c <HAL_GPIO_WritePin>
      	//DWT_Delay_us(10);

}
 8000d0c:	bf00      	nop
 8000d0e:	3710      	adds	r7, #16
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd80      	pop	{r7, pc}
 8000d14:	58020c00 	.word	0x58020c00
 8000d18:	2400040c 	.word	0x2400040c

08000d1c <addLast>:
    	newNode->spFreq = sp;
    	target->next = newNode;
}

void addLast(NODE *target, U8 ch, float st, float sp)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	b086      	sub	sp, #24
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	60f8      	str	r0, [r7, #12]
 8000d24:	460b      	mov	r3, r1
 8000d26:	ed87 0a01 	vstr	s0, [r7, #4]
 8000d2a:	edc7 0a00 	vstr	s1, [r7]
 8000d2e:	72fb      	strb	r3, [r7, #11]
	NODE *curr= target;
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	617b      	str	r3, [r7, #20]
	while(curr->next != NULL)
 8000d34:	e002      	b.n	8000d3c <addLast+0x20>
	{
		curr = curr->next;
 8000d36:	697b      	ldr	r3, [r7, #20]
 8000d38:	68db      	ldr	r3, [r3, #12]
 8000d3a:	617b      	str	r3, [r7, #20]
	while(curr->next != NULL)
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d1f8      	bne.n	8000d36 <addLast+0x1a>
	}
    	NODE *newNode = malloc(sizeof(NODE));
 8000d44:	2010      	movs	r0, #16
 8000d46:	f00c fe35 	bl	800d9b4 <malloc>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	613b      	str	r3, [r7, #16]
    	curr->next = newNode;
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	693a      	ldr	r2, [r7, #16]
 8000d52:	60da      	str	r2, [r3, #12]

    	newNode->next = NULL;
 8000d54:	693b      	ldr	r3, [r7, #16]
 8000d56:	2200      	movs	r2, #0
 8000d58:	60da      	str	r2, [r3, #12]
    	newNode->ch = ch;
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	7afa      	ldrb	r2, [r7, #11]
 8000d5e:	701a      	strb	r2, [r3, #0]
    	newNode->stFreq = st;
 8000d60:	693b      	ldr	r3, [r7, #16]
 8000d62:	687a      	ldr	r2, [r7, #4]
 8000d64:	605a      	str	r2, [r3, #4]
    	newNode->spFreq = sp;
 8000d66:	693b      	ldr	r3, [r7, #16]
 8000d68:	683a      	ldr	r2, [r7, #0]
 8000d6a:	609a      	str	r2, [r3, #8]
}
 8000d6c:	bf00      	nop
 8000d6e:	3718      	adds	r7, #24
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}

08000d74 <delete>:

void delete(NODE *target)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b084      	sub	sp, #16
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
	NODE *curr = target->next;      // 연결 리스트 순회용 포인터에 첫 번째 노드의 주소 저장
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	68db      	ldr	r3, [r3, #12]
 8000d80:	60fb      	str	r3, [r7, #12]
	while (curr != NULL)    // 포인터가 NULL이 아닐 때 계속 반복
 8000d82:	e007      	b.n	8000d94 <delete+0x20>
	{
		NODE *next = curr->next;    // 현재 노드의 다음 노드 주소를 임시로 저장
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	60bb      	str	r3, [r7, #8]
		free(curr);                        // 현재 노드 메모리 해제
 8000d8a:	68f8      	ldr	r0, [r7, #12]
 8000d8c:	f00c fe1a 	bl	800d9c4 <free>
		curr = next;                       // 포인터에 다음 노드의 주소 저장
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	60fb      	str	r3, [r7, #12]
	while (curr != NULL)    // 포인터가 NULL이 아닐 때 계속 반복
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d1f4      	bne.n	8000d84 <delete+0x10>
	}
	free(target);    // 머리 노드 메모리 해제
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	f00c fe12 	bl	800d9c4 <free>
	target->next = NULL;
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2200      	movs	r2, #0
 8000da4:	60da      	str	r2, [r3, #12]
	target = NULL;
 8000da6:	2300      	movs	r3, #0
 8000da8:	607b      	str	r3, [r7, #4]

}
 8000daa:	bf00      	nop
 8000dac:	3710      	adds	r7, #16
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
	...

08000db4 <contBinSearch>:


//////////////////////////////////////////////////////////
//
// volt is code level
uint8_t contBinSearch(int volt, int ch) {
 8000db4:	b480      	push	{r7}
 8000db6:	b083      	sub	sp, #12
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
 8000dbc:	6039      	str	r1, [r7, #0]
	// under search process
	premidcode[ch] = midcode[ch];
 8000dbe:	4a5c      	ldr	r2, [pc, #368]	@ (8000f30 <contBinSearch+0x17c>)
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	4413      	add	r3, r2
 8000dc4:	7819      	ldrb	r1, [r3, #0]
 8000dc6:	4a5b      	ldr	r2, [pc, #364]	@ (8000f34 <contBinSearch+0x180>)
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	4413      	add	r3, r2
 8000dcc:	460a      	mov	r2, r1
 8000dce:	701a      	strb	r2, [r3, #0]

	// 범위밖
	if (MIDMAX < volt || MIDMIN > volt) {
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	f242 2262 	movw	r2, #8802	@ 0x2262
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	dc05      	bgt.n	8000de6 <contBinSearch+0x32>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	f641 52b1 	movw	r2, #7601	@ 0x1db1
 8000de0:	4293      	cmp	r3, r2
 8000de2:	f300 809b 	bgt.w	8000f1c <contBinSearch+0x168>

		// 뒤바뀌지 않을때
		if( lowcode[ch] <= highcode[ch]) {
 8000de6:	4a54      	ldr	r2, [pc, #336]	@ (8000f38 <contBinSearch+0x184>)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	4413      	add	r3, r2
 8000dec:	781a      	ldrb	r2, [r3, #0]
 8000dee:	4953      	ldr	r1, [pc, #332]	@ (8000f3c <contBinSearch+0x188>)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	440b      	add	r3, r1
 8000df4:	781b      	ldrb	r3, [r3, #0]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	d871      	bhi.n	8000ede <contBinSearch+0x12a>
			midcode[ch] = (lowcode[ch] + highcode[ch]) / 2;
 8000dfa:	4a4f      	ldr	r2, [pc, #316]	@ (8000f38 <contBinSearch+0x184>)
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	4413      	add	r3, r2
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	4619      	mov	r1, r3
 8000e04:	4a4d      	ldr	r2, [pc, #308]	@ (8000f3c <contBinSearch+0x188>)
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	4413      	add	r3, r2
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	440b      	add	r3, r1
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	da00      	bge.n	8000e14 <contBinSearch+0x60>
 8000e12:	3301      	adds	r3, #1
 8000e14:	105b      	asrs	r3, r3, #1
 8000e16:	b2d9      	uxtb	r1, r3
 8000e18:	4a45      	ldr	r2, [pc, #276]	@ (8000f30 <contBinSearch+0x17c>)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	4413      	add	r3, r2
 8000e1e:	460a      	mov	r2, r1
 8000e20:	701a      	strb	r2, [r3, #0]
			if (MIDMAX >= volt && MIDMIN <= volt) { //탐색 성공
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	f242 2262 	movw	r2, #8802	@ 0x2262
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	dc1c      	bgt.n	8000e66 <contBinSearch+0xb2>
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	f641 52b1 	movw	r2, #7601	@ 0x1db1
 8000e32:	4293      	cmp	r3, r2
 8000e34:	dd17      	ble.n	8000e66 <contBinSearch+0xb2>
				// do nothing
				midcode[ch] = premidcode[ch];
 8000e36:	4a3f      	ldr	r2, [pc, #252]	@ (8000f34 <contBinSearch+0x180>)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	7819      	ldrb	r1, [r3, #0]
 8000e3e:	4a3c      	ldr	r2, [pc, #240]	@ (8000f30 <contBinSearch+0x17c>)
 8000e40:	683b      	ldr	r3, [r7, #0]
 8000e42:	4413      	add	r3, r2
 8000e44:	460a      	mov	r2, r1
 8000e46:	701a      	strb	r2, [r3, #0]
				lowcode[ch] = 0x00;   // restart
 8000e48:	4a3b      	ldr	r2, [pc, #236]	@ (8000f38 <contBinSearch+0x184>)
 8000e4a:	683b      	ldr	r3, [r7, #0]
 8000e4c:	4413      	add	r3, r2
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]
				highcode[ch] = 0x7F;
 8000e52:	4a3a      	ldr	r2, [pc, #232]	@ (8000f3c <contBinSearch+0x188>)
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	4413      	add	r3, r2
 8000e58:	227f      	movs	r2, #127	@ 0x7f
 8000e5a:	701a      	strb	r2, [r3, #0]

				return midcode[ch];
 8000e5c:	4a34      	ldr	r2, [pc, #208]	@ (8000f30 <contBinSearch+0x17c>)
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	4413      	add	r3, r2
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	e05e      	b.n	8000f24 <contBinSearch+0x170>
			}
			else if (volt < MIDMIN) {        // 신호가 낮아서 ATTN level을 낮춘다.
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	f641 52b1 	movw	r2, #7601	@ 0x1db1
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	dc18      	bgt.n	8000ea2 <contBinSearch+0xee>
				highcode[ch] = midcode[ch] - 1;
 8000e70:	4a2f      	ldr	r2, [pc, #188]	@ (8000f30 <contBinSearch+0x17c>)
 8000e72:	683b      	ldr	r3, [r7, #0]
 8000e74:	4413      	add	r3, r2
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	3b01      	subs	r3, #1
 8000e7a:	b2d9      	uxtb	r1, r3
 8000e7c:	4a2f      	ldr	r2, [pc, #188]	@ (8000f3c <contBinSearch+0x188>)
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	4413      	add	r3, r2
 8000e82:	460a      	mov	r2, r1
 8000e84:	701a      	strb	r2, [r3, #0]
				midcode[ch] = lowcode[ch];
 8000e86:	4a2c      	ldr	r2, [pc, #176]	@ (8000f38 <contBinSearch+0x184>)
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	7819      	ldrb	r1, [r3, #0]
 8000e8e:	4a28      	ldr	r2, [pc, #160]	@ (8000f30 <contBinSearch+0x17c>)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	4413      	add	r3, r2
 8000e94:	460a      	mov	r2, r1
 8000e96:	701a      	strb	r2, [r3, #0]
				return midcode[ch];
 8000e98:	4a25      	ldr	r2, [pc, #148]	@ (8000f30 <contBinSearch+0x17c>)
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	4413      	add	r3, r2
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	e040      	b.n	8000f24 <contBinSearch+0x170>
			}
			else if (volt > MIDMAX) {        // 신호가 높아서, ATTN level을 높힌다.
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	f242 2262 	movw	r2, #8802	@ 0x2262
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	dd37      	ble.n	8000f1c <contBinSearch+0x168>
				lowcode[ch] = midcode[ch] + 1;
 8000eac:	4a20      	ldr	r2, [pc, #128]	@ (8000f30 <contBinSearch+0x17c>)
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	3301      	adds	r3, #1
 8000eb6:	b2d9      	uxtb	r1, r3
 8000eb8:	4a1f      	ldr	r2, [pc, #124]	@ (8000f38 <contBinSearch+0x184>)
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	4413      	add	r3, r2
 8000ebe:	460a      	mov	r2, r1
 8000ec0:	701a      	strb	r2, [r3, #0]
				midcode[ch] = highcode[ch];
 8000ec2:	4a1e      	ldr	r2, [pc, #120]	@ (8000f3c <contBinSearch+0x188>)
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	7819      	ldrb	r1, [r3, #0]
 8000eca:	4a19      	ldr	r2, [pc, #100]	@ (8000f30 <contBinSearch+0x17c>)
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	4413      	add	r3, r2
 8000ed0:	460a      	mov	r2, r1
 8000ed2:	701a      	strb	r2, [r3, #0]
				return midcode[ch];
 8000ed4:	4a16      	ldr	r2, [pc, #88]	@ (8000f30 <contBinSearch+0x17c>)
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	4413      	add	r3, r2
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	e022      	b.n	8000f24 <contBinSearch+0x170>
			}
		} else {  // 뒤바뀔때, 재검색가능 으로 설정
			if( MIDMAX < volt )
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	f242 2262 	movw	r2, #8802	@ 0x2262
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	dd0a      	ble.n	8000efe <contBinSearch+0x14a>
			{
				lowcode[ch] = 0x00;
 8000ee8:	4a13      	ldr	r2, [pc, #76]	@ (8000f38 <contBinSearch+0x184>)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	4413      	add	r3, r2
 8000eee:	2200      	movs	r2, #0
 8000ef0:	701a      	strb	r2, [r3, #0]
				highcode[ch] = 0x7F;
 8000ef2:	4a12      	ldr	r2, [pc, #72]	@ (8000f3c <contBinSearch+0x188>)
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	227f      	movs	r2, #127	@ 0x7f
 8000efa:	701a      	strb	r2, [r3, #0]
 8000efc:	e00e      	b.n	8000f1c <contBinSearch+0x168>
			} else if ( MIDMIN > volt  )
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f641 52b1 	movw	r2, #7601	@ 0x1db1
 8000f04:	4293      	cmp	r3, r2
 8000f06:	dc09      	bgt.n	8000f1c <contBinSearch+0x168>
			{
     				lowcode[ch] = 0x00;
 8000f08:	4a0b      	ldr	r2, [pc, #44]	@ (8000f38 <contBinSearch+0x184>)
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	4413      	add	r3, r2
 8000f0e:	2200      	movs	r2, #0
 8000f10:	701a      	strb	r2, [r3, #0]
     				highcode[ch] = 0x7F;
 8000f12:	4a0a      	ldr	r2, [pc, #40]	@ (8000f3c <contBinSearch+0x188>)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	4413      	add	r3, r2
 8000f18:	227f      	movs	r2, #127	@ 0x7f
 8000f1a:	701a      	strb	r2, [r3, #0]
			}
		}

	} // end of 범위밖

	return midcode[ch];
 8000f1c:	4a04      	ldr	r2, [pc, #16]	@ (8000f30 <contBinSearch+0x17c>)
 8000f1e:	683b      	ldr	r3, [r7, #0]
 8000f20:	4413      	add	r3, r2
 8000f22:	781b      	ldrb	r3, [r3, #0]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2e:	4770      	bx	lr
 8000f30:	24002a7c 	.word	0x24002a7c
 8000f34:	24002a88 	.word	0x24002a88
 8000f38:	24002a70 	.word	0x24002a70
 8000f3c:	24002a64 	.word	0x24002a64

08000f40 <valTestInit>:
		return hcf(n2, n1 % n2);
	else
		return n1;
}

void valTestInit() {
 8000f40:	b480      	push	{r7}
 8000f42:	b083      	sub	sp, #12
 8000f44:	af00      	add	r7, sp, #0
	for (U8 dd = 0; dd < REG_SIZE; dd++)
 8000f46:	2300      	movs	r3, #0
 8000f48:	71fb      	strb	r3, [r7, #7]
 8000f4a:	e006      	b.n	8000f5a <valTestInit+0x1a>
		valInAddr[dd] = 0x00;
 8000f4c:	79fb      	ldrb	r3, [r7, #7]
 8000f4e:	4a17      	ldr	r2, [pc, #92]	@ (8000fac <valTestInit+0x6c>)
 8000f50:	2100      	movs	r1, #0
 8000f52:	54d1      	strb	r1, [r2, r3]
	for (U8 dd = 0; dd < REG_SIZE; dd++)
 8000f54:	79fb      	ldrb	r3, [r7, #7]
 8000f56:	3301      	adds	r3, #1
 8000f58:	71fb      	strb	r3, [r7, #7]
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	2b3b      	cmp	r3, #59	@ 0x3b
 8000f5e:	d9f5      	bls.n	8000f4c <valTestInit+0xc>

	for(U8 dd=0; dd<MAXCH; dd++)
 8000f60:	2300      	movs	r3, #0
 8000f62:	71bb      	strb	r3, [r7, #6]
 8000f64:	e017      	b.n	8000f96 <valTestInit+0x56>
	{
		currAttnVal[dd]=0;
 8000f66:	79bb      	ldrb	r3, [r7, #6]
 8000f68:	4a11      	ldr	r2, [pc, #68]	@ (8000fb0 <valTestInit+0x70>)
 8000f6a:	2100      	movs	r1, #0
 8000f6c:	54d1      	strb	r1, [r2, r3]
		maxSensVal[dd]=0;
 8000f6e:	79bb      	ldrb	r3, [r7, #6]
 8000f70:	4a10      	ldr	r2, [pc, #64]	@ (8000fb4 <valTestInit+0x74>)
 8000f72:	2100      	movs	r1, #0
 8000f74:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		highcode[dd] = 0x7E;
 8000f78:	79bb      	ldrb	r3, [r7, #6]
 8000f7a:	4a0f      	ldr	r2, [pc, #60]	@ (8000fb8 <valTestInit+0x78>)
 8000f7c:	217e      	movs	r1, #126	@ 0x7e
 8000f7e:	54d1      	strb	r1, [r2, r3]
		lowcode[dd] = 0x00;
 8000f80:	79bb      	ldrb	r3, [r7, #6]
 8000f82:	4a0e      	ldr	r2, [pc, #56]	@ (8000fbc <valTestInit+0x7c>)
 8000f84:	2100      	movs	r1, #0
 8000f86:	54d1      	strb	r1, [r2, r3]
		midcode[dd]=0x00;
 8000f88:	79bb      	ldrb	r3, [r7, #6]
 8000f8a:	4a0d      	ldr	r2, [pc, #52]	@ (8000fc0 <valTestInit+0x80>)
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	54d1      	strb	r1, [r2, r3]
	for(U8 dd=0; dd<MAXCH; dd++)
 8000f90:	79bb      	ldrb	r3, [r7, #6]
 8000f92:	3301      	adds	r3, #1
 8000f94:	71bb      	strb	r3, [r7, #6]
 8000f96:	79bb      	ldrb	r3, [r7, #6]
 8000f98:	2b0a      	cmp	r3, #10
 8000f9a:	d9e4      	bls.n	8000f66 <valTestInit+0x26>
	}

}
 8000f9c:	bf00      	nop
 8000f9e:	bf00      	nop
 8000fa0:	370c      	adds	r7, #12
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	240029d4 	.word	0x240029d4
 8000fb0:	24002a58 	.word	0x24002a58
 8000fb4:	24002a2c 	.word	0x24002a2c
 8000fb8:	24002a64 	.word	0x24002a64
 8000fbc:	24002a70 	.word	0x24002a70
 8000fc0:	24002a7c 	.word	0x24002a7c
 8000fc4:	00000000 	.word	0x00000000

08000fc8 <hexatofloat>:

	return crc;
}

// char val[] size is 3; 0x000000, fracdigit 0 or 2
float hexatofloat(U8 *val, int fractdigit) {
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
	float k=0.0;
 8000fd2:	f04f 0300 	mov.w	r3, #0
 8000fd6:	60fb      	str	r3, [r7, #12]
	if (fractdigit == 2) {
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d14c      	bne.n	8001078 <hexatofloat+0xb0>
		k = (val[0] >> 4 & 0x0F) * 1000 + (val[0] & 0x0F) * 100
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	091b      	lsrs	r3, r3, #4
 8000fe4:	b2db      	uxtb	r3, r3
 8000fe6:	f003 030f 	and.w	r3, r3, #15
 8000fea:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000fee:	fb03 f202 	mul.w	r2, r3, r2
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	f003 030f 	and.w	r3, r3, #15
 8000ffa:	2164      	movs	r1, #100	@ 0x64
 8000ffc:	fb01 f303 	mul.w	r3, r1, r3
 8001000:	18d1      	adds	r1, r2, r3
			+ (val[1] >> 4 & 0x0F) * 10 + (val[1] & 0x0F) * 1
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	3301      	adds	r3, #1
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	091b      	lsrs	r3, r3, #4
 800100a:	b2db      	uxtb	r3, r3
 800100c:	f003 020f 	and.w	r2, r3, #15
 8001010:	4613      	mov	r3, r2
 8001012:	009b      	lsls	r3, r3, #2
 8001014:	4413      	add	r3, r2
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	18ca      	adds	r2, r1, r3
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	3301      	adds	r3, #1
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	f003 030f 	and.w	r3, r3, #15
 8001024:	4413      	add	r3, r2
			+ (val[2] >> 4 & 0x0F) / 10.0 + (val[2] & 0x0F) / 100.0;
 8001026:	ee07 3a90 	vmov	s15, r3
 800102a:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	3302      	adds	r3, #2
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	091b      	lsrs	r3, r3, #4
 8001036:	b2db      	uxtb	r3, r3
 8001038:	f003 030f 	and.w	r3, r3, #15
 800103c:	ee07 3a90 	vmov	s15, r3
 8001040:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001044:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8001048:	ee85 7b04 	vdiv.f64	d7, d5, d4
 800104c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3302      	adds	r3, #2
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	f003 030f 	and.w	r3, r3, #15
 800105a:	ee07 3a90 	vmov	s15, r3
 800105e:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8001062:	ed9f 4b31 	vldr	d4, [pc, #196]	@ 8001128 <hexatofloat+0x160>
 8001066:	ee85 7b04 	vdiv.f64	d7, d5, d4
 800106a:	ee36 7b07 	vadd.f64	d7, d6, d7
		k = (val[0] >> 4 & 0x0F) * 1000 + (val[0] & 0x0F) * 100
 800106e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001072:	edc7 7a03 	vstr	s15, [r7, #12]
 8001076:	e04d      	b.n	8001114 <hexatofloat+0x14c>
	} else if (fractdigit == 0) {
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	2b00      	cmp	r3, #0
 800107c:	d14a      	bne.n	8001114 <hexatofloat+0x14c>
		k = (val[0] >> 4 & 0x0F) * 100000 + (val[0] & 0x0F) * 10000
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	091b      	lsrs	r3, r3, #4
 8001084:	b2db      	uxtb	r3, r3
 8001086:	f003 030f 	and.w	r3, r3, #15
 800108a:	4a29      	ldr	r2, [pc, #164]	@ (8001130 <hexatofloat+0x168>)
 800108c:	fb03 f202 	mul.w	r2, r3, r2
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	f003 030f 	and.w	r3, r3, #15
 8001098:	f242 7110 	movw	r1, #10000	@ 0x2710
 800109c:	fb01 f303 	mul.w	r3, r1, r3
 80010a0:	441a      	add	r2, r3
			+ (val[1] >> 4 & 0x0F) * 1000 + (val[1] & 0x0F) * 100
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	3301      	adds	r3, #1
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	091b      	lsrs	r3, r3, #4
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	f003 030f 	and.w	r3, r3, #15
 80010b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80010b4:	fb01 f303 	mul.w	r3, r1, r3
 80010b8:	441a      	add	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	3301      	adds	r3, #1
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	f003 030f 	and.w	r3, r3, #15
 80010c4:	2164      	movs	r1, #100	@ 0x64
 80010c6:	fb01 f303 	mul.w	r3, r1, r3
 80010ca:	4413      	add	r3, r2
			+ (val[2] >> 4 & 0x0F) * 10.0 + (val[2] & 0x0F) * 1.0;
 80010cc:	ee07 3a90 	vmov	s15, r3
 80010d0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	3302      	adds	r3, #2
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	091b      	lsrs	r3, r3, #4
 80010dc:	b2db      	uxtb	r3, r3
 80010de:	f003 030f 	and.w	r3, r3, #15
 80010e2:	ee07 3a90 	vmov	s15, r3
 80010e6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80010ea:	eeb2 5b04 	vmov.f64	d5, #36	@ 0x41200000  10.0
 80010ee:	ee27 7b05 	vmul.f64	d7, d7, d5
 80010f2:	ee36 6b07 	vadd.f64	d6, d6, d7
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	3302      	adds	r3, #2
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	f003 030f 	and.w	r3, r3, #15
 8001100:	ee07 3a90 	vmov	s15, r3
 8001104:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8001108:	ee36 7b07 	vadd.f64	d7, d6, d7
		k = (val[0] >> 4 & 0x0F) * 100000 + (val[0] & 0x0F) * 10000
 800110c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001110:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	return k;
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	ee07 3a90 	vmov	s15, r3
}
 800111a:	eeb0 0a67 	vmov.f32	s0, s15
 800111e:	3714      	adds	r7, #20
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr
 8001128:	00000000 	.word	0x00000000
 800112c:	40590000 	.word	0x40590000
 8001130:	000186a0 	.word	0x000186a0

08001134 <crc8>:

unsigned char crc8(unsigned char *data, unsigned char length) {
 8001134:	b480      	push	{r7}
 8001136:	b085      	sub	sp, #20
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	460b      	mov	r3, r1
 800113e:	70fb      	strb	r3, [r7, #3]
	unsigned char count;
	unsigned int sum = 0;
 8001140:	2300      	movs	r3, #0
 8001142:	60bb      	str	r3, [r7, #8]

	for (count = 0; count < length; count++)
 8001144:	2300      	movs	r3, #0
 8001146:	73fb      	strb	r3, [r7, #15]
 8001148:	e00b      	b.n	8001162 <crc8+0x2e>
		sum = (sum + data[count]) & 0xFF;
 800114a:	7bfb      	ldrb	r3, [r7, #15]
 800114c:	687a      	ldr	r2, [r7, #4]
 800114e:	4413      	add	r3, r2
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	461a      	mov	r2, r3
 8001154:	68bb      	ldr	r3, [r7, #8]
 8001156:	4413      	add	r3, r2
 8001158:	b2db      	uxtb	r3, r3
 800115a:	60bb      	str	r3, [r7, #8]
	for (count = 0; count < length; count++)
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	3301      	adds	r3, #1
 8001160:	73fb      	strb	r3, [r7, #15]
 8001162:	7bfa      	ldrb	r2, [r7, #15]
 8001164:	78fb      	ldrb	r3, [r7, #3]
 8001166:	429a      	cmp	r2, r3
 8001168:	d3ef      	bcc.n	800114a <crc8+0x16>

	return sum;
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	b2db      	uxtb	r3, r3
}
 800116e:	4618      	mov	r0, r3
 8001170:	3714      	adds	r7, #20
 8001172:	46bd      	mov	sp, r7
 8001174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001178:	4770      	bx	lr
	...

0800117c <ch1_on>:
#define TXENABLE_PORT GPIOA
#define TXENABLE_PIN GPIO_PIN_8


void ch1_on()
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOD, LED_CH1_Pin, GPIO_PIN_RESET);
 8001180:	2200      	movs	r2, #0
 8001182:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001186:	4815      	ldr	r0, [pc, #84]	@ (80011dc <ch1_on+0x60>)
 8001188:	f005 fe80 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, LED_CH2_Pin, GPIO_PIN_SET);
 800118c:	2201      	movs	r2, #1
 800118e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001192:	4813      	ldr	r0, [pc, #76]	@ (80011e0 <ch1_on+0x64>)
 8001194:	f005 fe7a 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH3_Pin, GPIO_PIN_SET);
 8001198:	2201      	movs	r2, #1
 800119a:	2140      	movs	r1, #64	@ 0x40
 800119c:	4811      	ldr	r0, [pc, #68]	@ (80011e4 <ch1_on+0x68>)
 800119e:	f005 fe75 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH4_Pin, GPIO_PIN_SET);
 80011a2:	2201      	movs	r2, #1
 80011a4:	2110      	movs	r1, #16
 80011a6:	480d      	ldr	r0, [pc, #52]	@ (80011dc <ch1_on+0x60>)
 80011a8:	f005 fe70 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH5_Pin, GPIO_PIN_SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	2180      	movs	r1, #128	@ 0x80
 80011b0:	480c      	ldr	r0, [pc, #48]	@ (80011e4 <ch1_on+0x68>)
 80011b2:	f005 fe6b 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_SET);
 80011b6:	2201      	movs	r2, #1
 80011b8:	2108      	movs	r1, #8
 80011ba:	4808      	ldr	r0, [pc, #32]	@ (80011dc <ch1_on+0x60>)
 80011bc:	f005 fe66 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, BIT_EN_Pin, GPIO_PIN_RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2104      	movs	r1, #4
 80011c4:	4805      	ldr	r0, [pc, #20]	@ (80011dc <ch1_on+0x60>)
 80011c6:	f005 fe61 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, FC1_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOD, FC2_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOB, FC3_Pin, GPIO_PIN_SET);
	  */
	    // FC1=H, FC2=H, FC3=H
	    GPIOD->BSRR = (1U << 6) | (1U << (14));   // PD6, PD14 High
 80011ca:	4b04      	ldr	r3, [pc, #16]	@ (80011dc <ch1_on+0x60>)
 80011cc:	f244 0240 	movw	r2, #16448	@ 0x4040
 80011d0:	619a      	str	r2, [r3, #24]
	    GPIOB->BSRR = (1U << 3);                // PB3 High
 80011d2:	4b05      	ldr	r3, [pc, #20]	@ (80011e8 <ch1_on+0x6c>)
 80011d4:	2208      	movs	r2, #8
 80011d6:	619a      	str	r2, [r3, #24]

}
 80011d8:	bf00      	nop
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	58020c00 	.word	0x58020c00
 80011e0:	58020000 	.word	0x58020000
 80011e4:	58020800 	.word	0x58020800
 80011e8:	58020400 	.word	0x58020400

080011ec <ch2_on>:

void ch2_on()
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOD, LED_CH1_Pin, GPIO_PIN_SET);
 80011f0:	2201      	movs	r2, #1
 80011f2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80011f6:	4815      	ldr	r0, [pc, #84]	@ (800124c <ch2_on+0x60>)
 80011f8:	f005 fe48 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, LED_CH2_Pin, GPIO_PIN_RESET);
 80011fc:	2200      	movs	r2, #0
 80011fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001202:	4813      	ldr	r0, [pc, #76]	@ (8001250 <ch2_on+0x64>)
 8001204:	f005 fe42 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH3_Pin, GPIO_PIN_SET);
 8001208:	2201      	movs	r2, #1
 800120a:	2140      	movs	r1, #64	@ 0x40
 800120c:	4811      	ldr	r0, [pc, #68]	@ (8001254 <ch2_on+0x68>)
 800120e:	f005 fe3d 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH4_Pin, GPIO_PIN_SET);
 8001212:	2201      	movs	r2, #1
 8001214:	2110      	movs	r1, #16
 8001216:	480d      	ldr	r0, [pc, #52]	@ (800124c <ch2_on+0x60>)
 8001218:	f005 fe38 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH5_Pin, GPIO_PIN_SET);
 800121c:	2201      	movs	r2, #1
 800121e:	2180      	movs	r1, #128	@ 0x80
 8001220:	480c      	ldr	r0, [pc, #48]	@ (8001254 <ch2_on+0x68>)
 8001222:	f005 fe33 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_SET);
 8001226:	2201      	movs	r2, #1
 8001228:	2108      	movs	r1, #8
 800122a:	4808      	ldr	r0, [pc, #32]	@ (800124c <ch2_on+0x60>)
 800122c:	f005 fe2e 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, BIT_EN_Pin, GPIO_PIN_RESET);
 8001230:	2200      	movs	r2, #0
 8001232:	2104      	movs	r1, #4
 8001234:	4805      	ldr	r0, [pc, #20]	@ (800124c <ch2_on+0x60>)
 8001236:	f005 fe29 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, FC1_Pin, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOD, FC2_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOB, FC3_Pin, GPIO_PIN_RESET);
	  */
	    // FC1=L, FC2=H, FC3=L
	    GPIOD->BSRR = (1U << (6 + 16)) | (1U << (14));  // PD6 Low, PD14 High
 800123a:	4b04      	ldr	r3, [pc, #16]	@ (800124c <ch2_on+0x60>)
 800123c:	4a06      	ldr	r2, [pc, #24]	@ (8001258 <ch2_on+0x6c>)
 800123e:	619a      	str	r2, [r3, #24]
	    GPIOB->BSRR = (1U << (3 + 16));               // PB3 Low
 8001240:	4b06      	ldr	r3, [pc, #24]	@ (800125c <ch2_on+0x70>)
 8001242:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001246:	619a      	str	r2, [r3, #24]
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}
 800124c:	58020c00 	.word	0x58020c00
 8001250:	58020000 	.word	0x58020000
 8001254:	58020800 	.word	0x58020800
 8001258:	00404000 	.word	0x00404000
 800125c:	58020400 	.word	0x58020400

08001260 <ch3_on>:
void ch3_on()
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOD, LED_CH1_Pin, GPIO_PIN_SET);
 8001264:	2201      	movs	r2, #1
 8001266:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800126a:	4815      	ldr	r0, [pc, #84]	@ (80012c0 <ch3_on+0x60>)
 800126c:	f005 fe0e 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, LED_CH2_Pin, GPIO_PIN_SET);
 8001270:	2201      	movs	r2, #1
 8001272:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001276:	4813      	ldr	r0, [pc, #76]	@ (80012c4 <ch3_on+0x64>)
 8001278:	f005 fe08 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH3_Pin, GPIO_PIN_RESET);
 800127c:	2200      	movs	r2, #0
 800127e:	2140      	movs	r1, #64	@ 0x40
 8001280:	4811      	ldr	r0, [pc, #68]	@ (80012c8 <ch3_on+0x68>)
 8001282:	f005 fe03 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH4_Pin, GPIO_PIN_SET);
 8001286:	2201      	movs	r2, #1
 8001288:	2110      	movs	r1, #16
 800128a:	480d      	ldr	r0, [pc, #52]	@ (80012c0 <ch3_on+0x60>)
 800128c:	f005 fdfe 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH5_Pin, GPIO_PIN_SET);
 8001290:	2201      	movs	r2, #1
 8001292:	2180      	movs	r1, #128	@ 0x80
 8001294:	480c      	ldr	r0, [pc, #48]	@ (80012c8 <ch3_on+0x68>)
 8001296:	f005 fdf9 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_SET);
 800129a:	2201      	movs	r2, #1
 800129c:	2108      	movs	r1, #8
 800129e:	4808      	ldr	r0, [pc, #32]	@ (80012c0 <ch3_on+0x60>)
 80012a0:	f005 fdf4 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, BIT_EN_Pin, GPIO_PIN_RESET);
 80012a4:	2200      	movs	r2, #0
 80012a6:	2104      	movs	r1, #4
 80012a8:	4805      	ldr	r0, [pc, #20]	@ (80012c0 <ch3_on+0x60>)
 80012aa:	f005 fdef 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, FC1_Pin, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOD, FC2_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOB, FC3_Pin, GPIO_PIN_SET);
	  */
	    // FC1=L, FC2=H, FC3=H
	    GPIOD->BSRR = (1U << (6 + 16)) | (1U << (14));  // PD6 Low, PD14 High
 80012ae:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <ch3_on+0x60>)
 80012b0:	4a06      	ldr	r2, [pc, #24]	@ (80012cc <ch3_on+0x6c>)
 80012b2:	619a      	str	r2, [r3, #24]
	    GPIOB->BSRR = (1U << 3);
 80012b4:	4b06      	ldr	r3, [pc, #24]	@ (80012d0 <ch3_on+0x70>)
 80012b6:	2208      	movs	r2, #8
 80012b8:	619a      	str	r2, [r3, #24]
}
 80012ba:	bf00      	nop
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	58020c00 	.word	0x58020c00
 80012c4:	58020000 	.word	0x58020000
 80012c8:	58020800 	.word	0x58020800
 80012cc:	00404000 	.word	0x00404000
 80012d0:	58020400 	.word	0x58020400

080012d4 <ch4_on>:
void ch4_on()
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOD, LED_CH1_Pin, GPIO_PIN_SET);
 80012d8:	2201      	movs	r2, #1
 80012da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80012de:	4815      	ldr	r0, [pc, #84]	@ (8001334 <ch4_on+0x60>)
 80012e0:	f005 fdd4 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, LED_CH2_Pin, GPIO_PIN_SET);
 80012e4:	2201      	movs	r2, #1
 80012e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012ea:	4813      	ldr	r0, [pc, #76]	@ (8001338 <ch4_on+0x64>)
 80012ec:	f005 fdce 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH3_Pin, GPIO_PIN_SET);
 80012f0:	2201      	movs	r2, #1
 80012f2:	2140      	movs	r1, #64	@ 0x40
 80012f4:	4811      	ldr	r0, [pc, #68]	@ (800133c <ch4_on+0x68>)
 80012f6:	f005 fdc9 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH4_Pin, GPIO_PIN_RESET);
 80012fa:	2200      	movs	r2, #0
 80012fc:	2110      	movs	r1, #16
 80012fe:	480d      	ldr	r0, [pc, #52]	@ (8001334 <ch4_on+0x60>)
 8001300:	f005 fdc4 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH5_Pin, GPIO_PIN_SET);
 8001304:	2201      	movs	r2, #1
 8001306:	2180      	movs	r1, #128	@ 0x80
 8001308:	480c      	ldr	r0, [pc, #48]	@ (800133c <ch4_on+0x68>)
 800130a:	f005 fdbf 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_SET);
 800130e:	2201      	movs	r2, #1
 8001310:	2108      	movs	r1, #8
 8001312:	4808      	ldr	r0, [pc, #32]	@ (8001334 <ch4_on+0x60>)
 8001314:	f005 fdba 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, BIT_EN_Pin, GPIO_PIN_RESET);
 8001318:	2200      	movs	r2, #0
 800131a:	2104      	movs	r1, #4
 800131c:	4805      	ldr	r0, [pc, #20]	@ (8001334 <ch4_on+0x60>)
 800131e:	f005 fdb5 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, FC1_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOD, FC2_Pin, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOB, FC3_Pin, GPIO_PIN_RESET);
	  */
	    // FC1=H, FC2=L, FC3=L
	    GPIOD->BSRR = (1U << 6) | (1U << (14+16));  // PD6 High, PD14 Low
 8001322:	4b04      	ldr	r3, [pc, #16]	@ (8001334 <ch4_on+0x60>)
 8001324:	4a06      	ldr	r2, [pc, #24]	@ (8001340 <ch4_on+0x6c>)
 8001326:	619a      	str	r2, [r3, #24]
	    GPIOB->BSRR = (1U << (3 + 16));               // PB3 Low
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <ch4_on+0x70>)
 800132a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800132e:	619a      	str	r2, [r3, #24]
}
 8001330:	bf00      	nop
 8001332:	bd80      	pop	{r7, pc}
 8001334:	58020c00 	.word	0x58020c00
 8001338:	58020000 	.word	0x58020000
 800133c:	58020800 	.word	0x58020800
 8001340:	40000040 	.word	0x40000040
 8001344:	58020400 	.word	0x58020400

08001348 <ch5_on>:

void ch5_on()
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOD, LED_CH1_Pin, GPIO_PIN_SET);
 800134c:	2201      	movs	r2, #1
 800134e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001352:	4815      	ldr	r0, [pc, #84]	@ (80013a8 <ch5_on+0x60>)
 8001354:	f005 fd9a 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, LED_CH2_Pin, GPIO_PIN_SET);
 8001358:	2201      	movs	r2, #1
 800135a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800135e:	4813      	ldr	r0, [pc, #76]	@ (80013ac <ch5_on+0x64>)
 8001360:	f005 fd94 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH3_Pin, GPIO_PIN_SET);
 8001364:	2201      	movs	r2, #1
 8001366:	2140      	movs	r1, #64	@ 0x40
 8001368:	4811      	ldr	r0, [pc, #68]	@ (80013b0 <ch5_on+0x68>)
 800136a:	f005 fd8f 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH4_Pin, GPIO_PIN_SET);
 800136e:	2201      	movs	r2, #1
 8001370:	2110      	movs	r1, #16
 8001372:	480d      	ldr	r0, [pc, #52]	@ (80013a8 <ch5_on+0x60>)
 8001374:	f005 fd8a 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH5_Pin, GPIO_PIN_RESET);
 8001378:	2200      	movs	r2, #0
 800137a:	2180      	movs	r1, #128	@ 0x80
 800137c:	480c      	ldr	r0, [pc, #48]	@ (80013b0 <ch5_on+0x68>)
 800137e:	f005 fd85 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_SET);
 8001382:	2201      	movs	r2, #1
 8001384:	2108      	movs	r1, #8
 8001386:	4808      	ldr	r0, [pc, #32]	@ (80013a8 <ch5_on+0x60>)
 8001388:	f005 fd80 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, BIT_EN_Pin, GPIO_PIN_RESET);
 800138c:	2200      	movs	r2, #0
 800138e:	2104      	movs	r1, #4
 8001390:	4805      	ldr	r0, [pc, #20]	@ (80013a8 <ch5_on+0x60>)
 8001392:	f005 fd7b 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, FC1_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOD, FC2_Pin, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOB, FC3_Pin, GPIO_PIN_SET);
	  */
	    // FC1=H, FC2=L, FC3=H
	    GPIOD->BSRR = (1U << 6) | (1U << (14+16));  // PD6 High, PD14 Low
 8001396:	4b04      	ldr	r3, [pc, #16]	@ (80013a8 <ch5_on+0x60>)
 8001398:	4a06      	ldr	r2, [pc, #24]	@ (80013b4 <ch5_on+0x6c>)
 800139a:	619a      	str	r2, [r3, #24]
	    GPIOB->BSRR = (1U << 3);                      // PB3 High
 800139c:	4b06      	ldr	r3, [pc, #24]	@ (80013b8 <ch5_on+0x70>)
 800139e:	2208      	movs	r2, #8
 80013a0:	619a      	str	r2, [r3, #24]
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	58020c00 	.word	0x58020c00
 80013ac:	58020000 	.word	0x58020000
 80013b0:	58020800 	.word	0x58020800
 80013b4:	40000040 	.word	0x40000040
 80013b8:	58020400 	.word	0x58020400

080013bc <ch6_on>:

void ch6_on()
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOD, LED_CH1_Pin, GPIO_PIN_SET);
 80013c0:	2201      	movs	r2, #1
 80013c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013c6:	4816      	ldr	r0, [pc, #88]	@ (8001420 <ch6_on+0x64>)
 80013c8:	f005 fd60 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, LED_CH2_Pin, GPIO_PIN_SET);
 80013cc:	2201      	movs	r2, #1
 80013ce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013d2:	4814      	ldr	r0, [pc, #80]	@ (8001424 <ch6_on+0x68>)
 80013d4:	f005 fd5a 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH3_Pin, GPIO_PIN_SET);
 80013d8:	2201      	movs	r2, #1
 80013da:	2140      	movs	r1, #64	@ 0x40
 80013dc:	4812      	ldr	r0, [pc, #72]	@ (8001428 <ch6_on+0x6c>)
 80013de:	f005 fd55 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH4_Pin, GPIO_PIN_SET);
 80013e2:	2201      	movs	r2, #1
 80013e4:	2110      	movs	r1, #16
 80013e6:	480e      	ldr	r0, [pc, #56]	@ (8001420 <ch6_on+0x64>)
 80013e8:	f005 fd50 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH5_Pin, GPIO_PIN_SET);
 80013ec:	2201      	movs	r2, #1
 80013ee:	2180      	movs	r1, #128	@ 0x80
 80013f0:	480d      	ldr	r0, [pc, #52]	@ (8001428 <ch6_on+0x6c>)
 80013f2:	f005 fd4b 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_RESET);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2108      	movs	r1, #8
 80013fa:	4809      	ldr	r0, [pc, #36]	@ (8001420 <ch6_on+0x64>)
 80013fc:	f005 fd46 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, BIT_EN_Pin, GPIO_PIN_RESET);
 8001400:	2200      	movs	r2, #0
 8001402:	2104      	movs	r1, #4
 8001404:	4806      	ldr	r0, [pc, #24]	@ (8001420 <ch6_on+0x64>)
 8001406:	f005 fd41 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, FC1_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOD, FC2_Pin, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOB, FC3_Pin, GPIO_PIN_RESET);
	  */
	    // FC1=H, FC2=H, FC3=L
	    GPIOD->BSRR = (1U << 6) | (1U << (14));         // PD6, PD14 High
 800140a:	4b05      	ldr	r3, [pc, #20]	@ (8001420 <ch6_on+0x64>)
 800140c:	f244 0240 	movw	r2, #16448	@ 0x4040
 8001410:	619a      	str	r2, [r3, #24]
	    GPIOB->BSRR = (1U << (3 + 16));               // PB3 Low
 8001412:	4b06      	ldr	r3, [pc, #24]	@ (800142c <ch6_on+0x70>)
 8001414:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001418:	619a      	str	r2, [r3, #24]
}
 800141a:	bf00      	nop
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	58020c00 	.word	0x58020c00
 8001424:	58020000 	.word	0x58020000
 8001428:	58020800 	.word	0x58020800
 800142c:	58020400 	.word	0x58020400

08001430 <rxon_and_alloff>:
void rxon_and_alloff()
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOD, LED_CH1_Pin, GPIO_PIN_SET);
 8001434:	2201      	movs	r2, #1
 8001436:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800143a:	4815      	ldr	r0, [pc, #84]	@ (8001490 <rxon_and_alloff+0x60>)
 800143c:	f005 fd26 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, LED_CH2_Pin, GPIO_PIN_SET);
 8001440:	2201      	movs	r2, #1
 8001442:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001446:	4813      	ldr	r0, [pc, #76]	@ (8001494 <rxon_and_alloff+0x64>)
 8001448:	f005 fd20 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH3_Pin, GPIO_PIN_SET);
 800144c:	2201      	movs	r2, #1
 800144e:	2140      	movs	r1, #64	@ 0x40
 8001450:	4811      	ldr	r0, [pc, #68]	@ (8001498 <rxon_and_alloff+0x68>)
 8001452:	f005 fd1b 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH4_Pin, GPIO_PIN_SET);
 8001456:	2201      	movs	r2, #1
 8001458:	2110      	movs	r1, #16
 800145a:	480d      	ldr	r0, [pc, #52]	@ (8001490 <rxon_and_alloff+0x60>)
 800145c:	f005 fd16 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH5_Pin, GPIO_PIN_SET);
 8001460:	2201      	movs	r2, #1
 8001462:	2180      	movs	r1, #128	@ 0x80
 8001464:	480c      	ldr	r0, [pc, #48]	@ (8001498 <rxon_and_alloff+0x68>)
 8001466:	f005 fd11 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_SET);
 800146a:	2201      	movs	r2, #1
 800146c:	2108      	movs	r1, #8
 800146e:	4808      	ldr	r0, [pc, #32]	@ (8001490 <rxon_and_alloff+0x60>)
 8001470:	f005 fd0c 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, BIT_EN_Pin, GPIO_PIN_RESET);
 8001474:	2200      	movs	r2, #0
 8001476:	2104      	movs	r1, #4
 8001478:	4805      	ldr	r0, [pc, #20]	@ (8001490 <rxon_and_alloff+0x60>)
 800147a:	f005 fd07 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, FC1_Pin, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOD, FC2_Pin, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOB, FC3_Pin, GPIO_PIN_RESET);
	  */
	    // FC1=L, FC2=L, FC3=L
	    GPIOD->BSRR = (1U << (6 + 16)) | (1U << (14+16));  // PD6, PD14 Low
 800147e:	4b04      	ldr	r3, [pc, #16]	@ (8001490 <rxon_and_alloff+0x60>)
 8001480:	4a06      	ldr	r2, [pc, #24]	@ (800149c <rxon_and_alloff+0x6c>)
 8001482:	619a      	str	r2, [r3, #24]
	    GPIOB->BSRR = (1U << (3 + 16));                      // PB3 Low
 8001484:	4b06      	ldr	r3, [pc, #24]	@ (80014a0 <rxon_and_alloff+0x70>)
 8001486:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800148a:	619a      	str	r2, [r3, #24]
}
 800148c:	bf00      	nop
 800148e:	bd80      	pop	{r7, pc}
 8001490:	58020c00 	.word	0x58020c00
 8001494:	58020000 	.word	0x58020000
 8001498:	58020800 	.word	0x58020800
 800149c:	40400000 	.word	0x40400000
 80014a0:	58020400 	.word	0x58020400

080014a4 <bit_on>:

void bit_on()
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(GPIOD, LED_CH1_Pin, GPIO_PIN_RESET);
 80014a8:	2200      	movs	r2, #0
 80014aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80014ae:	4817      	ldr	r0, [pc, #92]	@ (800150c <bit_on+0x68>)
 80014b0:	f005 fcec 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, LED_CH2_Pin, GPIO_PIN_RESET);
 80014b4:	2200      	movs	r2, #0
 80014b6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014ba:	4815      	ldr	r0, [pc, #84]	@ (8001510 <bit_on+0x6c>)
 80014bc:	f005 fce6 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH3_Pin, GPIO_PIN_RESET);
 80014c0:	2200      	movs	r2, #0
 80014c2:	2140      	movs	r1, #64	@ 0x40
 80014c4:	4813      	ldr	r0, [pc, #76]	@ (8001514 <bit_on+0x70>)
 80014c6:	f005 fce1 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH4_Pin, GPIO_PIN_RESET);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2110      	movs	r1, #16
 80014ce:	480f      	ldr	r0, [pc, #60]	@ (800150c <bit_on+0x68>)
 80014d0:	f005 fcdc 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, LED_CH5_Pin, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	2180      	movs	r1, #128	@ 0x80
 80014d8:	480e      	ldr	r0, [pc, #56]	@ (8001514 <bit_on+0x70>)
 80014da:	f005 fcd7 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_RESET);
 80014de:	2200      	movs	r2, #0
 80014e0:	2108      	movs	r1, #8
 80014e2:	480a      	ldr	r0, [pc, #40]	@ (800150c <bit_on+0x68>)
 80014e4:	f005 fcd2 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, BIT_EN_Pin, GPIO_PIN_SET);
 80014e8:	2201      	movs	r2, #1
 80014ea:	2104      	movs	r1, #4
 80014ec:	4807      	ldr	r0, [pc, #28]	@ (800150c <bit_on+0x68>)
 80014ee:	f005 fccd 	bl	8006e8c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOD, FC1_Pin, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOD, FC2_Pin, GPIO_PIN_RESET);
	  HAL_GPIO_WritePin(GPIOB, FC3_Pin, GPIO_PIN_RESET);
	  */
	    // FC1=L, FC2=L, FC3=L, BIT_EN=H
	    GPIOD->BSRR = (1U << (6 + 16)) | (1U << (14+16));  // PD6, PD14 Low
 80014f2:	4b06      	ldr	r3, [pc, #24]	@ (800150c <bit_on+0x68>)
 80014f4:	4a08      	ldr	r2, [pc, #32]	@ (8001518 <bit_on+0x74>)
 80014f6:	619a      	str	r2, [r3, #24]
	    GPIOB->BSRR = (1U << (3 + 16));                      // PB3 Low
 80014f8:	4b08      	ldr	r3, [pc, #32]	@ (800151c <bit_on+0x78>)
 80014fa:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80014fe:	619a      	str	r2, [r3, #24]
	    GPIOB->BSRR = (1U << BIT_EN_Pin);                    // BIT_EN High
 8001500:	4b06      	ldr	r3, [pc, #24]	@ (800151c <bit_on+0x78>)
 8001502:	2210      	movs	r2, #16
 8001504:	619a      	str	r2, [r3, #24]
}
 8001506:	bf00      	nop
 8001508:	bd80      	pop	{r7, pc}
 800150a:	bf00      	nop
 800150c:	58020c00 	.word	0x58020c00
 8001510:	58020000 	.word	0x58020000
 8001514:	58020800 	.word	0x58020800
 8001518:	40400000 	.word	0x40400000
 800151c:	58020400 	.word	0x58020400

08001520 <ch_timing_measure>:

volatile uint32_t awd_ticks = 0;
volatile uint8_t awd_flag = 0;

void ch_timing_measure(int ch)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]

    //printf("Hello World");
	 //ADC1_AWD_Config_Code(3.3f, 1.6f);
    //printf("Hello World");
	 HAL_Delay(200);
 8001528:	20c8      	movs	r0, #200	@ 0xc8
 800152a:	f002 fb2b 	bl	8003b84 <HAL_Delay>
    awd_flag = 0;
 800152e:	4b1e      	ldr	r3, [pc, #120]	@ (80015a8 <ch_timing_measure+0x88>)
 8001530:	2200      	movs	r2, #0
 8001532:	701a      	strb	r2, [r3, #0]
    DWT->CYCCNT = 0;     // 기준을 0으로 리셋
 8001534:	4b1d      	ldr	r3, [pc, #116]	@ (80015ac <ch_timing_measure+0x8c>)
 8001536:	2200      	movs	r2, #0
 8001538:	605a      	str	r2, [r3, #4]

    if(ch == 1)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2b01      	cmp	r3, #1
 800153e:	d102      	bne.n	8001546 <ch_timing_measure+0x26>
    {
    	ch1_on();
 8001540:	f7ff fe1c 	bl	800117c <ch1_on>
 8001544:	e01c      	b.n	8001580 <ch_timing_measure+0x60>
    }else if(ch == 2)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2b02      	cmp	r3, #2
 800154a:	d102      	bne.n	8001552 <ch_timing_measure+0x32>
    {
    	ch2_on();
 800154c:	f7ff fe4e 	bl	80011ec <ch2_on>
 8001550:	e016      	b.n	8001580 <ch_timing_measure+0x60>
    }else if(ch == 3)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	2b03      	cmp	r3, #3
 8001556:	d102      	bne.n	800155e <ch_timing_measure+0x3e>
    {
    	ch3_on();
 8001558:	f7ff fe82 	bl	8001260 <ch3_on>
 800155c:	e010      	b.n	8001580 <ch_timing_measure+0x60>
    }else if(ch == 4)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	2b04      	cmp	r3, #4
 8001562:	d102      	bne.n	800156a <ch_timing_measure+0x4a>
    {
    	ch4_on();
 8001564:	f7ff feb6 	bl	80012d4 <ch4_on>
 8001568:	e00a      	b.n	8001580 <ch_timing_measure+0x60>
    }else if(ch == 5)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2b05      	cmp	r3, #5
 800156e:	d102      	bne.n	8001576 <ch_timing_measure+0x56>
    {
    	ch5_on();
 8001570:	f7ff feea 	bl	8001348 <ch5_on>
 8001574:	e004      	b.n	8001580 <ch_timing_measure+0x60>
    }else if(ch == 6)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b06      	cmp	r3, #6
 800157a:	d101      	bne.n	8001580 <ch_timing_measure+0x60>
    {
    	ch6_on();
 800157c:	f7ff ff1e 	bl	80013bc <ch6_on>
    // AWD가 트리거 될 때까지 대기
    // printf("Hello World");
    // while (!awd_flag);
    //printf("AWD configured on ADC1_IN16, High=%u (%.2f V)\r\n", 0.0, 0.0);

    float delay_us = (awd_ticks / 400.0f);  // 400MHz = 2.5ns per tick
 8001580:	4b0b      	ldr	r3, [pc, #44]	@ (80015b0 <ch_timing_measure+0x90>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	ee07 3a90 	vmov	s15, r3
 8001588:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800158c:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80015b4 <ch_timing_measure+0x94>
 8001590:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001594:	edc7 7a03 	vstr	s15, [r7, #12]
    // printf("[CH6] Delay = %.3f us\r\n", delay_us);
    peakFreq = delay_us;
 8001598:	4a07      	ldr	r2, [pc, #28]	@ (80015b8 <ch_timing_measure+0x98>)
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	6013      	str	r3, [r2, #0]
}
 800159e:	bf00      	nop
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	24002a98 	.word	0x24002a98
 80015ac:	e0001000 	.word	0xe0001000
 80015b0:	24002a94 	.word	0x24002a94
 80015b4:	43c80000 	.word	0x43c80000
 80015b8:	24002590 	.word	0x24002590

080015bc <rtsLock>:
	*/

}

void rtsLock(int id, int onoff) // 0 for unlock, 1 for lock
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
 80015c4:	6039      	str	r1, [r7, #0]
			HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN2, GPIO_PIN_SET);
		}

	}
	*/
}
 80015c6:	bf00      	nop
 80015c8:	370c      	adds	r7, #12
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
	...

080015d4 <std_rs485_rxGetId>:
}

#define IDLOC 0

U8 std_rs485_rxGetId(int i )
{
 80015d4:	b480      	push	{r7}
 80015d6:	b083      	sub	sp, #12
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
	///////////////////////////////////////////
	// ID check
	if(RxSize > IDLOC+i) {
 80015dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001608 <std_rs485_rxGetId+0x34>)
 80015de:	881b      	ldrh	r3, [r3, #0]
 80015e0:	461a      	mov	r2, r3
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	4293      	cmp	r3, r2
 80015e6:	da08      	bge.n	80015fa <std_rs485_rxGetId+0x26>
		RxID = RxData[IDLOC+i];
 80015e8:	4a08      	ldr	r2, [pc, #32]	@ (800160c <std_rs485_rxGetId+0x38>)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	4413      	add	r3, r2
 80015ee:	781a      	ldrb	r2, [r3, #0]
 80015f0:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <std_rs485_rxGetId+0x3c>)
 80015f2:	701a      	strb	r2, [r3, #0]
		return RxID;
 80015f4:	4b06      	ldr	r3, [pc, #24]	@ (8001610 <std_rs485_rxGetId+0x3c>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	e000      	b.n	80015fc <std_rs485_rxGetId+0x28>
	} else {
		return 0;
 80015fa:	2300      	movs	r3, #0
	}
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	370c      	adds	r7, #12
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	240027b6 	.word	0x240027b6
 800160c:	240025b4 	.word	0x240025b4
 8001610:	240027bd 	.word	0x240027bd

08001614 <x68_rxCrcCheck8>:
}

/// for RS485 STANDARD CRC procedure //////////////////
#include"std_rs485_func.h"

U8 x68_rxCrcCheck8(U8 len, int idx) {
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	6039      	str	r1, [r7, #0]
 800161e:	71fb      	strb	r3, [r7, #7]
	U8 crcRslt = 0xFF;
 8001620:	23ff      	movs	r3, #255	@ 0xff
 8001622:	73fb      	strb	r3, [r7, #15]

	crcRslt = crc8(RxData +idx+1, len-1);			//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, maxavgval);
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	3301      	adds	r3, #1
 8001628:	4a0c      	ldr	r2, [pc, #48]	@ (800165c <x68_rxCrcCheck8+0x48>)
 800162a:	441a      	add	r2, r3
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	3b01      	subs	r3, #1
 8001630:	b2db      	uxtb	r3, r3
 8001632:	4619      	mov	r1, r3
 8001634:	4610      	mov	r0, r2
 8001636:	f7ff fd7d 	bl	8001134 <crc8>
 800163a:	4603      	mov	r3, r0
 800163c:	73fb      	strb	r3, [r7, #15]
	//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, 65535);

	// if (crcRslt == RxData[RxSize - 2]) { // only for id#1
	if (crcRslt == RxData[idx+len]) {
 800163e:	79fa      	ldrb	r2, [r7, #7]
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	4413      	add	r3, r2
 8001644:	4a05      	ldr	r2, [pc, #20]	@ (800165c <x68_rxCrcCheck8+0x48>)
 8001646:	5cd3      	ldrb	r3, [r2, r3]
 8001648:	7bfa      	ldrb	r2, [r7, #15]
 800164a:	429a      	cmp	r2, r3
 800164c:	d101      	bne.n	8001652 <x68_rxCrcCheck8+0x3e>
		return crcRslt;
 800164e:	7bfb      	ldrb	r3, [r7, #15]
 8001650:	e000      	b.n	8001654 <x68_rxCrcCheck8+0x40>
	} else
		return 0;
 8001652:	2300      	movs	r3, #0
}
 8001654:	4618      	mov	r0, r3
 8001656:	3710      	adds	r7, #16
 8001658:	46bd      	mov	sp, r7
 800165a:	bd80      	pop	{r7, pc}
 800165c:	240025b4 	.word	0x240025b4

08001660 <x68_txProcess>:

	//HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET);

}

void x68_txProcess() {
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
   	   HAL_GPIO_WritePin(RTSCTL_PORT, RTSCTL_PIN1, GPIO_PIN_RESET);
   	   DWT_Delay_us(100);*/

	// NAND gate check if all pin is HIGH ( unlock = idle )

	int txChecker = 0;
 8001666:	2300      	movs	r3, #0
 8001668:	607b      	str	r3, [r7, #4]
	if(myID > 0)
 800166a:	4b24      	ldr	r3, [pc, #144]	@ (80016fc <x68_txProcess+0x9c>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d014      	beq.n	800169c <x68_txProcess+0x3c>
	{
		do
		{
			txChecker = 0;
 8001672:	2300      	movs	r3, #0
 8001674:	607b      	str	r3, [r7, #4]
			for(int i=0; 10000>i; i++)
 8001676:	2300      	movs	r3, #0
 8001678:	603b      	str	r3, [r7, #0]
 800167a:	e007      	b.n	800168c <x68_txProcess+0x2c>
			{
				DWT_Delay_us(1);
 800167c:	2001      	movs	r0, #1
 800167e:	f7ff fa81 	bl	8000b84 <DWT_Delay_us>
					txChecker = 1;
				} else {
					txChecker = 0;
				}
				*/
				txChecker = 0;
 8001682:	2300      	movs	r3, #0
 8001684:	607b      	str	r3, [r7, #4]
			for(int i=0; 10000>i; i++)
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	3301      	adds	r3, #1
 800168a:	603b      	str	r3, [r7, #0]
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001692:	4293      	cmp	r3, r2
 8001694:	ddf2      	ble.n	800167c <x68_txProcess+0x1c>
			}
		} while ( txChecker == 1 );
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b01      	cmp	r3, #1
 800169a:	d0ea      	beq.n	8001672 <x68_txProcess+0x12>
	}


	if(myID > 0)
 800169c:	4b17      	ldr	r3, [pc, #92]	@ (80016fc <x68_txProcess+0x9c>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d005      	beq.n	80016b0 <x68_txProcess+0x50>
	{
		rtsLock(myID, 1); // lock for myID xfer
 80016a4:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <x68_txProcess+0x9c>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2101      	movs	r1, #1
 80016aa:	4618      	mov	r0, r3
 80016ac:	f7ff ff86 	bl	80015bc <rtsLock>
		//HAL_Delay(3);
	}

	HAL_GPIO_WritePin(TXENABLE_PORT, TXENABLE_PIN, GPIO_PIN_SET);
 80016b0:	2201      	movs	r2, #1
 80016b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016b6:	4812      	ldr	r0, [pc, #72]	@ (8001700 <x68_txProcess+0xa0>)
 80016b8:	f005 fbe8 	bl	8006e8c <HAL_GPIO_WritePin>
	HAL_Delay(3);
 80016bc:	2003      	movs	r0, #3
 80016be:	f002 fa61 	bl	8003b84 <HAL_Delay>
	//DWT_Delay_us(100);
	HAL_UART_Transmit(&huart1, (uint8_t *) (&TxData), TxLen + 1, 100);
 80016c2:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <x68_txProcess+0xa4>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	3301      	adds	r3, #1
 80016c8:	b29a      	uxth	r2, r3
 80016ca:	2364      	movs	r3, #100	@ 0x64
 80016cc:	490e      	ldr	r1, [pc, #56]	@ (8001708 <x68_txProcess+0xa8>)
 80016ce:	480f      	ldr	r0, [pc, #60]	@ (800170c <x68_txProcess+0xac>)
 80016d0:	f009 fd54 	bl	800b17c <HAL_UART_Transmit>

	HAL_GPIO_WritePin(TXENABLE_PORT, TXENABLE_PIN, GPIO_PIN_RESET);
 80016d4:	2200      	movs	r2, #0
 80016d6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80016da:	4809      	ldr	r0, [pc, #36]	@ (8001700 <x68_txProcess+0xa0>)
 80016dc:	f005 fbd6 	bl	8006e8c <HAL_GPIO_WritePin>

	if(myID > 0)
 80016e0:	4b06      	ldr	r3, [pc, #24]	@ (80016fc <x68_txProcess+0x9c>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d005      	beq.n	80016f4 <x68_txProcess+0x94>
	{
		rtsLock(myID, 0); // unlock for other ID xfer
 80016e8:	4b04      	ldr	r3, [pc, #16]	@ (80016fc <x68_txProcess+0x9c>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2100      	movs	r1, #0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff ff64 	bl	80015bc <rtsLock>
	}

}
 80016f4:	bf00      	nop
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	240002e4 	.word	0x240002e4
 8001700:	58020000 	.word	0x58020000
 8001704:	240027bc 	.word	0x240027bc
 8001708:	240026b4 	.word	0x240026b4
 800170c:	2400052c 	.word	0x2400052c

08001710 <x68_txFreq>:
//////////////////////////////////////////////////////////////////
// sending data format
// 0x68, 0xLN, 0xID, 0xFn(88),
// 0xCH 0xAABBCC

void x68_txFreq(U8 ch, float val) {
 8001710:	b580      	push	{r7, lr}
 8001712:	b088      	sub	sp, #32
 8001714:	af02      	add	r7, sp, #8
 8001716:	4603      	mov	r3, r0
 8001718:	ed87 0a00 	vstr	s0, [r7]
 800171c:	71fb      	strb	r3, [r7, #7]
	TxData[0] = 0x68;
 800171e:	4b27      	ldr	r3, [pc, #156]	@ (80017bc <x68_txFreq+0xac>)
 8001720:	2268      	movs	r2, #104	@ 0x68
 8001722:	701a      	strb	r2, [r3, #0]
	TxData[1] = 0x08;
 8001724:	4b25      	ldr	r3, [pc, #148]	@ (80017bc <x68_txFreq+0xac>)
 8001726:	2208      	movs	r2, #8
 8001728:	705a      	strb	r2, [r3, #1]
	TxData[2] = myID;
 800172a:	4b25      	ldr	r3, [pc, #148]	@ (80017c0 <x68_txFreq+0xb0>)
 800172c:	781a      	ldrb	r2, [r3, #0]
 800172e:	4b23      	ldr	r3, [pc, #140]	@ (80017bc <x68_txFreq+0xac>)
 8001730:	709a      	strb	r2, [r3, #2]
	TxData[3] = FnCode | 0x80;
 8001732:	4b24      	ldr	r3, [pc, #144]	@ (80017c4 <x68_txFreq+0xb4>)
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800173a:	b2da      	uxtb	r2, r3
 800173c:	4b1f      	ldr	r3, [pc, #124]	@ (80017bc <x68_txFreq+0xac>)
 800173e:	70da      	strb	r2, [r3, #3]
	TxData[4] =  ch;
 8001740:	4a1e      	ldr	r2, [pc, #120]	@ (80017bc <x68_txFreq+0xac>)
 8001742:	79fb      	ldrb	r3, [r7, #7]
 8001744:	7113      	strb	r3, [r2, #4]
	char freqbuf[9];

	snprintf(freqbuf, 8, "%+07.02f", val);
 8001746:	edd7 7a00 	vldr	s15, [r7]
 800174a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800174e:	f107 030c 	add.w	r3, r7, #12
 8001752:	ed8d 7b00 	vstr	d7, [sp]
 8001756:	4a1c      	ldr	r2, [pc, #112]	@ (80017c8 <x68_txFreq+0xb8>)
 8001758:	2108      	movs	r1, #8
 800175a:	4618      	mov	r0, r3
 800175c:	f00d f8e6 	bl	800e92c <sniprintf>

	TxData[5] = (freqbuf[1] - 0x30); // XA
 8001760:	7b7b      	ldrb	r3, [r7, #13]
 8001762:	3b30      	subs	r3, #48	@ 0x30
 8001764:	b2da      	uxtb	r2, r3
 8001766:	4b15      	ldr	r3, [pc, #84]	@ (80017bc <x68_txFreq+0xac>)
 8001768:	715a      	strb	r2, [r3, #5]
	TxData[6] = (freqbuf[2] - 0x30) << 4 | (freqbuf[3] - 0x30); //BB
 800176a:	7bbb      	ldrb	r3, [r7, #14]
 800176c:	3b30      	subs	r3, #48	@ 0x30
 800176e:	b25b      	sxtb	r3, r3
 8001770:	011b      	lsls	r3, r3, #4
 8001772:	b25a      	sxtb	r2, r3
 8001774:	7bfb      	ldrb	r3, [r7, #15]
 8001776:	3b30      	subs	r3, #48	@ 0x30
 8001778:	b2db      	uxtb	r3, r3
 800177a:	b25b      	sxtb	r3, r3
 800177c:	4313      	orrs	r3, r2
 800177e:	b25b      	sxtb	r3, r3
 8001780:	b2da      	uxtb	r2, r3
 8001782:	4b0e      	ldr	r3, [pc, #56]	@ (80017bc <x68_txFreq+0xac>)
 8001784:	719a      	strb	r2, [r3, #6]
	TxData[7] = (freqbuf[5] - 0x30) << 4 | (freqbuf[6] - 0x30); // .CC
 8001786:	7c7b      	ldrb	r3, [r7, #17]
 8001788:	3b30      	subs	r3, #48	@ 0x30
 800178a:	b25b      	sxtb	r3, r3
 800178c:	011b      	lsls	r3, r3, #4
 800178e:	b25a      	sxtb	r2, r3
 8001790:	7cbb      	ldrb	r3, [r7, #18]
 8001792:	3b30      	subs	r3, #48	@ 0x30
 8001794:	b2db      	uxtb	r3, r3
 8001796:	b25b      	sxtb	r3, r3
 8001798:	4313      	orrs	r3, r2
 800179a:	b25b      	sxtb	r3, r3
 800179c:	b2da      	uxtb	r2, r3
 800179e:	4b07      	ldr	r3, [pc, #28]	@ (80017bc <x68_txFreq+0xac>)
 80017a0:	71da      	strb	r2, [r3, #7]

	TxData[8] = crc8(TxData + 1, 0x08 - 1);
 80017a2:	4b0a      	ldr	r3, [pc, #40]	@ (80017cc <x68_txFreq+0xbc>)
 80017a4:	2107      	movs	r1, #7
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff fcc4 	bl	8001134 <crc8>
 80017ac:	4603      	mov	r3, r0
 80017ae:	461a      	mov	r2, r3
 80017b0:	4b02      	ldr	r3, [pc, #8]	@ (80017bc <x68_txFreq+0xac>)
 80017b2:	721a      	strb	r2, [r3, #8]
}			//HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1,	DAC_ALIGN_12B_R, maxavgval);
 80017b4:	bf00      	nop
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	240026b4 	.word	0x240026b4
 80017c0:	240002e4 	.word	0x240002e4
 80017c4:	240027be 	.word	0x240027be
 80017c8:	08012040 	.word	0x08012040
 80017cc:	240026b5 	.word	0x240026b5

080017d0 <x68_txEcho>:
	TxData[4] =  val; // for dummy data or id for future use
	TxData[5] = crc8(TxData + 1, 0x05 - 1);
}


void x68_txEcho(U8 val) {
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	71fb      	strb	r3, [r7, #7]
	TxData[0] = 0x68;
 80017da:	4b10      	ldr	r3, [pc, #64]	@ (800181c <x68_txEcho+0x4c>)
 80017dc:	2268      	movs	r2, #104	@ 0x68
 80017de:	701a      	strb	r2, [r3, #0]
	TxData[1] = 0x05;
 80017e0:	4b0e      	ldr	r3, [pc, #56]	@ (800181c <x68_txEcho+0x4c>)
 80017e2:	2205      	movs	r2, #5
 80017e4:	705a      	strb	r2, [r3, #1]
	TxData[2] = myID;
 80017e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001820 <x68_txEcho+0x50>)
 80017e8:	781a      	ldrb	r2, [r3, #0]
 80017ea:	4b0c      	ldr	r3, [pc, #48]	@ (800181c <x68_txEcho+0x4c>)
 80017ec:	709a      	strb	r2, [r3, #2]
	TxData[3] = FnCode | 0x80;
 80017ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001824 <x68_txEcho+0x54>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	4b08      	ldr	r3, [pc, #32]	@ (800181c <x68_txEcho+0x4c>)
 80017fa:	70da      	strb	r2, [r3, #3]
	TxData[4] =  val; // for dummy data or id for future use
 80017fc:	4a07      	ldr	r2, [pc, #28]	@ (800181c <x68_txEcho+0x4c>)
 80017fe:	79fb      	ldrb	r3, [r7, #7]
 8001800:	7113      	strb	r3, [r2, #4]
	TxData[5] = crc8(TxData + 1, 0x05 - 1);
 8001802:	4b09      	ldr	r3, [pc, #36]	@ (8001828 <x68_txEcho+0x58>)
 8001804:	2104      	movs	r1, #4
 8001806:	4618      	mov	r0, r3
 8001808:	f7ff fc94 	bl	8001134 <crc8>
 800180c:	4603      	mov	r3, r0
 800180e:	461a      	mov	r2, r3
 8001810:	4b02      	ldr	r3, [pc, #8]	@ (800181c <x68_txEcho+0x4c>)
 8001812:	715a      	strb	r2, [r3, #5]
}
 8001814:	bf00      	nop
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	240026b4 	.word	0x240026b4
 8001820:	240002e4 	.word	0x240002e4
 8001824:	240027be 	.word	0x240027be
 8001828:	240026b5 	.word	0x240026b5
 800182c:	00000000 	.word	0x00000000

08001830 <HMC832_SetFractFrequency1>:
#define SPI_WRITE_BIT_POS   31
// -------------------------------------
// PLL 주파수 설정 함수
// -------------------------------------
void HMC832_SetFractFrequency1(double fout, double us)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b094      	sub	sp, #80	@ 0x50
 8001834:	af00      	add	r7, sp, #0
 8001836:	ed87 0b02 	vstr	d0, [r7, #8]
 800183a:	ed87 1b00 	vstr	d1, [r7]

    unsigned char outdivider, rdivider=1, kval;
 800183e:	2301      	movs	r3, #1
 8001840:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    unsigned int reg02, reg03, reg04, prereg03;
    unsigned int fpd, fxtal, nFRACT, nINT;
    float nTOT;
    U8 anaCal;
    U8 *anaCalPtr= &anaCal;
 8001844:	f107 0317 	add.w	r3, r7, #23
 8001848:	63bb      	str	r3, [r7, #56]	@ 0x38
    reg02 = rdivider;
 800184a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800184e:	637b      	str	r3, [r7, #52]	@ 0x34
    kval = 0x01;
 8001850:	2301      	movs	r3, #1
 8001852:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    float d_min_ideal = VCO_MIN_FREQ_MHZ / (fout/1e6);
 8001856:	ed97 7b02 	vldr	d7, [r7, #8]
 800185a:	ed9f 5b6d 	vldr	d5, [pc, #436]	@ 8001a10 <HMC832_SetFractFrequency1+0x1e0>
 800185e:	ee87 6b05 	vdiv.f64	d6, d7, d5
 8001862:	ed9f 5b6d 	vldr	d5, [pc, #436]	@ 8001a18 <HMC832_SetFractFrequency1+0x1e8>
 8001866:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800186a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800186e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
			}
		}
	}
	*/

	if (fout/1e6 >= VCO_MIN_FREQ_MHZ && fout/1e6 <= VCO_MAX_FREQ_MHZ) {
 8001872:	ed97 6b02 	vldr	d6, [r7, #8]
 8001876:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8001a10 <HMC832_SetFractFrequency1+0x1e0>
 800187a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800187e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8001a18 <HMC832_SetFractFrequency1+0x1e8>
 8001882:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001886:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188a:	db10      	blt.n	80018ae <HMC832_SetFractFrequency1+0x7e>
 800188c:	ed97 6b02 	vldr	d6, [r7, #8]
 8001890:	ed9f 5b5f 	vldr	d5, [pc, #380]	@ 8001a10 <HMC832_SetFractFrequency1+0x1e0>
 8001894:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001898:	ed9f 6b61 	vldr	d6, [pc, #388]	@ 8001a20 <HMC832_SetFractFrequency1+0x1f0>
 800189c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80018a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018a4:	d803      	bhi.n	80018ae <HMC832_SetFractFrequency1+0x7e>
        kval = 1;
 80018a6:	2301      	movs	r3, #1
 80018a8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 80018ac:	e01f      	b.n	80018ee <HMC832_SetFractFrequency1+0xbe>
    } else {
        // D=2, 4, 6, ..., 62 케이스 확인
        for (int i = 1; i <= 31; i++) {
 80018ae:	2301      	movs	r3, #1
 80018b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80018b2:	e019      	b.n	80018e8 <HMC832_SetFractFrequency1+0xb8>
            uint8_t current_D = (uint8_t)(i * 2); // 2, 4, 6, ..., 62
 80018b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            if ((float)current_D >= d_min_ideal) {
 80018be:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018c2:	ee07 3a90 	vmov	s15, r3
 80018c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80018ca:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80018ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d6:	d804      	bhi.n	80018e2 <HMC832_SetFractFrequency1+0xb2>
                kval = current_D;
 80018d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80018dc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                break;
 80018e0:	e005      	b.n	80018ee <HMC832_SetFractFrequency1+0xbe>
        for (int i = 1; i <= 31; i++) {
 80018e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018e4:	3301      	adds	r3, #1
 80018e6:	647b      	str	r3, [r7, #68]	@ 0x44
 80018e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80018ea:	2b1f      	cmp	r3, #31
 80018ec:	dde2      	ble.n	80018b4 <HMC832_SetFractFrequency1+0x84>
            }
        }
    }

	outdivider = kval * rdivider; //2x1=16
 80018ee:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80018f2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80018f6:	fb12 f303 	smulbb	r3, r2, r3
 80018fa:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	fxtal = 16e6;
 80018fe:	4b4c      	ldr	r3, [pc, #304]	@ (8001a30 <HMC832_SetFractFrequency1+0x200>)
 8001900:	62bb      	str	r3, [r7, #40]	@ 0x28
	fpd = fxtal / rdivider; // 2,000,000
 8001902:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001906:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001908:	fbb2 f3f3 	udiv	r3, r2, r3
 800190c:	627b      	str	r3, [r7, #36]	@ 0x24
	// fgcdmin = fpd / pow(2, 14);

	nTOT = fout * kval / fpd;
 800190e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001912:	ee07 3a90 	vmov	s15, r3
 8001916:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 800191a:	ed97 7b02 	vldr	d7, [r7, #8]
 800191e:	ee26 5b07 	vmul.f64	d5, d6, d7
 8001922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001924:	ee07 3a90 	vmov	s15, r3
 8001928:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 800192c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001930:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001934:	edc7 7a08 	vstr	s15, [r7, #32]

	reg02 = rdivider;
 8001938:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800193c:	637b      	str	r3, [r7, #52]	@ 0x34
    reg03 = floor(nTOT);
 800193e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001942:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001946:	eeb0 0b47 	vmov.f64	d0, d7
 800194a:	f010 faf1 	bl	8011f30 <floor>
 800194e:	eeb0 7b40 	vmov.f64	d7, d0
 8001952:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001956:	ee17 3a90 	vmov	r3, s15
 800195a:	61fb      	str	r3, [r7, #28]
    nFRACT =   (unsigned int)(nTOT-reg03)*pow(2,24);
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	ee07 3a90 	vmov	s15, r3
 8001962:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001966:	ed97 7a08 	vldr	s14, [r7, #32]
 800196a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800196e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001972:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8001976:	ed9f 6b2c 	vldr	d6, [pc, #176]	@ 8001a28 <HMC832_SetFractFrequency1+0x1f8>
 800197a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800197e:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001982:	ee17 3a90 	vmov	r3, s15
 8001986:	61bb      	str	r3, [r7, #24]
    if (nFRACT > 20 ) {
 8001988:	69bb      	ldr	r3, [r7, #24]
 800198a:	2b14      	cmp	r3, #20
 800198c:	d902      	bls.n	8001994 <HMC832_SetFractFrequency1+0x164>
    	reg04 = nFRACT;
 800198e:	69bb      	ldr	r3, [r7, #24]
 8001990:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001992:	e001      	b.n	8001998 <HMC832_SetFractFrequency1+0x168>
    }
    else {
    	reg04 = 20;
 8001994:	2314      	movs	r3, #20
 8001996:	64bb      	str	r3, [r7, #72]	@ 0x48
    }
	setFractVals[0] = reg02;
 8001998:	4a26      	ldr	r2, [pc, #152]	@ (8001a34 <HMC832_SetFractFrequency1+0x204>)
 800199a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800199c:	6013      	str	r3, [r2, #0]
	setFractVals[1] = reg03;
 800199e:	4a25      	ldr	r2, [pc, #148]	@ (8001a34 <HMC832_SetFractFrequency1+0x204>)
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	6053      	str	r3, [r2, #4]
	setFractVals[2] = reg04;
 80019a4:	4a23      	ldr	r2, [pc, #140]	@ (8001a34 <HMC832_SetFractFrequency1+0x204>)
 80019a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80019a8:	6093      	str	r3, [r2, #8]


    // printf("write 0x%02x, 0x%06x,  \n\n", 0x03, reg03);
    // printf("write 0x%02x, 0x%06x,  \n\n", 0x04, reg04);

	for (int j = 0; j < 3; j++) {
 80019aa:	2300      	movs	r3, #0
 80019ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80019ae:	e016      	b.n	80019de <HMC832_SetFractFrequency1+0x1ae>
		HMC832_writeReg(setFractRegs[j], setFractVals[j]);
 80019b0:	4a21      	ldr	r2, [pc, #132]	@ (8001a38 <HMC832_SetFractFrequency1+0x208>)
 80019b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019b4:	4413      	add	r3, r2
 80019b6:	781a      	ldrb	r2, [r3, #0]
 80019b8:	491e      	ldr	r1, [pc, #120]	@ (8001a34 <HMC832_SetFractFrequency1+0x204>)
 80019ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019bc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80019c0:	4619      	mov	r1, r3
 80019c2:	4610      	mov	r0, r2
 80019c4:	f7ff f902 	bl	8000bcc <HMC832_writeReg>
    	HAL_Delay(us);
 80019c8:	ed97 7b00 	vldr	d7, [r7]
 80019cc:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80019d0:	ee17 0a90 	vmov	r0, s15
 80019d4:	f002 f8d6 	bl	8003b84 <HAL_Delay>
	for (int j = 0; j < 3; j++) {
 80019d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019da:	3301      	adds	r3, #1
 80019dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80019de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	dde5      	ble.n	80019b0 <HMC832_SetFractFrequency1+0x180>
	}
	HMC832_vspiWriteReg(0x05, 0x02, kval);
 80019e4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80019e8:	461a      	mov	r2, r3
 80019ea:	2102      	movs	r1, #2
 80019ec:	2005      	movs	r0, #5
 80019ee:	f7ff f923 	bl	8000c38 <HMC832_vspiWriteReg>
    HAL_Delay(us);
 80019f2:	ed97 7b00 	vldr	d7, [r7]
 80019f6:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80019fa:	ee17 0a90 	vmov	r0, s15
 80019fe:	f002 f8c1 	bl	8003b84 <HAL_Delay>
}
 8001a02:	bf00      	nop
 8001a04:	3750      	adds	r7, #80	@ 0x50
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	f3af 8000 	nop.w
 8001a10:	00000000 	.word	0x00000000
 8001a14:	412e8480 	.word	0x412e8480
 8001a18:	00000000 	.word	0x00000000
 8001a1c:	40977000 	.word	0x40977000
 8001a20:	00000000 	.word	0x00000000
 8001a24:	40a77000 	.word	0x40a77000
 8001a28:	00000000 	.word	0x00000000
 8001a2c:	41700000 	.word	0x41700000
 8001a30:	00f42400 	.word	0x00f42400
 8001a34:	240002f4 	.word	0x240002f4
 8001a38:	240000e8 	.word	0x240000e8

08001a3c <rfSensing>:

}

// 고정 주파수 테스트
void rfSensing( U8 ch, float stfrequency, float spfrequency)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b088      	sub	sp, #32
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	4603      	mov	r3, r0
 8001a44:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a48:	edc7 0a01 	vstr	s1, [r7, #4]
 8001a4c:	73fb      	strb	r3, [r7, #15]

	peakFreq = 0.0;
 8001a4e:	4b9c      	ldr	r3, [pc, #624]	@ (8001cc0 <rfSensing+0x284>)
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
	peakVal = 0;
 8001a56:	4b9b      	ldr	r3, [pc, #620]	@ (8001cc4 <rfSensing+0x288>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	801a      	strh	r2, [r3, #0]
	/// get max frequency
	maxfreqval = 0;
 8001a5c:	4b9a      	ldr	r3, [pc, #616]	@ (8001cc8 <rfSensing+0x28c>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	601a      	str	r2, [r3, #0]
	maxfreqidx = 0;
 8001a62:	4b9a      	ldr	r3, [pc, #616]	@ (8001ccc <rfSensing+0x290>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
	uint32_t tempEdge=0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	613b      	str	r3, [r7, #16]
	// uint32_t Rdivider = 2000;

	// mass data handling
	valIndex = 0;
 8001a6c:	4b98      	ldr	r3, [pc, #608]	@ (8001cd0 <rfSensing+0x294>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	601a      	str	r2, [r3, #0]
	// end of mass datahandling


	// atten level adjust
	maxSensVal[ch] = 0;
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
 8001a74:	4a97      	ldr	r2, [pc, #604]	@ (8001cd4 <rfSensing+0x298>)
 8001a76:	2100      	movs	r1, #0
 8001a78:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


	// initialize variables //
	for(int i=0; MAXINDX>i; i++)
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	61fb      	str	r3, [r7, #28]
 8001a80:	e007      	b.n	8001a92 <rfSensing+0x56>
	{
		anaValTot[i]=0;
 8001a82:	4a95      	ldr	r2, [pc, #596]	@ (8001cd8 <rfSensing+0x29c>)
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	2100      	movs	r1, #0
 8001a88:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i=0; MAXINDX>i; i++)
 8001a8c:	69fb      	ldr	r3, [r7, #28]
 8001a8e:	3301      	adds	r3, #1
 8001a90:	61fb      	str	r3, [r7, #28]
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001a98:	dbf3      	blt.n	8001a82 <rfSensing+0x46>
	}

	if (spfrequency - stfrequency > 5) {
 8001a9a:	ed97 7a01 	vldr	s14, [r7, #4]
 8001a9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001aa2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001aa6:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001aaa:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ab2:	dd02      	ble.n	8001aba <rfSensing+0x7e>
		tempEdge = 16;
 8001ab4:	2310      	movs	r3, #16
 8001ab6:	613b      	str	r3, [r7, #16]
 8001ab8:	e001      	b.n	8001abe <rfSensing+0x82>
	} else {
		tempEdge = 6;
 8001aba:	2306      	movs	r3, #6
 8001abc:	613b      	str	r3, [r7, #16]
	///////////////////// End of Display ////////////////////////

	// /////////////////////////////////////////////////////////
	// get value from RX data frame

	freqstep = (float) ((spfrequency - stfrequency) / division);
 8001abe:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ac2:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ac6:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001aca:	4b84      	ldr	r3, [pc, #528]	@ (8001cdc <rfSensing+0x2a0>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	ee07 3a90 	vmov	s15, r3
 8001ad2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ad6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ada:	4b81      	ldr	r3, [pc, #516]	@ (8001ce0 <rfSensing+0x2a4>)
 8001adc:	edc3 7a00 	vstr	s15, [r3]

	stfreqM = (stfrequency * 1000000);
 8001ae0:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ae4:	ed9f 7a7f 	vldr	s14, [pc, #508]	@ 8001ce4 <rfSensing+0x2a8>
 8001ae8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aec:	4b7e      	ldr	r3, [pc, #504]	@ (8001ce8 <rfSensing+0x2ac>)
 8001aee:	edc3 7a00 	vstr	s15, [r3]
	spfreqM = (spfrequency * 1000000);
 8001af2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001af6:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 8001ce4 <rfSensing+0x2a8>
 8001afa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001afe:	4b7b      	ldr	r3, [pc, #492]	@ (8001cec <rfSensing+0x2b0>)
 8001b00:	edc3 7a00 	vstr	s15, [r3]
	fstepM = ((spfreqM - stfreqM) / division);
 8001b04:	4b79      	ldr	r3, [pc, #484]	@ (8001cec <rfSensing+0x2b0>)
 8001b06:	ed93 7a00 	vldr	s14, [r3]
 8001b0a:	4b77      	ldr	r3, [pc, #476]	@ (8001ce8 <rfSensing+0x2ac>)
 8001b0c:	edd3 7a00 	vldr	s15, [r3]
 8001b10:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001b14:	4b71      	ldr	r3, [pc, #452]	@ (8001cdc <rfSensing+0x2a0>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	ee07 3a90 	vmov	s15, r3
 8001b1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b20:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001b24:	4b72      	ldr	r3, [pc, #456]	@ (8001cf0 <rfSensing+0x2b4>)
 8001b26:	edc3 7a00 	vstr	s15, [r3]

	if (freqstep < 0) {
 8001b2a:	4b6d      	ldr	r3, [pc, #436]	@ (8001ce0 <rfSensing+0x2a4>)
 8001b2c:	edd3 7a00 	vldr	s15, [r3]
 8001b30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b38:	f100 813e 	bmi.w	8001db8 <rfSensing+0x37c>
		return;
	}

	if (spfrequency < 1500.0) {
 8001b3c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b40:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8001cf4 <rfSensing+0x2b8>
 8001b44:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b4c:	d51d      	bpl.n	8001b8a <rfSensing+0x14e>
		for (int i = 62; i >= 2; i -= 2) {
 8001b4e:	233e      	movs	r3, #62	@ 0x3e
 8001b50:	61bb      	str	r3, [r7, #24]
 8001b52:	e017      	b.n	8001b84 <rfSensing+0x148>
			if ((spfrequency * i) < 3000.0) {
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	ee07 3a90 	vmov	s15, r3
 8001b5a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b5e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b66:	ed9f 7a64 	vldr	s14, [pc, #400]	@ 8001cf8 <rfSensing+0x2bc>
 8001b6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b72:	d504      	bpl.n	8001b7e <rfSensing+0x142>
				ndivider = i;
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	b2da      	uxtb	r2, r3
 8001b78:	4b60      	ldr	r3, [pc, #384]	@ (8001cfc <rfSensing+0x2c0>)
 8001b7a:	701a      	strb	r2, [r3, #0]
				break;
 8001b7c:	e005      	b.n	8001b8a <rfSensing+0x14e>
		for (int i = 62; i >= 2; i -= 2) {
 8001b7e:	69bb      	ldr	r3, [r7, #24]
 8001b80:	3b02      	subs	r3, #2
 8001b82:	61bb      	str	r3, [r7, #24]
 8001b84:	69bb      	ldr	r3, [r7, #24]
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	dce4      	bgt.n	8001b54 <rfSensing+0x118>
			}
		}
	}

	SKYSW_RTX_OFF();
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	485c      	ldr	r0, [pc, #368]	@ (8001d00 <rfSensing+0x2c4>)
 8001b90:	f005 f97c 	bl	8006e8c <HAL_GPIO_WritePin>
	F2910_RTX_OFF();
 8001b94:	2200      	movs	r2, #0
 8001b96:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b9a:	485a      	ldr	r0, [pc, #360]	@ (8001d04 <rfSensing+0x2c8>)
 8001b9c:	f005 f976 	bl	8006e8c <HAL_GPIO_WritePin>
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ba6:	4857      	ldr	r0, [pc, #348]	@ (8001d04 <rfSensing+0x2c8>)
 8001ba8:	f005 f970 	bl	8006e8c <HAL_GPIO_WritePin>
 8001bac:	2200      	movs	r2, #0
 8001bae:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bb2:	4854      	ldr	r0, [pc, #336]	@ (8001d04 <rfSensing+0x2c8>)
 8001bb4:	f005 f96a 	bl	8006e8c <HAL_GPIO_WritePin>

   rxon_and_alloff();
 8001bb8:	f7ff fc3a 	bl	8001430 <rxon_and_alloff>

	/////////////////////////// End of RTX H/W Control ////////////////////////////////

	// initialize

	for (int i = 0; i < 45; i++) {
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	617b      	str	r3, [r7, #20]
 8001bc0:	e012      	b.n	8001be8 <rfSensing+0x1ac>
		HMC832_writeReg(initregs[i], initvals[i]);
 8001bc2:	4a51      	ldr	r2, [pc, #324]	@ (8001d08 <rfSensing+0x2cc>)
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	781a      	ldrb	r2, [r3, #0]
 8001bca:	4950      	ldr	r1, [pc, #320]	@ (8001d0c <rfSensing+0x2d0>)
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4610      	mov	r0, r2
 8001bd6:	f7fe fff9 	bl	8000bcc <HMC832_writeReg>
		HAL_Delay(10);
 8001bda:	200a      	movs	r0, #10
 8001bdc:	f001 ffd2 	bl	8003b84 <HAL_Delay>
		//DWT_Delay_us(200);
		__NOP();
 8001be0:	bf00      	nop
	for (int i = 0; i < 45; i++) {
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	3301      	adds	r3, #1
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	2b2c      	cmp	r3, #44	@ 0x2c
 8001bec:	dde9      	ble.n	8001bc2 <rfSensing+0x186>
	}
	initvals[21] = initauto;
 8001bee:	4b48      	ldr	r3, [pc, #288]	@ (8001d10 <rfSensing+0x2d4>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a46      	ldr	r2, [pc, #280]	@ (8001d0c <rfSensing+0x2d0>)
 8001bf4:	6553      	str	r3, [r2, #84]	@ 0x54


	F2910_TX_ON();
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bfc:	4841      	ldr	r0, [pc, #260]	@ (8001d04 <rfSensing+0x2c8>)
 8001bfe:	f005 f945 	bl	8006e8c <HAL_GPIO_WritePin>
 8001c02:	2201      	movs	r2, #1
 8001c04:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c08:	483e      	ldr	r0, [pc, #248]	@ (8001d04 <rfSensing+0x2c8>)
 8001c0a:	f005 f93f 	bl	8006e8c <HAL_GPIO_WritePin>
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c14:	483b      	ldr	r0, [pc, #236]	@ (8001d04 <rfSensing+0x2c8>)
 8001c16:	f005 f939 	bl	8006e8c <HAL_GPIO_WritePin>
	SKYSW_TX_ON();
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	2101      	movs	r1, #1
 8001c1e:	4838      	ldr	r0, [pc, #224]	@ (8001d00 <rfSensing+0x2c4>)
 8001c20:	f005 f934 	bl	8006e8c <HAL_GPIO_WritePin>

	DWT_Delay_us(1);
 8001c24:	2001      	movs	r0, #1
 8001c26:	f7fe ffad 	bl	8000b84 <DWT_Delay_us>

	HMC832_SetFractFrequency1((stfreqM+spfreqM)/2, 1);
 8001c2a:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce8 <rfSensing+0x2ac>)
 8001c2c:	ed93 7a00 	vldr	s14, [r3]
 8001c30:	4b2e      	ldr	r3, [pc, #184]	@ (8001cec <rfSensing+0x2b0>)
 8001c32:	edd3 7a00 	vldr	s15, [r3]
 8001c36:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c3a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001c3e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c42:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001c46:	eeb7 1b00 	vmov.f64	d1, #112	@ 0x3f800000  1.0
 8001c4a:	eeb0 0b47 	vmov.f64	d0, d7
 8001c4e:	f7ff fdef 	bl	8001830 <HMC832_SetFractFrequency1>

	x68_txFreq(1, 111.11);
 8001c52:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8001d14 <rfSensing+0x2d8>
 8001c56:	2001      	movs	r0, #1
 8001c58:	f7ff fd5a 	bl	8001710 <x68_txFreq>
	HAL_Delay(10);
 8001c5c:	200a      	movs	r0, #10
 8001c5e:	f001 ff91 	bl	8003b84 <HAL_Delay>
	x68_txProcess();
 8001c62:	f7ff fcfd 	bl	8001660 <x68_txProcess>
	HAL_Delay(10);
 8001c66:	200a      	movs	r0, #10
 8001c68:	f001 ff8c 	bl	8003b84 <HAL_Delay>

	if(ch == 1) {
 8001c6c:	7bfb      	ldrb	r3, [r7, #15]
 8001c6e:	2b01      	cmp	r3, #1
 8001c70:	d103      	bne.n	8001c7a <rfSensing+0x23e>
    	ch_timing_measure(1);
 8001c72:	2001      	movs	r0, #1
 8001c74:	f7ff fc54 	bl	8001520 <ch_timing_measure>
 8001c78:	e050      	b.n	8001d1c <rfSensing+0x2e0>
	} else if (ch == 2) {
 8001c7a:	7bfb      	ldrb	r3, [r7, #15]
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d103      	bne.n	8001c88 <rfSensing+0x24c>
		ch_timing_measure(2);
 8001c80:	2002      	movs	r0, #2
 8001c82:	f7ff fc4d 	bl	8001520 <ch_timing_measure>
 8001c86:	e049      	b.n	8001d1c <rfSensing+0x2e0>
	} else if ( ch == 3) {
 8001c88:	7bfb      	ldrb	r3, [r7, #15]
 8001c8a:	2b03      	cmp	r3, #3
 8001c8c:	d103      	bne.n	8001c96 <rfSensing+0x25a>
		ch_timing_measure(3);
 8001c8e:	2003      	movs	r0, #3
 8001c90:	f7ff fc46 	bl	8001520 <ch_timing_measure>
 8001c94:	e042      	b.n	8001d1c <rfSensing+0x2e0>
	} else if ( ch == 4 ) {
 8001c96:	7bfb      	ldrb	r3, [r7, #15]
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d103      	bne.n	8001ca4 <rfSensing+0x268>
		ch_timing_measure(4);
 8001c9c:	2004      	movs	r0, #4
 8001c9e:	f7ff fc3f 	bl	8001520 <ch_timing_measure>
 8001ca2:	e03b      	b.n	8001d1c <rfSensing+0x2e0>
	} else if (ch == 5 ) {
 8001ca4:	7bfb      	ldrb	r3, [r7, #15]
 8001ca6:	2b05      	cmp	r3, #5
 8001ca8:	d103      	bne.n	8001cb2 <rfSensing+0x276>
		ch_timing_measure(5);
 8001caa:	2005      	movs	r0, #5
 8001cac:	f7ff fc38 	bl	8001520 <ch_timing_measure>
 8001cb0:	e034      	b.n	8001d1c <rfSensing+0x2e0>
	} else if ( ch == 6 ) {
 8001cb2:	7bfb      	ldrb	r3, [r7, #15]
 8001cb4:	2b06      	cmp	r3, #6
 8001cb6:	d12f      	bne.n	8001d18 <rfSensing+0x2dc>
		ch_timing_measure(6);
 8001cb8:	2006      	movs	r0, #6
 8001cba:	f7ff fc31 	bl	8001520 <ch_timing_measure>
 8001cbe:	e02d      	b.n	8001d1c <rfSensing+0x2e0>
 8001cc0:	24002590 	.word	0x24002590
 8001cc4:	24002594 	.word	0x24002594
 8001cc8:	24002598 	.word	0x24002598
 8001ccc:	2400259c 	.word	0x2400259c
 8001cd0:	240025b0 	.word	0x240025b0
 8001cd4:	24002a2c 	.word	0x24002a2c
 8001cd8:	2400064c 	.word	0x2400064c
 8001cdc:	240025ac 	.word	0x240025ac
 8001ce0:	24002a14 	.word	0x24002a14
 8001ce4:	49742400 	.word	0x49742400
 8001ce8:	24002a1c 	.word	0x24002a1c
 8001cec:	24002a18 	.word	0x24002a18
 8001cf0:	24002a20 	.word	0x24002a20
 8001cf4:	44bb8000 	.word	0x44bb8000
 8001cf8:	453b8000 	.word	0x453b8000
 8001cfc:	240025a0 	.word	0x240025a0
 8001d00:	58020800 	.word	0x58020800
 8001d04:	58020400 	.word	0x58020400
 8001d08:	240000b4 	.word	0x240000b4
 8001d0c:	24000000 	.word	0x24000000
 8001d10:	240000e4 	.word	0x240000e4
 8001d14:	42de3852 	.word	0x42de3852
	} else {
		bit_on();
 8001d18:	f7ff fbc4 	bl	80014a4 <bit_on>
	}
	HAL_Delay(5000);
 8001d1c:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001d20:	f001 ff30 	bl	8003b84 <HAL_Delay>
	rxon_and_alloff();
 8001d24:	f7ff fb84 	bl	8001430 <rxon_and_alloff>

	*/



	SKYSW_RTX_OFF();
 8001d28:	2201      	movs	r2, #1
 8001d2a:	2101      	movs	r1, #1
 8001d2c:	4824      	ldr	r0, [pc, #144]	@ (8001dc0 <rfSensing+0x384>)
 8001d2e:	f005 f8ad 	bl	8006e8c <HAL_GPIO_WritePin>
	F2910_RTX_OFF();
 8001d32:	2200      	movs	r2, #0
 8001d34:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d38:	4822      	ldr	r0, [pc, #136]	@ (8001dc4 <rfSensing+0x388>)
 8001d3a:	f005 f8a7 	bl	8006e8c <HAL_GPIO_WritePin>
 8001d3e:	2200      	movs	r2, #0
 8001d40:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001d44:	481f      	ldr	r0, [pc, #124]	@ (8001dc4 <rfSensing+0x388>)
 8001d46:	f005 f8a1 	bl	8006e8c <HAL_GPIO_WritePin>
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001d50:	481c      	ldr	r0, [pc, #112]	@ (8001dc4 <rfSensing+0x388>)
 8001d52:	f005 f89b 	bl	8006e8c <HAL_GPIO_WritePin>
	PWR_OFF();
 8001d56:	2200      	movs	r2, #0
 8001d58:	2110      	movs	r1, #16
 8001d5a:	4819      	ldr	r0, [pc, #100]	@ (8001dc0 <rfSensing+0x384>)
 8001d5c:	f005 f896 	bl	8006e8c <HAL_GPIO_WritePin>
 8001d60:	2200      	movs	r2, #0
 8001d62:	2120      	movs	r1, #32
 8001d64:	4816      	ldr	r0, [pc, #88]	@ (8001dc0 <rfSensing+0x384>)
 8001d66:	f005 f891 	bl	8006e8c <HAL_GPIO_WritePin>

	//DET_DISABLE();

	// initialize fraction for next integer set
	setvals[0] = 0x000000;
 8001d6a:	4b17      	ldr	r3, [pc, #92]	@ (8001dc8 <rfSensing+0x38c>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	601a      	str	r2, [r3, #0]
	setvals[1] = 0x000000;
 8001d70:	4b15      	ldr	r3, [pc, #84]	@ (8001dc8 <rfSensing+0x38c>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	605a      	str	r2, [r3, #4]
	setvals[2] = 0x000000;
 8001d76:	4b14      	ldr	r3, [pc, #80]	@ (8001dc8 <rfSensing+0x38c>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	609a      	str	r2, [r3, #8]

	pullstart=0;
 8001d7c:	4b13      	ldr	r3, [pc, #76]	@ (8001dcc <rfSensing+0x390>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	701a      	strb	r2, [r3, #0]

	/////////////////// send freq through
	x68_txFreq(ch, peakFreq);
 8001d82:	4b13      	ldr	r3, [pc, #76]	@ (8001dd0 <rfSensing+0x394>)
 8001d84:	edd3 7a00 	vldr	s15, [r3]
 8001d88:	7bfb      	ldrb	r3, [r7, #15]
 8001d8a:	eeb0 0a67 	vmov.f32	s0, s15
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7ff fcbe 	bl	8001710 <x68_txFreq>
	// x68_txFreqNpwr(ch, peakFreq, calPowerRSSI(midcode[ch], maxSensVal[ch]));
	x68_txProcess();
 8001d94:	f7ff fc64 	bl	8001660 <x68_txProcess>

	/////////////////// END Of freq sending
	if (MAXINDX < valIndex)
 8001d98:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd4 <rfSensing+0x398>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001da0:	d903      	bls.n	8001daa <rfSensing+0x36e>
		valIndex = MAXINDX - 1;
 8001da2:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd4 <rfSensing+0x398>)
 8001da4:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8001da8:	601a      	str	r2, [r3, #0]

	//HAL_Delay(10);
	//delay_ms(10);

	//blockCtrl = MASS_BLOCK;
	vergine = 0;
 8001daa:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd8 <rfSensing+0x39c>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	701a      	strb	r2, [r3, #0]
	preCh = ch;
 8001db0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ddc <rfSensing+0x3a0>)
 8001db2:	7bfb      	ldrb	r3, [r7, #15]
 8001db4:	7013      	strb	r3, [r2, #0]
 8001db6:	e000      	b.n	8001dba <rfSensing+0x37e>
		return;
 8001db8:	bf00      	nop
}
 8001dba:	3720      	adds	r7, #32
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	58020800 	.word	0x58020800
 8001dc4:	58020400 	.word	0x58020400
 8001dc8:	240002e8 	.word	0x240002e8
 8001dcc:	240025a8 	.word	0x240025a8
 8001dd0:	24002590 	.word	0x24002590
 8001dd4:	240025b0 	.word	0x240025b0
 8001dd8:	240000ec 	.word	0x240000ec
 8001ddc:	2400258c 	.word	0x2400258c

08001de0 <x68_rxProcess>:
///////////////////////////////// End of RF Sensing Process ///////////////////////////////////
///////////////////////////////////////////////////////////////////////////////////////////////

///////////////////////////////////// 68 protocol Rx Process //////////////////////////////////
///////////////////////////////////////////////////////////////////////////////////////////////
U8 x68_rxProcess() {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b086      	sub	sp, #24
 8001de4:	af00      	add	r7, sp, #0

	RxDLen = RxData[1];
 8001de6:	4bad      	ldr	r3, [pc, #692]	@ (800209c <x68_rxProcess+0x2bc>)
 8001de8:	785b      	ldrb	r3, [r3, #1]
 8001dea:	461a      	mov	r2, r3
 8001dec:	4bac      	ldr	r3, [pc, #688]	@ (80020a0 <x68_rxProcess+0x2c0>)
 8001dee:	801a      	strh	r2, [r3, #0]
	RxAddr = RxData[2];
 8001df0:	4baa      	ldr	r3, [pc, #680]	@ (800209c <x68_rxProcess+0x2bc>)
 8001df2:	789b      	ldrb	r3, [r3, #2]
 8001df4:	461a      	mov	r2, r3
 8001df6:	4bab      	ldr	r3, [pc, #684]	@ (80020a4 <x68_rxProcess+0x2c4>)
 8001df8:	801a      	strh	r2, [r3, #0]
	FnCode = RxData[3];
 8001dfa:	4ba8      	ldr	r3, [pc, #672]	@ (800209c <x68_rxProcess+0x2bc>)
 8001dfc:	78da      	ldrb	r2, [r3, #3]
 8001dfe:	4baa      	ldr	r3, [pc, #680]	@ (80020a8 <x68_rxProcess+0x2c8>)
 8001e00:	701a      	strb	r2, [r3, #0]

	if (myID == RxAddr || 0x00 == RxAddr) {
 8001e02:	4baa      	ldr	r3, [pc, #680]	@ (80020ac <x68_rxProcess+0x2cc>)
 8001e04:	781b      	ldrb	r3, [r3, #0]
 8001e06:	461a      	mov	r2, r3
 8001e08:	4ba6      	ldr	r3, [pc, #664]	@ (80020a4 <x68_rxProcess+0x2c4>)
 8001e0a:	881b      	ldrh	r3, [r3, #0]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d004      	beq.n	8001e1a <x68_rxProcess+0x3a>
 8001e10:	4ba4      	ldr	r3, [pc, #656]	@ (80020a4 <x68_rxProcess+0x2c4>)
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f040 813b 	bne.w	8002090 <x68_rxProcess+0x2b0>

		uartit_on=1;
 8001e1a:	4ba5      	ldr	r3, [pc, #660]	@ (80020b0 <x68_rxProcess+0x2d0>)
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	701a      	strb	r2, [r3, #0]

		/////////////////////////////////////////////////////
		// RF TX on, off, sweep on, sweep off FnCode == 0x01
		/////////////////////////////////////////////////////
		if (FnCode == 0x01) {
 8001e20:	4ba1      	ldr	r3, [pc, #644]	@ (80020a8 <x68_rxProcess+0x2c8>)
 8001e22:	781b      	ldrb	r3, [r3, #0]
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d119      	bne.n	8001e5c <x68_rxProcess+0x7c>
			TxLen = 0x05;
 8001e28:	4ba2      	ldr	r3, [pc, #648]	@ (80020b4 <x68_rxProcess+0x2d4>)
 8001e2a:	2205      	movs	r2, #5
 8001e2c:	701a      	strb	r2, [r3, #0]
			blockCtrl = CA_BLOCK;
 8001e2e:	4ba2      	ldr	r3, [pc, #648]	@ (80020b8 <x68_rxProcess+0x2d8>)
 8001e30:	2205      	movs	r2, #5
 8001e32:	701a      	strb	r2, [r3, #0]

			//////////// echo back /////////////// programmed
			if (RxData[6] == 0x00) {
 8001e34:	4b99      	ldr	r3, [pc, #612]	@ (800209c <x68_rxProcess+0x2bc>)
 8001e36:	799b      	ldrb	r3, [r3, #6]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	f040 8124 	bne.w	8002086 <x68_rxProcess+0x2a6>

				uartit_on=1;
 8001e3e:	4b9c      	ldr	r3, [pc, #624]	@ (80020b0 <x68_rxProcess+0x2d0>)
 8001e40:	2201      	movs	r2, #1
 8001e42:	701a      	strb	r2, [r3, #0]
				FnCode=0x01;
 8001e44:	4b98      	ldr	r3, [pc, #608]	@ (80020a8 <x68_rxProcess+0x2c8>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	701a      	strb	r2, [r3, #0]
				TxLen = 0x05;
 8001e4a:	4b9a      	ldr	r3, [pc, #616]	@ (80020b4 <x68_rxProcess+0x2d4>)
 8001e4c:	2205      	movs	r2, #5
 8001e4e:	701a      	strb	r2, [r3, #0]
				x68_txEcho(0x00);
 8001e50:	2000      	movs	r0, #0
 8001e52:	f7ff fcbd 	bl	80017d0 <x68_txEcho>
				x68_txProcess();
 8001e56:	f7ff fc03 	bl	8001660 <x68_txProcess>
 8001e5a:	e114      	b.n	8002086 <x68_rxProcess+0x2a6>
		// 0xCH, 0x000000 (st), 0x000000(sp)
		// 0xCH, 0x000000 (st), 0x000000(sp) repeat
		// receiving data format


		else if (FnCode == 0x09 || FnCode == 0x08 ) {
 8001e5c:	4b92      	ldr	r3, [pc, #584]	@ (80020a8 <x68_rxProcess+0x2c8>)
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	2b09      	cmp	r3, #9
 8001e62:	d004      	beq.n	8001e6e <x68_rxProcess+0x8e>
 8001e64:	4b90      	ldr	r3, [pc, #576]	@ (80020a8 <x68_rxProcess+0x2c8>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b08      	cmp	r3, #8
 8001e6a:	f040 80d1 	bne.w	8002010 <x68_rxProcess+0x230>

			TxLen = 0x05;
 8001e6e:	4b91      	ldr	r3, [pc, #580]	@ (80020b4 <x68_rxProcess+0x2d4>)
 8001e70:	2205      	movs	r2, #5
 8001e72:	701a      	strb	r2, [r3, #0]
			int RxLen = RxData[1];
 8001e74:	4b89      	ldr	r3, [pc, #548]	@ (800209c <x68_rxProcess+0x2bc>)
 8001e76:	785b      	ldrb	r3, [r3, #1]
 8001e78:	613b      	str	r3, [r7, #16]
			int chanSize = RxLen/7.0-1;
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	ee07 3a90 	vmov	s15, r3
 8001e80:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8001e84:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8001e88:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8001e8c:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8001e90:	ee37 7b46 	vsub.f64	d7, d7, d6
 8001e94:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8001e98:	ee17 3a90 	vmov	r3, s15
 8001e9c:	60fb      	str	r3, [r7, #12]

			blockCtrl = NO_MEAS_BLOCK;
 8001e9e:	4b86      	ldr	r3, [pc, #536]	@ (80020b8 <x68_rxProcess+0x2d8>)
 8001ea0:	220a      	movs	r2, #10
 8001ea2:	701a      	strb	r2, [r3, #0]

			if(FnCode == 0x08)
 8001ea4:	4b80      	ldr	r3, [pc, #512]	@ (80020a8 <x68_rxProcess+0x2c8>)
 8001ea6:	781b      	ldrb	r3, [r3, #0]
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d103      	bne.n	8001eb4 <x68_rxProcess+0xd4>
			{
				powerMeasOn = 1;
 8001eac:	4b83      	ldr	r3, [pc, #524]	@ (80020bc <x68_rxProcess+0x2dc>)
 8001eae:	2201      	movs	r2, #1
 8001eb0:	701a      	strb	r2, [r3, #0]
 8001eb2:	e002      	b.n	8001eba <x68_rxProcess+0xda>
			} else {
				powerMeasOn = 0;
 8001eb4:	4b81      	ldr	r3, [pc, #516]	@ (80020bc <x68_rxProcess+0x2dc>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	701a      	strb	r2, [r3, #0]
			}

			// display calibration
			uartit_on=1;
 8001eba:	4b7d      	ldr	r3, [pc, #500]	@ (80020b0 <x68_rxProcess+0x2d0>)
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	701a      	strb	r2, [r3, #0]

			// HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET); // start cal display


			if( chanSize > 0)
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f340 80de 	ble.w	8002084 <x68_rxProcess+0x2a4>



		    		//// SPI initialize for HMC832 ////////////////
	     			// SCLK to low
	     			pullstart=0;
 8001ec8:	4b7d      	ldr	r3, [pc, #500]	@ (80020c0 <x68_rxProcess+0x2e0>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	701a      	strb	r2, [r3, #0]
	     			MX_SPI1_Init();
 8001ece:	f000 fdad 	bl	8002a2c <MX_SPI1_Init>
	     			//HAL_SPI_MspDeInit(&hspi1);
	     			HAL_SPI_MspInit(&hspi1);
 8001ed2:	487c      	ldr	r0, [pc, #496]	@ (80020c4 <x68_rxProcess+0x2e4>)
 8001ed4:	f001 f9a0 	bl	8003218 <HAL_SPI_MspInit>

	     			// SEN to low
	     			HMC832_SEN_Clr();
 8001ed8:	2200      	movs	r2, #0
 8001eda:	2108      	movs	r1, #8
 8001edc:	487a      	ldr	r0, [pc, #488]	@ (80020c8 <x68_rxProcess+0x2e8>)
 8001ede:	f004 ffd5 	bl	8006e8c <HAL_GPIO_WritePin>

	     			HAL_Delay(10);
 8001ee2:	200a      	movs	r0, #10
 8001ee4:	f001 fe4e 	bl	8003b84 <HAL_Delay>

	     			// power on
	     			PWR_ON();
 8001ee8:	2201      	movs	r2, #1
 8001eea:	2110      	movs	r1, #16
 8001eec:	4877      	ldr	r0, [pc, #476]	@ (80020cc <x68_rxProcess+0x2ec>)
 8001eee:	f004 ffcd 	bl	8006e8c <HAL_GPIO_WritePin>
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	2120      	movs	r1, #32
 8001ef6:	4875      	ldr	r0, [pc, #468]	@ (80020cc <x68_rxProcess+0x2ec>)
 8001ef8:	f004 ffc8 	bl	8006e8c <HAL_GPIO_WritePin>

	     			HAL_Delay(10);
 8001efc:	200a      	movs	r0, #10
 8001efe:	f001 fe41 	bl	8003b84 <HAL_Delay>

	     			// SCLK to high
	     			pullstart=1;
 8001f02:	4b6f      	ldr	r3, [pc, #444]	@ (80020c0 <x68_rxProcess+0x2e0>)
 8001f04:	2201      	movs	r2, #1
 8001f06:	701a      	strb	r2, [r3, #0]
	     			MX_SPI1_Init();
 8001f08:	f000 fd90 	bl	8002a2c <MX_SPI1_Init>

	     			// SEN to high
	     			HMC832_SEN_Set();
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	2108      	movs	r1, #8
 8001f10:	486d      	ldr	r0, [pc, #436]	@ (80020c8 <x68_rxProcess+0x2e8>)
 8001f12:	f004 ffbb 	bl	8006e8c <HAL_GPIO_WritePin>

	     			HAL_SPI_MspInit(&hspi1);
 8001f16:	486b      	ldr	r0, [pc, #428]	@ (80020c4 <x68_rxProcess+0x2e4>)
 8001f18:	f001 f97e 	bl	8003218 <HAL_SPI_MspInit>

	     			pullstart=2;
 8001f1c:	4b68      	ldr	r3, [pc, #416]	@ (80020c0 <x68_rxProcess+0x2e0>)
 8001f1e:	2202      	movs	r2, #2
 8001f20:	701a      	strb	r2, [r3, #0]
	     			HAL_SPI_MspInit(&hspi1);
 8001f22:	4868      	ldr	r0, [pc, #416]	@ (80020c4 <x68_rxProcess+0x2e4>)
 8001f24:	f001 f978 	bl	8003218 <HAL_SPI_MspInit>

	     			HAL_Delay(100);
 8001f28:	2064      	movs	r0, #100	@ 0x64
 8001f2a:	f001 fe2b 	bl	8003b84 <HAL_Delay>

	     			DET_ENABLE();
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f34:	4866      	ldr	r0, [pc, #408]	@ (80020d0 <x68_rxProcess+0x2f0>)
 8001f36:	f004 ffa9 	bl	8006e8c <HAL_GPIO_WritePin>

	     			division = (int) hexatofloat((RxData + 4), 0);
 8001f3a:	4b66      	ldr	r3, [pc, #408]	@ (80020d4 <x68_rxProcess+0x2f4>)
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f7ff f842 	bl	8000fc8 <hexatofloat>
 8001f44:	eef0 7a40 	vmov.f32	s15, s0
 8001f48:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f4c:	ee17 2a90 	vmov	r2, s15
 8001f50:	4b61      	ldr	r3, [pc, #388]	@ (80020d8 <x68_rxProcess+0x2f8>)
 8001f52:	601a      	str	r2, [r3, #0]
	     			if(division > (MAXINDX-100))
 8001f54:	4b60      	ldr	r3, [pc, #384]	@ (80020d8 <x68_rxProcess+0x2f8>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f240 726c 	movw	r2, #1900	@ 0x76c
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	dd03      	ble.n	8001f68 <x68_rxProcess+0x188>
	     				division = MAXINDX-100;
 8001f60:	4b5d      	ldr	r3, [pc, #372]	@ (80020d8 <x68_rxProcess+0x2f8>)
 8001f62:	f240 726c 	movw	r2, #1900	@ 0x76c
 8001f66:	601a      	str	r2, [r3, #0]

	     			// initizlize channel value
	     			// create list and data input from RX
	     			if(head != NULL) delete(head);
 8001f68:	4b5c      	ldr	r3, [pc, #368]	@ (80020dc <x68_rxProcess+0x2fc>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d004      	beq.n	8001f7a <x68_rxProcess+0x19a>
 8001f70:	4b5a      	ldr	r3, [pc, #360]	@ (80020dc <x68_rxProcess+0x2fc>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe fefd 	bl	8000d74 <delete>
	     			head = malloc(sizeof(NODE));
 8001f7a:	2010      	movs	r0, #16
 8001f7c:	f00b fd1a 	bl	800d9b4 <malloc>
 8001f80:	4603      	mov	r3, r0
 8001f82:	461a      	mov	r2, r3
 8001f84:	4b55      	ldr	r3, [pc, #340]	@ (80020dc <x68_rxProcess+0x2fc>)
 8001f86:	601a      	str	r2, [r3, #0]
	     			head->next = NULL;
 8001f88:	4b54      	ldr	r3, [pc, #336]	@ (80020dc <x68_rxProcess+0x2fc>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	60da      	str	r2, [r3, #12]
	     			if(chhead != NULL) deleteCH(chhead);
	     			chhead = malloc(sizeof(CHANNELNODE));
	     			chhead->next = NULL;
#endif

	     			for(int i=0; chanSize > i; i++)
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]
 8001f94:	e031      	b.n	8001ffa <x68_rxProcess+0x21a>
      				{
     					U8 ch = RxData[7+i*7];
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	1c5a      	adds	r2, r3, #1
 8001f9a:	4613      	mov	r3, r2
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	1a9b      	subs	r3, r3, r2
 8001fa0:	4a3e      	ldr	r2, [pc, #248]	@ (800209c <x68_rxProcess+0x2bc>)
 8001fa2:	5cd3      	ldrb	r3, [r2, r3]
 8001fa4:	72fb      	strb	r3, [r7, #11]
     					float st = hexatofloat((RxData + (8+i*7)), 2);
 8001fa6:	697a      	ldr	r2, [r7, #20]
 8001fa8:	4613      	mov	r3, r2
 8001faa:	00db      	lsls	r3, r3, #3
 8001fac:	1a9b      	subs	r3, r3, r2
 8001fae:	3308      	adds	r3, #8
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	4b3a      	ldr	r3, [pc, #232]	@ (800209c <x68_rxProcess+0x2bc>)
 8001fb4:	4413      	add	r3, r2
 8001fb6:	2102      	movs	r1, #2
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff f805 	bl	8000fc8 <hexatofloat>
 8001fbe:	ed87 0a01 	vstr	s0, [r7, #4]
     					float sp = hexatofloat((RxData + (11+i*7)), 2);
 8001fc2:	697a      	ldr	r2, [r7, #20]
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	1a9b      	subs	r3, r3, r2
 8001fca:	330b      	adds	r3, #11
 8001fcc:	461a      	mov	r2, r3
 8001fce:	4b33      	ldr	r3, [pc, #204]	@ (800209c <x68_rxProcess+0x2bc>)
 8001fd0:	4413      	add	r3, r2
 8001fd2:	2102      	movs	r1, #2
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7fe fff7 	bl	8000fc8 <hexatofloat>
 8001fda:	ed87 0a00 	vstr	s0, [r7]
     					addLast(head, ch, st, sp);
 8001fde:	4b3f      	ldr	r3, [pc, #252]	@ (80020dc <x68_rxProcess+0x2fc>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	7afa      	ldrb	r2, [r7, #11]
 8001fe4:	edd7 0a00 	vldr	s1, [r7]
 8001fe8:	ed97 0a01 	vldr	s0, [r7, #4]
 8001fec:	4611      	mov	r1, r2
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe fe94 	bl	8000d1c <addLast>
	     			for(int i=0; chanSize > i; i++)
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	3301      	adds	r3, #1
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	429a      	cmp	r2, r3
 8002000:	dcc9      	bgt.n	8001f96 <x68_rxProcess+0x1b6>
#ifdef POINTERON
     					addLastCH(chhead, ch, st, sp, division);
#endif

      				}
	     			blockCtrl = MEAS_BLOCK;
 8002002:	4b2d      	ldr	r3, [pc, #180]	@ (80020b8 <x68_rxProcess+0x2d8>)
 8002004:	2209      	movs	r2, #9
 8002006:	701a      	strb	r2, [r3, #0]
	     			vergine = 1;
 8002008:	4b35      	ldr	r3, [pc, #212]	@ (80020e0 <x68_rxProcess+0x300>)
 800200a:	2201      	movs	r2, #1
 800200c:	701a      	strb	r2, [r3, #0]
		else if (FnCode == 0x09 || FnCode == 0x08 ) {
 800200e:	e039      	b.n	8002084 <x68_rxProcess+0x2a4>


		/////////////////////////////////////////////////////////
		//. Stop flag
		/////////////////////////////////////////////////////////
		else if (FnCode == 0x0A) {
 8002010:	4b25      	ldr	r3, [pc, #148]	@ (80020a8 <x68_rxProcess+0x2c8>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	2b0a      	cmp	r3, #10
 8002016:	d133      	bne.n	8002080 <x68_rxProcess+0x2a0>
			// TxLen check value later
			// switch on for analog measure start
			test_var = 0;
 8002018:	4b32      	ldr	r3, [pc, #200]	@ (80020e4 <x68_rxProcess+0x304>)
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
			valIndex = 0;
 800201e:	4b32      	ldr	r3, [pc, #200]	@ (80020e8 <x68_rxProcess+0x308>)
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]

			// clear memory
			if(head != NULL) {
 8002024:	4b2d      	ldr	r3, [pc, #180]	@ (80020dc <x68_rxProcess+0x2fc>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d007      	beq.n	800203c <x68_rxProcess+0x25c>
				delete(head);
 800202c:	4b2b      	ldr	r3, [pc, #172]	@ (80020dc <x68_rxProcess+0x2fc>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4618      	mov	r0, r3
 8002032:	f7fe fe9f 	bl	8000d74 <delete>
				head = NULL;
 8002036:	4b29      	ldr	r3, [pc, #164]	@ (80020dc <x68_rxProcess+0x2fc>)
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
			}

	    		pullstart=0;
 800203c:	4b20      	ldr	r3, [pc, #128]	@ (80020c0 <x68_rxProcess+0x2e0>)
 800203e:	2200      	movs	r2, #0
 8002040:	701a      	strb	r2, [r3, #0]
	    		MX_SPI1_Init();
 8002042:	f000 fcf3 	bl	8002a2c <MX_SPI1_Init>
	    		HAL_SPI_MspDeInit(&hspi1);
 8002046:	481f      	ldr	r0, [pc, #124]	@ (80020c4 <x68_rxProcess+0x2e4>)
 8002048:	f001 f9fa 	bl	8003440 <HAL_SPI_MspDeInit>
	    		DET_DISABLE();
 800204c:	2200      	movs	r2, #0
 800204e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002052:	481f      	ldr	r0, [pc, #124]	@ (80020d0 <x68_rxProcess+0x2f0>)
 8002054:	f004 ff1a 	bl	8006e8c <HAL_GPIO_WritePin>



			PWR_OFF();
 8002058:	2200      	movs	r2, #0
 800205a:	2110      	movs	r1, #16
 800205c:	481b      	ldr	r0, [pc, #108]	@ (80020cc <x68_rxProcess+0x2ec>)
 800205e:	f004 ff15 	bl	8006e8c <HAL_GPIO_WritePin>
 8002062:	2200      	movs	r2, #0
 8002064:	2120      	movs	r1, #32
 8002066:	4819      	ldr	r0, [pc, #100]	@ (80020cc <x68_rxProcess+0x2ec>)
 8002068:	f004 ff10 	bl	8006e8c <HAL_GPIO_WritePin>

			blockCtrl = NO_MEAS_BLOCK;
 800206c:	4b12      	ldr	r3, [pc, #72]	@ (80020b8 <x68_rxProcess+0x2d8>)
 800206e:	220a      	movs	r2, #10
 8002070:	701a      	strb	r2, [r3, #0]
			firstLoop = 1;
 8002072:	4b1e      	ldr	r3, [pc, #120]	@ (80020ec <x68_rxProcess+0x30c>)
 8002074:	2201      	movs	r2, #1
 8002076:	701a      	strb	r2, [r3, #0]
			uartit_on=1;
 8002078:	4b0d      	ldr	r3, [pc, #52]	@ (80020b0 <x68_rxProcess+0x2d0>)
 800207a:	2201      	movs	r2, #1
 800207c:	701a      	strb	r2, [r3, #0]
 800207e:	e002      	b.n	8002086 <x68_rxProcess+0x2a6>

			// HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2, GPIO_PIN_RESET); // LED debug pin

			// end of FnCode == 0x0A
		} else {
			return 0;
 8002080:	2300      	movs	r3, #0
 8002082:	e006      	b.n	8002092 <x68_rxProcess+0x2b2>
		else if (FnCode == 0x09 || FnCode == 0x08 ) {
 8002084:	bf00      	nop
		}
		// wait until all execution finished
		TxData[4] = 0x00;
 8002086:	4b1a      	ldr	r3, [pc, #104]	@ (80020f0 <x68_rxProcess+0x310>)
 8002088:	2200      	movs	r2, #0
 800208a:	711a      	strb	r2, [r3, #4]

		// end of myID == 0x01 or myID == 0x00
	} else {
		return 0;
	}
	return 1;
 800208c:	2301      	movs	r3, #1
 800208e:	e000      	b.n	8002092 <x68_rxProcess+0x2b2>
		return 0;
 8002090:	2300      	movs	r3, #0
}
 8002092:	4618      	mov	r0, r3
 8002094:	3718      	adds	r7, #24
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}
 800209a:	bf00      	nop
 800209c:	240025b4 	.word	0x240025b4
 80020a0:	240027b8 	.word	0x240027b8
 80020a4:	240027ba 	.word	0x240027ba
 80020a8:	240027be 	.word	0x240027be
 80020ac:	240002e4 	.word	0x240002e4
 80020b0:	240029cd 	.word	0x240029cd
 80020b4:	240027bc 	.word	0x240027bc
 80020b8:	240000ed 	.word	0x240000ed
 80020bc:	24002a28 	.word	0x24002a28
 80020c0:	240025a8 	.word	0x240025a8
 80020c4:	24000384 	.word	0x24000384
 80020c8:	58020000 	.word	0x58020000
 80020cc:	58020800 	.word	0x58020800
 80020d0:	58020c00 	.word	0x58020c00
 80020d4:	240025b8 	.word	0x240025b8
 80020d8:	240025ac 	.word	0x240025ac
 80020dc:	240025a4 	.word	0x240025a4
 80020e0:	240000ec 	.word	0x240000ec
 80020e4:	240029d0 	.word	0x240029d0
 80020e8:	240025b0 	.word	0x240025b0
 80020ec:	240000eb 	.word	0x240000eb
 80020f0:	240026b4 	.word	0x240026b4

080020f4 <comm_rs485_rtxProcess>:

void comm_rs485_rtxProcess() {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0

	FnErrCode = 0x00;
 80020fa:	4b36      	ldr	r3, [pc, #216]	@ (80021d4 <comm_rs485_rtxProcess+0xe0>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	701a      	strb	r2, [r3, #0]
	ErrStatus = 0x00;
 8002100:	4b35      	ldr	r3, [pc, #212]	@ (80021d8 <comm_rs485_rtxProcess+0xe4>)
 8002102:	2200      	movs	r2, #0
 8002104:	701a      	strb	r2, [r3, #0]
	RxFlag = 1;
 8002106:	4b35      	ldr	r3, [pc, #212]	@ (80021dc <comm_rs485_rtxProcess+0xe8>)
 8002108:	2201      	movs	r2, #1
 800210a:	701a      	strb	r2, [r3, #0]
	rxiter=0;
 800210c:	4b34      	ldr	r3, [pc, #208]	@ (80021e0 <comm_rs485_rtxProcess+0xec>)
 800210e:	2200      	movs	r2, #0
 8002110:	601a      	str	r2, [r3, #0]

	for(int i=0; RxSize >i; i++)
 8002112:	2300      	movs	r3, #0
 8002114:	607b      	str	r3, [r7, #4]
 8002116:	e051      	b.n	80021bc <comm_rs485_rtxProcess+0xc8>
	{

		std_rs485_rxGetId(i);
 8002118:	6878      	ldr	r0, [r7, #4]
 800211a:	f7ff fa5b 	bl	80015d4 <std_rs485_rxGetId>

		////////////////////////////////////////////////////
		//// x68 protocol start
		////////////////////////////////////////////////////
		//else if (RxProtocol == 0x68)
		if (RxData[i+0] == 0x68 && ( myID == RxData[i+2] || 0x00 == RxData[i+2] )) {
 800211e:	4a31      	ldr	r2, [pc, #196]	@ (80021e4 <comm_rs485_rtxProcess+0xf0>)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4413      	add	r3, r2
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	2b68      	cmp	r3, #104	@ 0x68
 8002128:	d145      	bne.n	80021b6 <comm_rs485_rtxProcess+0xc2>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	3302      	adds	r3, #2
 800212e:	4a2d      	ldr	r2, [pc, #180]	@ (80021e4 <comm_rs485_rtxProcess+0xf0>)
 8002130:	5cd2      	ldrb	r2, [r2, r3]
 8002132:	4b2d      	ldr	r3, [pc, #180]	@ (80021e8 <comm_rs485_rtxProcess+0xf4>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	429a      	cmp	r2, r3
 8002138:	d005      	beq.n	8002146 <comm_rs485_rtxProcess+0x52>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	3302      	adds	r3, #2
 800213e:	4a29      	ldr	r2, [pc, #164]	@ (80021e4 <comm_rs485_rtxProcess+0xf0>)
 8002140:	5cd3      	ldrb	r3, [r2, r3]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d137      	bne.n	80021b6 <comm_rs485_rtxProcess+0xc2>
			len = RxData[i+1];
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	3301      	adds	r3, #1
 800214a:	4a26      	ldr	r2, [pc, #152]	@ (80021e4 <comm_rs485_rtxProcess+0xf0>)
 800214c:	5cd3      	ldrb	r3, [r2, r3]
 800214e:	461a      	mov	r2, r3
 8002150:	4b26      	ldr	r3, [pc, #152]	@ (80021ec <comm_rs485_rtxProcess+0xf8>)
 8002152:	601a      	str	r2, [r3, #0]
			if(len < RxSize -i)
 8002154:	4b26      	ldr	r3, [pc, #152]	@ (80021f0 <comm_rs485_rtxProcess+0xfc>)
 8002156:	881b      	ldrh	r3, [r3, #0]
 8002158:	461a      	mov	r2, r3
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	1ad2      	subs	r2, r2, r3
 800215e:	4b23      	ldr	r3, [pc, #140]	@ (80021ec <comm_rs485_rtxProcess+0xf8>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	429a      	cmp	r2, r3
 8002164:	dd0f      	ble.n	8002186 <comm_rs485_rtxProcess+0x92>
			{
				//  exclude x86 and last crc value: -2
				// if (x68_rxCrcCheck8((U8) (RxSize - 3)))  // working on #1 board
				if (x68_rxCrcCheck8(len, i)) {
 8002166:	4b21      	ldr	r3, [pc, #132]	@ (80021ec <comm_rs485_rtxProcess+0xf8>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	b2db      	uxtb	r3, r3
 800216c:	6879      	ldr	r1, [r7, #4]
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fa50 	bl	8001614 <x68_rxCrcCheck8>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <comm_rs485_rtxProcess+0x8a>

					if (x68_rxProcess()) {
 800217a:	f7ff fe31 	bl	8001de0 <x68_rxProcess>
						;
					} 
				}
				rxiter=i;
 800217e:	4a18      	ldr	r2, [pc, #96]	@ (80021e0 <comm_rs485_rtxProcess+0xec>)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6013      	str	r3, [r2, #0]
 8002184:	e017      	b.n	80021b6 <comm_rs485_rtxProcess+0xc2>
			} else { // end of frame size rest left to copy for next process
				memcpy(RxData, RxData+rxiter, RxSize-i);
 8002186:	4b16      	ldr	r3, [pc, #88]	@ (80021e0 <comm_rs485_rtxProcess+0xec>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	461a      	mov	r2, r3
 800218c:	4b15      	ldr	r3, [pc, #84]	@ (80021e4 <comm_rs485_rtxProcess+0xf0>)
 800218e:	18d1      	adds	r1, r2, r3
 8002190:	4b17      	ldr	r3, [pc, #92]	@ (80021f0 <comm_rs485_rtxProcess+0xfc>)
 8002192:	881b      	ldrh	r3, [r3, #0]
 8002194:	461a      	mov	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	461a      	mov	r2, r3
 800219c:	4811      	ldr	r0, [pc, #68]	@ (80021e4 <comm_rs485_rtxProcess+0xf0>)
 800219e:	f00c fcf0 	bl	800eb82 <memcpy>
				rxiter = RxSize-i;
 80021a2:	4b13      	ldr	r3, [pc, #76]	@ (80021f0 <comm_rs485_rtxProcess+0xfc>)
 80021a4:	881b      	ldrh	r3, [r3, #0]
 80021a6:	461a      	mov	r2, r3
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	4a0c      	ldr	r2, [pc, #48]	@ (80021e0 <comm_rs485_rtxProcess+0xec>)
 80021ae:	6013      	str	r3, [r2, #0]
				i = RxSize; // terminate for loop
 80021b0:	4b0f      	ldr	r3, [pc, #60]	@ (80021f0 <comm_rs485_rtxProcess+0xfc>)
 80021b2:	881b      	ldrh	r3, [r3, #0]
 80021b4:	607b      	str	r3, [r7, #4]
	for(int i=0; RxSize >i; i++)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	3301      	adds	r3, #1
 80021ba:	607b      	str	r3, [r7, #4]
 80021bc:	4b0c      	ldr	r3, [pc, #48]	@ (80021f0 <comm_rs485_rtxProcess+0xfc>)
 80021be:	881b      	ldrh	r3, [r3, #0]
 80021c0:	461a      	mov	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4293      	cmp	r3, r2
 80021c6:	dba7      	blt.n	8002118 <comm_rs485_rtxProcess+0x24>
			}

		}
	}
}
 80021c8:	bf00      	nop
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	240027bf 	.word	0x240027bf
 80021d8:	240027c0 	.word	0x240027c0
 80021dc:	240027b4 	.word	0x240027b4
 80021e0:	240027c8 	.word	0x240027c8
 80021e4:	240025b4 	.word	0x240025b4
 80021e8:	240002e4 	.word	0x240002e4
 80021ec:	24002a10 	.word	0x24002a10
 80021f0:	240027b6 	.word	0x240027b6

080021f4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
	int i=0;
 8002200:	2300      	movs	r3, #0
 8002202:	617b      	str	r3, [r7, #20]
	for(i=0; i<len; i++)
 8002204:	2300      	movs	r3, #0
 8002206:	617b      	str	r3, [r7, #20]
 8002208:	e009      	b.n	800221e <_write+0x2a>
		ITM_SendChar((*ptr++));
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	1c5a      	adds	r2, r3, #1
 800220e:	60ba      	str	r2, [r7, #8]
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	4618      	mov	r0, r3
 8002214:	f7fe fc8e 	bl	8000b34 <ITM_SendChar>
	for(i=0; i<len; i++)
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	3301      	adds	r3, #1
 800221c:	617b      	str	r3, [r7, #20]
 800221e:	697a      	ldr	r2, [r7, #20]
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	429a      	cmp	r2, r3
 8002224:	dbf1      	blt.n	800220a <_write+0x16>
	HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	b29a      	uxth	r2, r3
 800222a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800222e:	68b9      	ldr	r1, [r7, #8]
 8002230:	4803      	ldr	r0, [pc, #12]	@ (8002240 <_write+0x4c>)
 8002232:	f008 ffa3 	bl	800b17c <HAL_UART_Transmit>
	return len;
 8002236:	687b      	ldr	r3, [r7, #4]
}
 8002238:	4618      	mov	r0, r3
 800223a:	3718      	adds	r7, #24
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	240005bc 	.word	0x240005bc

08002244 <My_ADC1_Init>:
      	}
}
*/

static void My_ADC1_Init(void)
{
 8002244:	b580      	push	{r7, lr}
 8002246:	b08c      	sub	sp, #48	@ 0x30
 8002248:	af00      	add	r7, sp, #0
    ADC_MultiModeTypeDef multimode = {0};
 800224a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800224e:	2200      	movs	r2, #0
 8002250:	601a      	str	r2, [r3, #0]
 8002252:	605a      	str	r2, [r3, #4]
 8002254:	609a      	str	r2, [r3, #8]
    ADC_ChannelConfTypeDef sConfig = {0};
 8002256:	463b      	mov	r3, r7
 8002258:	2224      	movs	r2, #36	@ 0x24
 800225a:	2100      	movs	r1, #0
 800225c:	4618      	mov	r0, r3
 800225e:	f00c fc00 	bl	800ea62 <memset>

    /** Common config */
    hadc1.Instance                   = ADC1;
 8002262:	4b31      	ldr	r3, [pc, #196]	@ (8002328 <My_ADC1_Init+0xe4>)
 8002264:	4a31      	ldr	r2, [pc, #196]	@ (800232c <My_ADC1_Init+0xe8>)
 8002266:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler        = ADC_CLOCK_ASYNC_DIV2;     // 필요시 DIV8→DIV2로
 8002268:	4b2f      	ldr	r3, [pc, #188]	@ (8002328 <My_ADC1_Init+0xe4>)
 800226a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800226e:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution            = ADC_RESOLUTION_12B;
 8002270:	4b2d      	ldr	r3, [pc, #180]	@ (8002328 <My_ADC1_Init+0xe4>)
 8002272:	2208      	movs	r2, #8
 8002274:	609a      	str	r2, [r3, #8]
    hadc1.Init.ScanConvMode          = ADC_SCAN_DISABLE;
 8002276:	4b2c      	ldr	r3, [pc, #176]	@ (8002328 <My_ADC1_Init+0xe4>)
 8002278:	2200      	movs	r2, #0
 800227a:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection          = ADC_EOC_SINGLE_CONV;
 800227c:	4b2a      	ldr	r3, [pc, #168]	@ (8002328 <My_ADC1_Init+0xe4>)
 800227e:	2204      	movs	r2, #4
 8002280:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait      = DISABLE;
 8002282:	4b29      	ldr	r3, [pc, #164]	@ (8002328 <My_ADC1_Init+0xe4>)
 8002284:	2200      	movs	r2, #0
 8002286:	761a      	strb	r2, [r3, #24]
    hadc1.Init.ContinuousConvMode    = ENABLE;
 8002288:	4b27      	ldr	r3, [pc, #156]	@ (8002328 <My_ADC1_Init+0xe4>)
 800228a:	2201      	movs	r2, #1
 800228c:	765a      	strb	r2, [r3, #25]
    hadc1.Init.NbrOfConversion       = 1;
 800228e:	4b26      	ldr	r3, [pc, #152]	@ (8002328 <My_ADC1_Init+0xe4>)
 8002290:	2201      	movs	r2, #1
 8002292:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002294:	4b24      	ldr	r3, [pc, #144]	@ (8002328 <My_ADC1_Init+0xe4>)
 8002296:	2200      	movs	r2, #0
 8002298:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConv      = ADC_SOFTWARE_START;
 800229c:	4b22      	ldr	r3, [pc, #136]	@ (8002328 <My_ADC1_Init+0xe4>)
 800229e:	2200      	movs	r2, #0
 80022a0:	629a      	str	r2, [r3, #40]	@ 0x28
    hadc1.Init.ExternalTrigConvEdge  = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80022a2:	4b21      	ldr	r3, [pc, #132]	@ (8002328 <My_ADC1_Init+0xe4>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 80022a8:	4b1f      	ldr	r3, [pc, #124]	@ (8002328 <My_ADC1_Init+0xe4>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	631a      	str	r2, [r3, #48]	@ 0x30
    hadc1.Init.Overrun               = ADC_OVR_DATA_PRESERVED;   // 데이터 보존 권장
 80022ae:	4b1e      	ldr	r3, [pc, #120]	@ (8002328 <My_ADC1_Init+0xe4>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	63da      	str	r2, [r3, #60]	@ 0x3c
    hadc1.Init.LeftBitShift          = ADC_LEFTBITSHIFT_NONE;    // 정렬 대체 개념
 80022b4:	4b1c      	ldr	r3, [pc, #112]	@ (8002328 <My_ADC1_Init+0xe4>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	641a      	str	r2, [r3, #64]	@ 0x40
    hadc1.Init.OversamplingMode      = DISABLE;
 80022ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002328 <My_ADC1_Init+0xe4>)
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80022c2:	4819      	ldr	r0, [pc, #100]	@ (8002328 <My_ADC1_Init+0xe4>)
 80022c4:	f001 ff0a 	bl	80040dc <HAL_ADC_Init>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <My_ADC1_Init+0x8e>
        Error_Handler();
 80022ce:	f000 fee7 	bl	80030a0 <Error_Handler>
    }

    /** Configure the ADC multi-mode */
    multimode.Mode = ADC_MODE_INDEPENDENT;
 80022d2:	2300      	movs	r3, #0
 80022d4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK) {
 80022d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80022da:	4619      	mov	r1, r3
 80022dc:	4812      	ldr	r0, [pc, #72]	@ (8002328 <My_ADC1_Init+0xe4>)
 80022de:	f003 f9c3 	bl	8005668 <HAL_ADCEx_MultiModeConfigChannel>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d001      	beq.n	80022ec <My_ADC1_Init+0xa8>
        Error_Handler();
 80022e8:	f000 feda 	bl	80030a0 <Error_Handler>
    }

    /** Configure Regular Channel (PA0 = ADC1_IN16) */
    sConfig.Channel                  = ADC_CHANNEL_16;
 80022ec:	4b10      	ldr	r3, [pc, #64]	@ (8002330 <My_ADC1_Init+0xec>)
 80022ee:	603b      	str	r3, [r7, #0]
    sConfig.Rank                     = ADC_REGULAR_RANK_1;
 80022f0:	2306      	movs	r3, #6
 80022f2:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime             = ADC_SAMPLETIME_8CYCLES_5; // 2.5→8.5로 여유
 80022f4:	2302      	movs	r3, #2
 80022f6:	60bb      	str	r3, [r7, #8]
    sConfig.SingleDiff               = ADC_SINGLE_ENDED;
 80022f8:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80022fc:	60fb      	str	r3, [r7, #12]
    sConfig.OffsetNumber             = ADC_OFFSET_NONE;
 80022fe:	2304      	movs	r3, #4
 8002300:	613b      	str	r3, [r7, #16]
    sConfig.Offset                   = 0;
 8002302:	2300      	movs	r3, #0
 8002304:	617b      	str	r3, [r7, #20]
    sConfig.OffsetSignedSaturation   = DISABLE;
 8002306:	2300      	movs	r3, #0
 8002308:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800230c:	463b      	mov	r3, r7
 800230e:	4619      	mov	r1, r3
 8002310:	4805      	ldr	r0, [pc, #20]	@ (8002328 <My_ADC1_Init+0xe4>)
 8002312:	f002 fb39 	bl	8004988 <HAL_ADC_ConfigChannel>
 8002316:	4603      	mov	r3, r0
 8002318:	2b00      	cmp	r3, #0
 800231a:	d001      	beq.n	8002320 <My_ADC1_Init+0xdc>
        Error_Handler();
 800231c:	f000 fec0 	bl	80030a0 <Error_Handler>
    }
}
 8002320:	bf00      	nop
 8002322:	3730      	adds	r7, #48	@ 0x30
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	24000300 	.word	0x24000300
 800232c:	40022000 	.word	0x40022000
 8002330:	43210000 	.word	0x43210000

08002334 <HighSpeed_Pin_Init>:

void HighSpeed_Pin_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b088      	sub	sp, #32
 8002338:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800233a:	f107 030c 	add.w	r3, r7, #12
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]
 8002344:	609a      	str	r2, [r3, #8]
 8002346:	60da      	str	r2, [r3, #12]
 8002348:	611a      	str	r2, [r3, #16]

    /* GPIO Port Clock Enable */
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800234a:	4b23      	ldr	r3, [pc, #140]	@ (80023d8 <HighSpeed_Pin_Init+0xa4>)
 800234c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002350:	4a21      	ldr	r2, [pc, #132]	@ (80023d8 <HighSpeed_Pin_Init+0xa4>)
 8002352:	f043 0308 	orr.w	r3, r3, #8
 8002356:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800235a:	4b1f      	ldr	r3, [pc, #124]	@ (80023d8 <HighSpeed_Pin_Init+0xa4>)
 800235c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002360:	f003 0308 	and.w	r3, r3, #8
 8002364:	60bb      	str	r3, [r7, #8]
 8002366:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002368:	4b1b      	ldr	r3, [pc, #108]	@ (80023d8 <HighSpeed_Pin_Init+0xa4>)
 800236a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800236e:	4a1a      	ldr	r2, [pc, #104]	@ (80023d8 <HighSpeed_Pin_Init+0xa4>)
 8002370:	f043 0302 	orr.w	r3, r3, #2
 8002374:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002378:	4b17      	ldr	r3, [pc, #92]	@ (80023d8 <HighSpeed_Pin_Init+0xa4>)
 800237a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800237e:	f003 0302 	and.w	r3, r3, #2
 8002382:	607b      	str	r3, [r7, #4]
 8002384:	687b      	ldr	r3, [r7, #4]

    /* FC1 = PD6, FC2 = PD14 */
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_14;
 8002386:	f244 0340 	movw	r3, #16448	@ 0x4040
 800238a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;     // Push-pull output
 800238c:	2301      	movs	r3, #1
 800238e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;             // No pull-up/down
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;  // ★ 매우 중요: 고속 출력
 8002394:	2303      	movs	r3, #3
 8002396:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002398:	f107 030c 	add.w	r3, r7, #12
 800239c:	4619      	mov	r1, r3
 800239e:	480f      	ldr	r0, [pc, #60]	@ (80023dc <HighSpeed_Pin_Init+0xa8>)
 80023a0:	f004 faca 	bl	8006938 <HAL_GPIO_Init>

    /* FC3 = PB3, BIT_EN = (예: PB15) */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80023a4:	2308      	movs	r3, #8
 80023a6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023a8:	2301      	movs	r3, #1
 80023aa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ac:	2300      	movs	r3, #0
 80023ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b0:	2303      	movs	r3, #3
 80023b2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023b4:	f107 030c 	add.w	r3, r7, #12
 80023b8:	4619      	mov	r1, r3
 80023ba:	4809      	ldr	r0, [pc, #36]	@ (80023e0 <HighSpeed_Pin_Init+0xac>)
 80023bc:	f004 fabc 	bl	8006938 <HAL_GPIO_Init>

    /* 초기값: 모두 LOW */
    GPIOD->BSRR = (1U << (6 + 16)) | (1U << (14 + 16));
 80023c0:	4b06      	ldr	r3, [pc, #24]	@ (80023dc <HighSpeed_Pin_Init+0xa8>)
 80023c2:	4a08      	ldr	r2, [pc, #32]	@ (80023e4 <HighSpeed_Pin_Init+0xb0>)
 80023c4:	619a      	str	r2, [r3, #24]
    GPIOB->BSRR = (1U << (3 + 16));
 80023c6:	4b06      	ldr	r3, [pc, #24]	@ (80023e0 <HighSpeed_Pin_Init+0xac>)
 80023c8:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80023cc:	619a      	str	r2, [r3, #24]
}
 80023ce:	bf00      	nop
 80023d0:	3720      	adds	r7, #32
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	58024400 	.word	0x58024400
 80023dc:	58020c00 	.word	0x58020c00
 80023e0:	58020400 	.word	0x58020400
 80023e4:	40400000 	.word	0x40400000

080023e8 <DWT_Init>:

/* ======== DWT Cycle Counter Setup ======== */
static inline void DWT_Init(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // DWT enable
 80023ec:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <DWT_Init+0x2c>)
 80023ee:	68db      	ldr	r3, [r3, #12]
 80023f0:	4a08      	ldr	r2, [pc, #32]	@ (8002414 <DWT_Init+0x2c>)
 80023f2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023f6:	60d3      	str	r3, [r2, #12]
  DWT->CYCCNT = 0;
 80023f8:	4b07      	ldr	r3, [pc, #28]	@ (8002418 <DWT_Init+0x30>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;            // start counting
 80023fe:	4b06      	ldr	r3, [pc, #24]	@ (8002418 <DWT_Init+0x30>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a05      	ldr	r2, [pc, #20]	@ (8002418 <DWT_Init+0x30>)
 8002404:	f043 0301 	orr.w	r3, r3, #1
 8002408:	6013      	str	r3, [r2, #0]
}
 800240a:	bf00      	nop
 800240c:	46bd      	mov	sp, r7
 800240e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002412:	4770      	bx	lr
 8002414:	e000edf0 	.word	0xe000edf0
 8002418:	e0001000 	.word	0xe0001000

0800241c <HAL_ADC_LevelOutOfWindowCallback>:
  return DWT->CYCCNT;
}


void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a07      	ldr	r2, [pc, #28]	@ (8002448 <HAL_ADC_LevelOutOfWindowCallback+0x2c>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d106      	bne.n	800243c <HAL_ADC_LevelOutOfWindowCallback+0x20>
        awd_ticks = DWT->CYCCNT;
 800242e:	4b07      	ldr	r3, [pc, #28]	@ (800244c <HAL_ADC_LevelOutOfWindowCallback+0x30>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	4a07      	ldr	r2, [pc, #28]	@ (8002450 <HAL_ADC_LevelOutOfWindowCallback+0x34>)
 8002434:	6013      	str	r3, [r2, #0]
         //x68_txFreq(0, 999.99);
         //x68_txProcess();
        // HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_SET);
        //printf("AWD configured on ADC1_IN16, High=%u (%.2f V)\r\n", 0.0, 0.0);
        awd_flag = 1;
 8002436:	4b07      	ldr	r3, [pc, #28]	@ (8002454 <HAL_ADC_LevelOutOfWindowCallback+0x38>)
 8002438:	2201      	movs	r2, #1
 800243a:	701a      	strb	r2, [r3, #0]
    }
    //printf("AWD configured on ADC1_IN16, High=%u (%.2f V)\r\n", 0.0, 0.0);
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr
 8002448:	40022000 	.word	0x40022000
 800244c:	e0001000 	.word	0xe0001000
 8002450:	24002a94 	.word	0x24002a94
 8002454:	24002a98 	.word	0x24002a98

08002458 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b086      	sub	sp, #24
 800245c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	int preRx_indx;
    	int setmyID = 0;
 800245e:	2300      	movs	r3, #0
 8002460:	60fb      	str	r3, [r7, #12]

    	pullstart = 0;
 8002462:	4baa      	ldr	r3, [pc, #680]	@ (800270c <main+0x2b4>)
 8002464:	2200      	movs	r2, #0
 8002466:	701a      	strb	r2, [r3, #0]
    	uartit_on = 0;
 8002468:	4ba9      	ldr	r3, [pc, #676]	@ (8002710 <main+0x2b8>)
 800246a:	2200      	movs	r2, #0
 800246c:	701a      	strb	r2, [r3, #0]
 
	uint8_t id1=0, id2=0;
 800246e:	2300      	movs	r3, #0
 8002470:	72fb      	strb	r3, [r7, #11]
 8002472:	2300      	movs	r3, #0
 8002474:	72bb      	strb	r3, [r7, #10]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002476:	f001 faf3 	bl	8003a60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800247a:	f000 f981 	bl	8002780 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800247e:	f000 f9f7 	bl	8002870 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002482:	f000 fcb5 	bl	8002df0 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002486:	f000 fad1 	bl	8002a2c <MX_SPI1_Init>
  MX_ADC1_Init();
 800248a:	f000 fa21 	bl	80028d0 <MX_ADC1_Init>
  MX_DAC1_Init();
 800248e:	f000 fa9b 	bl	80029c8 <MX_DAC1_Init>
  MX_TIM6_Init();
 8002492:	f000 fbdf 	bl	8002c54 <MX_TIM6_Init>
  MX_USART1_UART_Init();
 8002496:	f000 fc13 	bl	8002cc0 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 800249a:	f000 fb8d 	bl	8002bb8 <MX_TIM3_Init>
  MX_SPI2_Init();
 800249e:	f000 fb33 	bl	8002b08 <MX_SPI2_Init>
  MX_USART3_UART_Init();
 80024a2:	f000 fc59 	bl	8002d58 <MX_USART3_UART_Init>
  static inline void DWT_Init(void);
  static inline uint32_t DWT_GetCycles(void);
   */

      	// us delay init
	DWT_Delay_Init();
 80024a6:	f7fe fb15 	bl	8000ad4 <DWT_Delay_Init>

	//HAL_GPIO_WritePin(GPIOF, GPIO_PIN_6, GPIO_PIN_RESET); // OK pin
	//HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7, GPIO_PIN_RESET); // FL pin

	HAL_UART_Receive_IT(&huart1, &Rx_data, 1);// activate uart rx interrupt every time receiving 1 byte
 80024aa:	2201      	movs	r2, #1
 80024ac:	4999      	ldr	r1, [pc, #612]	@ (8002714 <main+0x2bc>)
 80024ae:	489a      	ldr	r0, [pc, #616]	@ (8002718 <main+0x2c0>)
 80024b0:	f008 fefa 	bl	800b2a8 <HAL_UART_Receive_IT>
	//HAL_TIM_Base_Start_IT(&htim4);

	TIM4->CNT = 0;
 80024b4:	4b99      	ldr	r3, [pc, #612]	@ (800271c <main+0x2c4>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	625a      	str	r2, [r3, #36]	@ 0x24

	test_var = 0;
 80024ba:	4b99      	ldr	r3, [pc, #612]	@ (8002720 <main+0x2c8>)
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
	// HAL_TIM_Base_Start_IT(&htim4); is not working
	HAL_TIM_Base_Start_IT(&htim3); // for STM32H723
 80024c0:	4898      	ldr	r0, [pc, #608]	@ (8002724 <main+0x2cc>)
 80024c2:	f008 f93d 	bl	800a740 <HAL_TIM_Base_Start_IT>
	HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80024c6:	2100      	movs	r1, #0
 80024c8:	4897      	ldr	r0, [pc, #604]	@ (8002728 <main+0x2d0>)
 80024ca:	f003 fae0 	bl	8005a8e <HAL_DAC_Start>
	//ST7789_Init();

	//// to initialize address index

	////
	RxFlag = 0;
 80024ce:	4b97      	ldr	r3, [pc, #604]	@ (800272c <main+0x2d4>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	701a      	strb	r2, [r3, #0]

	//// should get from eeprom later, firstly

	/// TEST PURPOSE, register value serialize to check
	valTestInit();
 80024d4:	f7fe fd34 	bl	8000f40 <valTestInit>
	//id on eeprom

	// myID = 0x01;

	HAL_UART_Receive_IT(&huart1, &Rx_data, 1);// activate uart rx interrupt every time receiving 1 byte
 80024d8:	2201      	movs	r2, #1
 80024da:	498e      	ldr	r1, [pc, #568]	@ (8002714 <main+0x2bc>)
 80024dc:	488e      	ldr	r0, [pc, #568]	@ (8002718 <main+0x2c0>)
 80024de:	f008 fee3 	bl	800b2a8 <HAL_UART_Receive_IT>
	//HAL_TIM_Base_Start_IT(&htim4);

	//TIM4->CNT = 0;
   	setmyID = myID = 1;
 80024e2:	4b93      	ldr	r3, [pc, #588]	@ (8002730 <main+0x2d8>)
 80024e4:	2201      	movs	r2, #1
 80024e6:	701a      	strb	r2, [r3, #0]
 80024e8:	2301      	movs	r3, #1
 80024ea:	60fb      	str	r3, [r7, #12]
   	SPECIAL_MX_GPIO_Init(setmyID);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	4618      	mov	r0, r3
 80024f2:	f000 fd57 	bl	8002fa4 <SPECIAL_MX_GPIO_Init>
    DWT_Init();
 80024f6:	f7ff ff77 	bl	80023e8 <DWT_Init>
    HighSpeed_Pin_Init();     // ★ 여기서 고속핀 초기화
 80024fa:	f7ff ff1b 	bl	8002334 <HighSpeed_Pin_Init>
    MX_ADC1_Init();
 80024fe:	f000 f9e7 	bl	80028d0 <MX_ADC1_Init>





	 HAL_GPIO_WritePin(GPIOC, LED_CH3_Pin|LED_CH5_Pin, GPIO_PIN_SET);
 8002502:	2201      	movs	r2, #1
 8002504:	21c0      	movs	r1, #192	@ 0xc0
 8002506:	488b      	ldr	r0, [pc, #556]	@ (8002734 <main+0x2dc>)
 8002508:	f004 fcc0 	bl	8006e8c <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOA, LED_CH2_Pin, GPIO_PIN_RESET);
 800250c:	2200      	movs	r2, #0
 800250e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002512:	4889      	ldr	r0, [pc, #548]	@ (8002738 <main+0x2e0>)
 8002514:	f004 fcba 	bl	8006e8c <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOD, LED_CH4_Pin|LED_CH6_Pin|BIT_EN_Pin, GPIO_PIN_RESET);
 8002518:	2200      	movs	r2, #0
 800251a:	211c      	movs	r1, #28
 800251c:	4887      	ldr	r0, [pc, #540]	@ (800273c <main+0x2e4>)
 800251e:	f004 fcb5 	bl	8006e8c <HAL_GPIO_WritePin>
     HAL_Delay(3000);
 8002522:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002526:	f001 fb2d 	bl	8003b84 <HAL_Delay>
	 HAL_GPIO_WritePin(GPIOC, LED_CH3_Pin|LED_CH5_Pin, GPIO_PIN_SET);
 800252a:	2201      	movs	r2, #1
 800252c:	21c0      	movs	r1, #192	@ 0xc0
 800252e:	4881      	ldr	r0, [pc, #516]	@ (8002734 <main+0x2dc>)
 8002530:	f004 fcac 	bl	8006e8c <HAL_GPIO_WritePin>
	 HAL_GPIO_WritePin(GPIOA, LED_CH2_Pin, GPIO_PIN_SET);
 8002534:	2201      	movs	r2, #1
 8002536:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800253a:	487f      	ldr	r0, [pc, #508]	@ (8002738 <main+0x2e0>)
 800253c:	f004 fca6 	bl	8006e8c <HAL_GPIO_WritePin>
     HAL_GPIO_WritePin(GPIOD, LED_CH1_Pin | LED_CH4_Pin|LED_CH6_Pin, GPIO_PIN_SET);
 8002540:	2201      	movs	r2, #1
 8002542:	f248 0118 	movw	r1, #32792	@ 0x8018
 8002546:	487d      	ldr	r0, [pc, #500]	@ (800273c <main+0x2e4>)
 8002548:	f004 fca0 	bl	8006e8c <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOB, FC3_Pin, GPIO_PIN_RESET);
 800254c:	2200      	movs	r2, #0
 800254e:	2108      	movs	r1, #8
 8002550:	487b      	ldr	r0, [pc, #492]	@ (8002740 <main+0x2e8>)
 8002552:	f004 fc9b 	bl	8006e8c <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, FC1_Pin|FC2_Pin, GPIO_PIN_RESET);
 8002556:	2200      	movs	r2, #0
 8002558:	f244 0140 	movw	r1, #16448	@ 0x4040
 800255c:	4877      	ldr	r0, [pc, #476]	@ (800273c <main+0x2e4>)
 800255e:	f004 fc95 	bl	8006e8c <HAL_GPIO_WritePin>
    */

   	//HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);


	for(int i=0; myID > i; i++ )
 8002562:	2300      	movs	r3, #0
 8002564:	617b      	str	r3, [r7, #20]
 8002566:	e012      	b.n	800258e <main+0x136>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8002568:	2200      	movs	r2, #0
 800256a:	2102      	movs	r1, #2
 800256c:	4873      	ldr	r0, [pc, #460]	@ (800273c <main+0x2e4>)
 800256e:	f004 fc8d 	bl	8006e8c <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8002572:	2064      	movs	r0, #100	@ 0x64
 8002574:	f001 fb06 	bl	8003b84 <HAL_Delay>

		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 8002578:	2201      	movs	r2, #1
 800257a:	2102      	movs	r1, #2
 800257c:	486f      	ldr	r0, [pc, #444]	@ (800273c <main+0x2e4>)
 800257e:	f004 fc85 	bl	8006e8c <HAL_GPIO_WritePin>
		HAL_Delay(100);
 8002582:	2064      	movs	r0, #100	@ 0x64
 8002584:	f001 fafe 	bl	8003b84 <HAL_Delay>
	for(int i=0; myID > i; i++ )
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	3301      	adds	r3, #1
 800258c:	617b      	str	r3, [r7, #20]
 800258e:	4b68      	ldr	r3, [pc, #416]	@ (8002730 <main+0x2d8>)
 8002590:	781b      	ldrb	r3, [r3, #0]
 8002592:	461a      	mov	r2, r3
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	4293      	cmp	r3, r2
 8002598:	dbe6      	blt.n	8002568 <main+0x110>


	/////////////////////////// HMC832 HMC SPI mode ///


	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);	//HMC832 power reset
 800259a:	2200      	movs	r2, #0
 800259c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80025a0:	4864      	ldr	r0, [pc, #400]	@ (8002734 <main+0x2dc>)
 80025a2:	f004 fc73 	bl	8006e8c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80025a6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80025aa:	f001 faeb 	bl	8003b84 <HAL_Delay>

	// rtsLock(0, 0); // unlock all for initialize

	pullstart=0;
 80025ae:	4b57      	ldr	r3, [pc, #348]	@ (800270c <main+0x2b4>)
 80025b0:	2200      	movs	r2, #0
 80025b2:	701a      	strb	r2, [r3, #0]
	HAL_SPI_MspInit(&hspi1);
 80025b4:	4863      	ldr	r0, [pc, #396]	@ (8002744 <main+0x2ec>)
 80025b6:	f000 fe2f 	bl	8003218 <HAL_SPI_MspInit>

	// SPI2 LE disable
	PE43712_SEN_Set();
 80025ba:	2201      	movs	r2, #1
 80025bc:	2120      	movs	r1, #32
 80025be:	485f      	ldr	r0, [pc, #380]	@ (800273c <main+0x2e4>)
 80025c0:	f004 fc64 	bl	8006e8c <HAL_GPIO_WritePin>



	//HAL_TIM_Base_Start(&htim8);

	HAL_Delay(100);
 80025c4:	2064      	movs	r0, #100	@ 0x64
 80025c6:	f001 fadd 	bl	8003b84 <HAL_Delay>
	// HMC832_SEN_Set();

	HAL_Delay(100);
 80025ca:	2064      	movs	r0, #100	@ 0x64
 80025cc:	f001 fada 	bl	8003b84 <HAL_Delay>
      	while (1)
      	{

		// initialize index on HAL_UART_RxCpltCallback
		// Rx_indx = 0;
		xferDispOn = 0;
 80025d0:	4b5d      	ldr	r3, [pc, #372]	@ (8002748 <main+0x2f0>)
 80025d2:	2200      	movs	r2, #0
 80025d4:	701a      	strb	r2, [r3, #0]

		////////////// update data memory from buffer ////////////
		if (Rx_indx > 0) {
 80025d6:	4b5d      	ldr	r3, [pc, #372]	@ (800274c <main+0x2f4>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	dd2d      	ble.n	800263a <main+0x1e2>
			//ST7789_WriteString(3, 150, "X68   Rx_idx ", Font_16x26, YELLOW, BLUE);
			do {
				preRx_indx = Rx_indx;
 80025de:	4b5b      	ldr	r3, [pc, #364]	@ (800274c <main+0x2f4>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	607b      	str	r3, [r7, #4]
				HAL_Delay(10);
 80025e4:	200a      	movs	r0, #10
 80025e6:	f001 facd 	bl	8003b84 <HAL_Delay>
			} while (Rx_indx > preRx_indx);
 80025ea:	4b58      	ldr	r3, [pc, #352]	@ (800274c <main+0x2f4>)
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	429a      	cmp	r2, r3
 80025f2:	dbf4      	blt.n	80025de <main+0x186>

			//if(TIM4->CNT > 200)
			//{
			memcpy(rxBuffer, Rx_Buffer, Rx_indx);
 80025f4:	4b55      	ldr	r3, [pc, #340]	@ (800274c <main+0x2f4>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	461a      	mov	r2, r3
 80025fa:	4955      	ldr	r1, [pc, #340]	@ (8002750 <main+0x2f8>)
 80025fc:	4855      	ldr	r0, [pc, #340]	@ (8002754 <main+0x2fc>)
 80025fe:	f00c fac0 	bl	800eb82 <memcpy>
			//memcpy(RxData, Rx_Buffer, Rx_indx);
			memcpy(RxData+rxiter, Rx_Buffer, Rx_indx);
 8002602:	4b55      	ldr	r3, [pc, #340]	@ (8002758 <main+0x300>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	461a      	mov	r2, r3
 8002608:	4b54      	ldr	r3, [pc, #336]	@ (800275c <main+0x304>)
 800260a:	4413      	add	r3, r2
 800260c:	4a4f      	ldr	r2, [pc, #316]	@ (800274c <main+0x2f4>)
 800260e:	6812      	ldr	r2, [r2, #0]
 8002610:	494f      	ldr	r1, [pc, #316]	@ (8002750 <main+0x2f8>)
 8002612:	4618      	mov	r0, r3
 8002614:	f00c fab5 	bl	800eb82 <memcpy>
			xferDispOn = 1;
 8002618:	4b4b      	ldr	r3, [pc, #300]	@ (8002748 <main+0x2f0>)
 800261a:	2201      	movs	r2, #1
 800261c:	701a      	strb	r2, [r3, #0]
			RxSize = dataSize = Rx_indx;
 800261e:	4b4b      	ldr	r3, [pc, #300]	@ (800274c <main+0x2f4>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	b29a      	uxth	r2, r3
 8002624:	4b4e      	ldr	r3, [pc, #312]	@ (8002760 <main+0x308>)
 8002626:	801a      	strh	r2, [r3, #0]
 8002628:	4b4d      	ldr	r3, [pc, #308]	@ (8002760 <main+0x308>)
 800262a:	881a      	ldrh	r2, [r3, #0]
 800262c:	4b4d      	ldr	r3, [pc, #308]	@ (8002764 <main+0x30c>)
 800262e:	801a      	strh	r2, [r3, #0]
			Rx_indx = 0;
 8002630:	4b46      	ldr	r3, [pc, #280]	@ (800274c <main+0x2f4>)
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]
			//TIM4->CNT = 0;

			comm_rs485_rtxProcess();
 8002636:	f7ff fd5d 	bl	80020f4 <comm_rs485_rtxProcess>
			// blocking for waiting continue

		}
		*/

		if (blockCtrl == MEAS_BLOCK) {
 800263a:	4b4b      	ldr	r3, [pc, #300]	@ (8002768 <main+0x310>)
 800263c:	781b      	ldrb	r3, [r3, #0]
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b09      	cmp	r3, #9
 8002642:	d142      	bne.n	80026ca <main+0x272>

			// execution control
			blockCtrl = PAUSE_BLOCK;  //for every start require signal
 8002644:	4b48      	ldr	r3, [pc, #288]	@ (8002768 <main+0x310>)
 8002646:	2206      	movs	r2, #6
 8002648:	701a      	strb	r2, [r3, #0]


			NODE *curr = head->next;
 800264a:	4b48      	ldr	r3, [pc, #288]	@ (800276c <main+0x314>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	68db      	ldr	r3, [r3, #12]
 8002650:	613b      	str	r3, [r7, #16]
			while(curr != NULL)
 8002652:	e02d      	b.n	80026b0 <main+0x258>
			{
				if( division > 1)
 8002654:	4b46      	ldr	r3, [pc, #280]	@ (8002770 <main+0x318>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	2b01      	cmp	r3, #1
 800265a:	dd26      	ble.n	80026aa <main+0x252>
				{
						valTestInit();
 800265c:	f7fe fc70 	bl	8000f40 <valTestInit>
						midcode[curr->ch]=0x00;
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	461a      	mov	r2, r3
 8002666:	4b43      	ldr	r3, [pc, #268]	@ (8002774 <main+0x31c>)
 8002668:	2100      	movs	r1, #0
 800266a:	5499      	strb	r1, [r3, r2]

						//PE43712_writeReg(0x00, midcode[curr->ch]); // ATTN level control
						PE43712_writeReg(0x00, 0x01); // ATTN level control
 800266c:	2101      	movs	r1, #1
 800266e:	2000      	movs	r0, #0
 8002670:	f7fe fb22 	bl	8000cb8 <PE43712_writeReg>
						rfSensing(curr->ch, curr->stFreq, curr->spFreq);
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	781a      	ldrb	r2, [r3, #0]
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	edd3 7a01 	vldr	s15, [r3, #4]
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	ed93 7a02 	vldr	s14, [r3, #8]
 8002684:	eef0 0a47 	vmov.f32	s1, s14
 8002688:	eeb0 0a67 	vmov.f32	s0, s15
 800268c:	4610      	mov	r0, r2
 800268e:	f7ff f9d5 	bl	8001a3c <rfSensing>
						contBinSearch(maxSensVal[curr->ch], curr->ch);
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	461a      	mov	r2, r3
 8002698:	4b37      	ldr	r3, [pc, #220]	@ (8002778 <main+0x320>)
 800269a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	4619      	mov	r1, r3
 80026a4:	4610      	mov	r0, r2
 80026a6:	f7fe fb85 	bl	8000db4 <contBinSearch>

				}
				curr = curr->next;
 80026aa:	693b      	ldr	r3, [r7, #16]
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	613b      	str	r3, [r7, #16]
			while(curr != NULL)
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d1ce      	bne.n	8002654 <main+0x1fc>
			}

			if( firstLoop == 1)
 80026b6:	4b31      	ldr	r3, [pc, #196]	@ (800277c <main+0x324>)
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d102      	bne.n	80026c4 <main+0x26c>
				firstLoop = 0;
 80026be:	4b2f      	ldr	r3, [pc, #188]	@ (800277c <main+0x324>)
 80026c0:	2200      	movs	r2, #0
 80026c2:	701a      	strb	r2, [r3, #0]


			// execution control , master wait slave finish
			blockCtrl = PAUSE_BLOCK;
 80026c4:	4b28      	ldr	r3, [pc, #160]	@ (8002768 <main+0x310>)
 80026c6:	2206      	movs	r2, #6
 80026c8:	701a      	strb	r2, [r3, #0]
		//// Sync ID1 and ID2 for
		/*
		*/

		// light on off
		if(uartit_on)
 80026ca:	4b11      	ldr	r3, [pc, #68]	@ (8002710 <main+0x2b8>)
 80026cc:	781b      	ldrb	r3, [r3, #0]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d013      	beq.n	80026fa <main+0x2a2>
     		{
			HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2102      	movs	r1, #2
 80026d6:	4819      	ldr	r0, [pc, #100]	@ (800273c <main+0x2e4>)
 80026d8:	f004 fbd8 	bl	8006e8c <HAL_GPIO_WritePin>
	  		HAL_Delay(100);
 80026dc:	2064      	movs	r0, #100	@ 0x64
 80026de:	f001 fa51 	bl	8003b84 <HAL_Delay>

	  		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_SET);
 80026e2:	2201      	movs	r2, #1
 80026e4:	2102      	movs	r1, #2
 80026e6:	4815      	ldr	r0, [pc, #84]	@ (800273c <main+0x2e4>)
 80026e8:	f004 fbd0 	bl	8006e8c <HAL_GPIO_WritePin>
	  		HAL_Delay(100);
 80026ec:	2064      	movs	r0, #100	@ 0x64
 80026ee:	f001 fa49 	bl	8003b84 <HAL_Delay>

	  		uartit_on = 0;
 80026f2:	4b07      	ldr	r3, [pc, #28]	@ (8002710 <main+0x2b8>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	701a      	strb	r2, [r3, #0]
 80026f8:	e004      	b.n	8002704 <main+0x2ac>

     		} else {
	 		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 80026fa:	2200      	movs	r2, #0
 80026fc:	2102      	movs	r1, #2
 80026fe:	480f      	ldr	r0, [pc, #60]	@ (800273c <main+0x2e4>)
 8002700:	f004 fbc4 	bl	8006e8c <HAL_GPIO_WritePin>
     		}

		uartit_on = 0;
 8002704:	4b02      	ldr	r3, [pc, #8]	@ (8002710 <main+0x2b8>)
 8002706:	2200      	movs	r2, #0
 8002708:	701a      	strb	r2, [r3, #0]
		xferDispOn = 0;
 800270a:	e761      	b.n	80025d0 <main+0x178>
 800270c:	240025a8 	.word	0x240025a8
 8002710:	240029cd 	.word	0x240029cd
 8002714:	240029ce 	.word	0x240029ce
 8002718:	2400052c 	.word	0x2400052c
 800271c:	40000800 	.word	0x40000800
 8002720:	240029d0 	.word	0x240029d0
 8002724:	24000494 	.word	0x24000494
 8002728:	24000370 	.word	0x24000370
 800272c:	240027b4 	.word	0x240027b4
 8002730:	240002e4 	.word	0x240002e4
 8002734:	58020800 	.word	0x58020800
 8002738:	58020000 	.word	0x58020000
 800273c:	58020c00 	.word	0x58020c00
 8002740:	58020400 	.word	0x58020400
 8002744:	24000384 	.word	0x24000384
 8002748:	24002a24 	.word	0x24002a24
 800274c:	240027c4 	.word	0x240027c4
 8002750:	240028cc 	.word	0x240028cc
 8002754:	240027cc 	.word	0x240027cc
 8002758:	240027c8 	.word	0x240027c8
 800275c:	240025b4 	.word	0x240025b4
 8002760:	24002a26 	.word	0x24002a26
 8002764:	240027b6 	.word	0x240027b6
 8002768:	240000ed 	.word	0x240000ed
 800276c:	240025a4 	.word	0x240025a4
 8002770:	240025ac 	.word	0x240025ac
 8002774:	24002a7c 	.word	0x24002a7c
 8002778:	24002a2c 	.word	0x24002a2c
 800277c:	240000eb 	.word	0x240000eb

08002780 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b09c      	sub	sp, #112	@ 0x70
 8002784:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002786:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800278a:	224c      	movs	r2, #76	@ 0x4c
 800278c:	2100      	movs	r1, #0
 800278e:	4618      	mov	r0, r3
 8002790:	f00c f967 	bl	800ea62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002794:	1d3b      	adds	r3, r7, #4
 8002796:	2220      	movs	r2, #32
 8002798:	2100      	movs	r1, #0
 800279a:	4618      	mov	r0, r3
 800279c:	f00c f961 	bl	800ea62 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80027a0:	2002      	movs	r0, #2
 80027a2:	f004 fb8d 	bl	8006ec0 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80027a6:	2300      	movs	r3, #0
 80027a8:	603b      	str	r3, [r7, #0]
 80027aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002868 <SystemClock_Config+0xe8>)
 80027ac:	699b      	ldr	r3, [r3, #24]
 80027ae:	4a2e      	ldr	r2, [pc, #184]	@ (8002868 <SystemClock_Config+0xe8>)
 80027b0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80027b4:	6193      	str	r3, [r2, #24]
 80027b6:	4b2c      	ldr	r3, [pc, #176]	@ (8002868 <SystemClock_Config+0xe8>)
 80027b8:	699b      	ldr	r3, [r3, #24]
 80027ba:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80027be:	603b      	str	r3, [r7, #0]
 80027c0:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80027c2:	bf00      	nop
 80027c4:	4b28      	ldr	r3, [pc, #160]	@ (8002868 <SystemClock_Config+0xe8>)
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027d0:	d1f8      	bne.n	80027c4 <SystemClock_Config+0x44>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 80027d2:	4b26      	ldr	r3, [pc, #152]	@ (800286c <SystemClock_Config+0xec>)
 80027d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d6:	f023 0303 	bic.w	r3, r3, #3
 80027da:	4a24      	ldr	r2, [pc, #144]	@ (800286c <SystemClock_Config+0xec>)
 80027dc:	f043 0302 	orr.w	r3, r3, #2
 80027e0:	6293      	str	r3, [r2, #40]	@ 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80027e2:	2301      	movs	r3, #1
 80027e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80027e6:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 80027ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027ec:	2302      	movs	r3, #2
 80027ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027f0:	2302      	movs	r3, #2
 80027f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80027f4:	2304      	movs	r3, #4
 80027f6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 32;
 80027f8:	2320      	movs	r3, #32
 80027fa:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 80027fc:	2301      	movs	r3, #1
 80027fe:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002800:	2302      	movs	r3, #2
 8002802:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002804:	2302      	movs	r3, #2
 8002806:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8002808:	230c      	movs	r3, #12
 800280a:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 800280c:	2300      	movs	r3, #0
 800280e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8002810:	2300      	movs	r3, #0
 8002812:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002814:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002818:	4618      	mov	r0, r3
 800281a:	f004 fb8b 	bl	8006f34 <HAL_RCC_OscConfig>
 800281e:	4603      	mov	r3, r0
 8002820:	2b00      	cmp	r3, #0
 8002822:	d001      	beq.n	8002828 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8002824:	f000 fc3c 	bl	80030a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002828:	233f      	movs	r3, #63	@ 0x3f
 800282a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800282c:	2303      	movs	r3, #3
 800282e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002830:	2300      	movs	r3, #0
 8002832:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8002834:	2308      	movs	r3, #8
 8002836:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8002838:	2340      	movs	r3, #64	@ 0x40
 800283a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800283c:	2340      	movs	r3, #64	@ 0x40
 800283e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8002840:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002844:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8002846:	2340      	movs	r3, #64	@ 0x40
 8002848:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800284a:	1d3b      	adds	r3, r7, #4
 800284c:	2102      	movs	r1, #2
 800284e:	4618      	mov	r0, r3
 8002850:	f004 ff1e 	bl	8007690 <HAL_RCC_ClockConfig>
 8002854:	4603      	mov	r3, r0
 8002856:	2b00      	cmp	r3, #0
 8002858:	d001      	beq.n	800285e <SystemClock_Config+0xde>
  {
    Error_Handler();
 800285a:	f000 fc21 	bl	80030a0 <Error_Handler>
  }
}
 800285e:	bf00      	nop
 8002860:	3770      	adds	r7, #112	@ 0x70
 8002862:	46bd      	mov	sp, r7
 8002864:	bd80      	pop	{r7, pc}
 8002866:	bf00      	nop
 8002868:	58024800 	.word	0x58024800
 800286c:	58024400 	.word	0x58024400

08002870 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b0ae      	sub	sp, #184	@ 0xb8
 8002874:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002876:	1d3b      	adds	r3, r7, #4
 8002878:	22b4      	movs	r2, #180	@ 0xb4
 800287a:	2100      	movs	r1, #0
 800287c:	4618      	mov	r0, r3
 800287e:	f00c f8f0 	bl	800ea62 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI2
 8002882:	f44f 2301 	mov.w	r3, #528384	@ 0x81000
 8002886:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SPI1;
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8002888:	2304      	movs	r3, #4
 800288a:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 16;
 800288c:	2310      	movs	r3, #16
 800288e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 20;
 8002890:	2314      	movs	r3, #20
 8002892:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 4;
 8002894:	2304      	movs	r3, #4
 8002896:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8002898:	2302      	movs	r3, #2
 800289a:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800289c:	23c0      	movs	r3, #192	@ 0xc0
 800289e:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 80028a0:	2300      	movs	r3, #0
 80028a2:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80028a4:	2300      	movs	r3, #0
 80028a6:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 80028a8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80028ae:	2300      	movs	r3, #0
 80028b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028b4:	1d3b      	adds	r3, r7, #4
 80028b6:	4618      	mov	r0, r3
 80028b8:	f005 fa76 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 80028bc:	4603      	mov	r3, r0
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d001      	beq.n	80028c6 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80028c2:	f000 fbed 	bl	80030a0 <Error_Handler>
  }
}
 80028c6:	bf00      	nop
 80028c8:	37b8      	adds	r7, #184	@ 0xb8
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
	...

080028d0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b08c      	sub	sp, #48	@ 0x30
 80028d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80028d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028da:	2200      	movs	r2, #0
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	605a      	str	r2, [r3, #4]
 80028e0:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80028e2:	463b      	mov	r3, r7
 80028e4:	2224      	movs	r2, #36	@ 0x24
 80028e6:	2100      	movs	r1, #0
 80028e8:	4618      	mov	r0, r3
 80028ea:	f00c f8ba 	bl	800ea62 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80028ee:	4b33      	ldr	r3, [pc, #204]	@ (80029bc <MX_ADC1_Init+0xec>)
 80028f0:	4a33      	ldr	r2, [pc, #204]	@ (80029c0 <MX_ADC1_Init+0xf0>)
 80028f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 80028f4:	4b31      	ldr	r3, [pc, #196]	@ (80029bc <MX_ADC1_Init+0xec>)
 80028f6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80028fa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80028fc:	4b2f      	ldr	r3, [pc, #188]	@ (80029bc <MX_ADC1_Init+0xec>)
 80028fe:	2208      	movs	r2, #8
 8002900:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002902:	4b2e      	ldr	r3, [pc, #184]	@ (80029bc <MX_ADC1_Init+0xec>)
 8002904:	2200      	movs	r2, #0
 8002906:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002908:	4b2c      	ldr	r3, [pc, #176]	@ (80029bc <MX_ADC1_Init+0xec>)
 800290a:	2204      	movs	r2, #4
 800290c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800290e:	4b2b      	ldr	r3, [pc, #172]	@ (80029bc <MX_ADC1_Init+0xec>)
 8002910:	2200      	movs	r2, #0
 8002912:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002914:	4b29      	ldr	r3, [pc, #164]	@ (80029bc <MX_ADC1_Init+0xec>)
 8002916:	2201      	movs	r2, #1
 8002918:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800291a:	4b28      	ldr	r3, [pc, #160]	@ (80029bc <MX_ADC1_Init+0xec>)
 800291c:	2201      	movs	r2, #1
 800291e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002920:	4b26      	ldr	r3, [pc, #152]	@ (80029bc <MX_ADC1_Init+0xec>)
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002928:	4b24      	ldr	r3, [pc, #144]	@ (80029bc <MX_ADC1_Init+0xec>)
 800292a:	2200      	movs	r2, #0
 800292c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800292e:	4b23      	ldr	r3, [pc, #140]	@ (80029bc <MX_ADC1_Init+0xec>)
 8002930:	2200      	movs	r2, #0
 8002932:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8002934:	4b21      	ldr	r3, [pc, #132]	@ (80029bc <MX_ADC1_Init+0xec>)
 8002936:	2200      	movs	r2, #0
 8002938:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800293a:	4b20      	ldr	r3, [pc, #128]	@ (80029bc <MX_ADC1_Init+0xec>)
 800293c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002940:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8002942:	4b1e      	ldr	r3, [pc, #120]	@ (80029bc <MX_ADC1_Init+0xec>)
 8002944:	2200      	movs	r2, #0
 8002946:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8002948:	4b1c      	ldr	r3, [pc, #112]	@ (80029bc <MX_ADC1_Init+0xec>)
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002950:	481a      	ldr	r0, [pc, #104]	@ (80029bc <MX_ADC1_Init+0xec>)
 8002952:	f001 fbc3 	bl	80040dc <HAL_ADC_Init>
 8002956:	4603      	mov	r3, r0
 8002958:	2b00      	cmp	r3, #0
 800295a:	d001      	beq.n	8002960 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800295c:	f000 fba0 	bl	80030a0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002960:	2300      	movs	r3, #0
 8002962:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002964:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002968:	4619      	mov	r1, r3
 800296a:	4814      	ldr	r0, [pc, #80]	@ (80029bc <MX_ADC1_Init+0xec>)
 800296c:	f002 fe7c 	bl	8005668 <HAL_ADCEx_MultiModeConfigChannel>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8002976:	f000 fb93 	bl	80030a0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 800297a:	4b12      	ldr	r3, [pc, #72]	@ (80029c4 <MX_ADC1_Init+0xf4>)
 800297c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800297e:	2306      	movs	r3, #6
 8002980:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002982:	2301      	movs	r3, #1
 8002984:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002986:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 800298a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800298c:	2304      	movs	r3, #4
 800298e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002990:	2300      	movs	r3, #0
 8002992:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8002994:	2300      	movs	r3, #0
 8002996:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800299a:	463b      	mov	r3, r7
 800299c:	4619      	mov	r1, r3
 800299e:	4807      	ldr	r0, [pc, #28]	@ (80029bc <MX_ADC1_Init+0xec>)
 80029a0:	f001 fff2 	bl	8004988 <HAL_ADC_ConfigChannel>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d001      	beq.n	80029ae <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80029aa:	f000 fb79 	bl	80030a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  My_ADC1_Init();
 80029ae:	f7ff fc49 	bl	8002244 <My_ADC1_Init>

  /* USER CODE END ADC1_Init 2 */

}
 80029b2:	bf00      	nop
 80029b4:	3730      	adds	r7, #48	@ 0x30
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	24000300 	.word	0x24000300
 80029c0:	40022000 	.word	0x40022000
 80029c4:	43210000 	.word	0x43210000

080029c8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08a      	sub	sp, #40	@ 0x28
 80029cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80029ce:	1d3b      	adds	r3, r7, #4
 80029d0:	2224      	movs	r2, #36	@ 0x24
 80029d2:	2100      	movs	r1, #0
 80029d4:	4618      	mov	r0, r3
 80029d6:	f00c f844 	bl	800ea62 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80029da:	4b12      	ldr	r3, [pc, #72]	@ (8002a24 <MX_DAC1_Init+0x5c>)
 80029dc:	4a12      	ldr	r2, [pc, #72]	@ (8002a28 <MX_DAC1_Init+0x60>)
 80029de:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80029e0:	4810      	ldr	r0, [pc, #64]	@ (8002a24 <MX_DAC1_Init+0x5c>)
 80029e2:	f003 f832 	bl	8005a4a <HAL_DAC_Init>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80029ec:	f000 fb58 	bl	80030a0 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80029f0:	2300      	movs	r3, #0
 80029f2:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80029f4:	2300      	movs	r3, #0
 80029f6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80029f8:	2300      	movs	r3, #0
 80029fa:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 80029fc:	2301      	movs	r3, #1
 80029fe:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8002a00:	2300      	movs	r3, #0
 8002a02:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002a04:	1d3b      	adds	r3, r7, #4
 8002a06:	2200      	movs	r2, #0
 8002a08:	4619      	mov	r1, r3
 8002a0a:	4806      	ldr	r0, [pc, #24]	@ (8002a24 <MX_DAC1_Init+0x5c>)
 8002a0c:	f003 f8f6 	bl	8005bfc <HAL_DAC_ConfigChannel>
 8002a10:	4603      	mov	r3, r0
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <MX_DAC1_Init+0x52>
  {
    Error_Handler();
 8002a16:	f000 fb43 	bl	80030a0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8002a1a:	bf00      	nop
 8002a1c:	3728      	adds	r7, #40	@ 0x28
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
 8002a22:	bf00      	nop
 8002a24:	24000370 	.word	0x24000370
 8002a28:	40007400 	.word	0x40007400

08002a2c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002a30:	4b32      	ldr	r3, [pc, #200]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a32:	4a33      	ldr	r2, [pc, #204]	@ (8002b00 <MX_SPI1_Init+0xd4>)
 8002a34:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002a36:	4b31      	ldr	r3, [pc, #196]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a38:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002a3c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002a3e:	4b2f      	ldr	r3, [pc, #188]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002a44:	4b2d      	ldr	r3, [pc, #180]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a46:	2207      	movs	r2, #7
 8002a48:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002a4a:	4b2c      	ldr	r3, [pc, #176]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a4c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a50:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002a52:	4b2a      	ldr	r3, [pc, #168]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a54:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a58:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002a5a:	4b28      	ldr	r3, [pc, #160]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a5c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002a60:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a62:	4b26      	ldr	r3, [pc, #152]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a64:	2200      	movs	r2, #0
 8002a66:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002a68:	4b24      	ldr	r3, [pc, #144]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a6e:	4b23      	ldr	r3, [pc, #140]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a74:	4b21      	ldr	r3, [pc, #132]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8002a7a:	4b20      	ldr	r3, [pc, #128]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002a80:	4b1e      	ldr	r3, [pc, #120]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a82:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002a86:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002a88:	4b1c      	ldr	r3, [pc, #112]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002a8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002a94:	4b19      	ldr	r3, [pc, #100]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002a9a:	4b18      	ldr	r3, [pc, #96]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002aa0:	4b16      	ldr	r3, [pc, #88]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002aa6:	4b15      	ldr	r3, [pc, #84]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002aac:	4b13      	ldr	r3, [pc, #76]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002ab2:	4b12      	ldr	r3, [pc, #72]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002ab8:	4b10      	ldr	r3, [pc, #64]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002abe:	480f      	ldr	r0, [pc, #60]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002ac0:	f007 fa06 	bl	8009ed0 <HAL_SPI_Init>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d001      	beq.n	8002ace <MX_SPI1_Init+0xa2>
  {
    Error_Handler();
 8002aca:	f000 fae9 	bl	80030a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

      	if(pullstart >= 1)
 8002ace:	4b0d      	ldr	r3, [pc, #52]	@ (8002b04 <MX_SPI1_Init+0xd8>)
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d004      	beq.n	8002ae0 <MX_SPI1_Init+0xb4>
      	{
      		hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_ENABLE;
 8002ad6:	4b09      	ldr	r3, [pc, #36]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002ad8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002adc:	655a      	str	r2, [r3, #84]	@ 0x54
 8002ade:	e002      	b.n	8002ae6 <MX_SPI1_Init+0xba>
      	} else {
      		hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002ae0:	4b06      	ldr	r3, [pc, #24]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	655a      	str	r2, [r3, #84]	@ 0x54
      	}
      	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002ae6:	4805      	ldr	r0, [pc, #20]	@ (8002afc <MX_SPI1_Init+0xd0>)
 8002ae8:	f007 f9f2 	bl	8009ed0 <HAL_SPI_Init>
 8002aec:	4603      	mov	r3, r0
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d001      	beq.n	8002af6 <MX_SPI1_Init+0xca>
      	{
	    	Error_Handler();
 8002af2:	f000 fad5 	bl	80030a0 <Error_Handler>
      	}


  /* USER CODE END SPI1_Init 2 */

}
 8002af6:	bf00      	nop
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	24000384 	.word	0x24000384
 8002b00:	40013000 	.word	0x40013000
 8002b04:	240025a8 	.word	0x240025a8

08002b08 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002b0c:	4b28      	ldr	r3, [pc, #160]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b0e:	4a29      	ldr	r2, [pc, #164]	@ (8002bb4 <MX_SPI2_Init+0xac>)
 8002b10:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002b12:	4b27      	ldr	r3, [pc, #156]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b14:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002b18:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 8002b1a:	4b25      	ldr	r3, [pc, #148]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b1c:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8002b20:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b22:	4b23      	ldr	r3, [pc, #140]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b24:	2207      	movs	r2, #7
 8002b26:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b28:	4b21      	ldr	r3, [pc, #132]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b2a:	2200      	movs	r2, #0
 8002b2c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b2e:	4b20      	ldr	r3, [pc, #128]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002b34:	4b1e      	ldr	r3, [pc, #120]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b36:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002b3a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b3e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b42:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8002b44:	4b1a      	ldr	r3, [pc, #104]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b46:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002b4a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b4c:	4b18      	ldr	r3, [pc, #96]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b4e:	2200      	movs	r2, #0
 8002b50:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b52:	4b17      	ldr	r3, [pc, #92]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8002b58:	4b15      	ldr	r3, [pc, #84]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002b5e:	4b14      	ldr	r3, [pc, #80]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b60:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002b64:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8002b66:	4b12      	ldr	r3, [pc, #72]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002b6c:	4b10      	ldr	r3, [pc, #64]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b6e:	2200      	movs	r2, #0
 8002b70:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002b72:	4b0f      	ldr	r3, [pc, #60]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002b78:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002b84:	4b0a      	ldr	r3, [pc, #40]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8002b8a:	4b09      	ldr	r3, [pc, #36]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002b90:	4b07      	ldr	r3, [pc, #28]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002b96:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002b9c:	4804      	ldr	r0, [pc, #16]	@ (8002bb0 <MX_SPI2_Init+0xa8>)
 8002b9e:	f007 f997 	bl	8009ed0 <HAL_SPI_Init>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <MX_SPI2_Init+0xa4>
  {
    Error_Handler();
 8002ba8:	f000 fa7a 	bl	80030a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002bac:	bf00      	nop
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	2400040c 	.word	0x2400040c
 8002bb4:	40003800 	.word	0x40003800

08002bb8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b088      	sub	sp, #32
 8002bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002bbe:	f107 0310 	add.w	r3, r7, #16
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	601a      	str	r2, [r3, #0]
 8002bc6:	605a      	str	r2, [r3, #4]
 8002bc8:	609a      	str	r2, [r3, #8]
 8002bca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002bcc:	1d3b      	adds	r3, r7, #4
 8002bce:	2200      	movs	r2, #0
 8002bd0:	601a      	str	r2, [r3, #0]
 8002bd2:	605a      	str	r2, [r3, #4]
 8002bd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8002c4c <MX_TIM3_Init+0x94>)
 8002bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8002c50 <MX_TIM3_Init+0x98>)
 8002bda:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1-1;
 8002bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8002c4c <MX_TIM3_Init+0x94>)
 8002bde:	2200      	movs	r2, #0
 8002be0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002be2:	4b1a      	ldr	r3, [pc, #104]	@ (8002c4c <MX_TIM3_Init+0x94>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002be8:	4b18      	ldr	r3, [pc, #96]	@ (8002c4c <MX_TIM3_Init+0x94>)
 8002bea:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002bee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bf0:	4b16      	ldr	r3, [pc, #88]	@ (8002c4c <MX_TIM3_Init+0x94>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bf6:	4b15      	ldr	r3, [pc, #84]	@ (8002c4c <MX_TIM3_Init+0x94>)
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002bfc:	4813      	ldr	r0, [pc, #76]	@ (8002c4c <MX_TIM3_Init+0x94>)
 8002bfe:	f007 fd48 	bl	800a692 <HAL_TIM_Base_Init>
 8002c02:	4603      	mov	r3, r0
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d001      	beq.n	8002c0c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002c08:	f000 fa4a 	bl	80030a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c10:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002c12:	f107 0310 	add.w	r3, r7, #16
 8002c16:	4619      	mov	r1, r3
 8002c18:	480c      	ldr	r0, [pc, #48]	@ (8002c4c <MX_TIM3_Init+0x94>)
 8002c1a:	f007 ff37 	bl	800aa8c <HAL_TIM_ConfigClockSource>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002c24:	f000 fa3c 	bl	80030a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002c30:	1d3b      	adds	r3, r7, #4
 8002c32:	4619      	mov	r1, r3
 8002c34:	4805      	ldr	r0, [pc, #20]	@ (8002c4c <MX_TIM3_Init+0x94>)
 8002c36:	f008 f997 	bl	800af68 <HAL_TIMEx_MasterConfigSynchronization>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002c40:	f000 fa2e 	bl	80030a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002c44:	bf00      	nop
 8002c46:	3720      	adds	r7, #32
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	24000494 	.word	0x24000494
 8002c50:	40000400 	.word	0x40000400

08002c54 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c5a:	1d3b      	adds	r3, r7, #4
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	601a      	str	r2, [r3, #0]
 8002c60:	605a      	str	r2, [r3, #4]
 8002c62:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002c64:	4b14      	ldr	r3, [pc, #80]	@ (8002cb8 <MX_TIM6_Init+0x64>)
 8002c66:	4a15      	ldr	r2, [pc, #84]	@ (8002cbc <MX_TIM6_Init+0x68>)
 8002c68:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 400;
 8002c6a:	4b13      	ldr	r3, [pc, #76]	@ (8002cb8 <MX_TIM6_Init+0x64>)
 8002c6c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002c70:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c72:	4b11      	ldr	r3, [pc, #68]	@ (8002cb8 <MX_TIM6_Init+0x64>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 100;
 8002c78:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb8 <MX_TIM6_Init+0x64>)
 8002c7a:	2264      	movs	r2, #100	@ 0x64
 8002c7c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002cb8 <MX_TIM6_Init+0x64>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002c84:	480c      	ldr	r0, [pc, #48]	@ (8002cb8 <MX_TIM6_Init+0x64>)
 8002c86:	f007 fd04 	bl	800a692 <HAL_TIM_Base_Init>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d001      	beq.n	8002c94 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8002c90:	f000 fa06 	bl	80030a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c94:	2300      	movs	r3, #0
 8002c96:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002c9c:	1d3b      	adds	r3, r7, #4
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4805      	ldr	r0, [pc, #20]	@ (8002cb8 <MX_TIM6_Init+0x64>)
 8002ca2:	f008 f961 	bl	800af68 <HAL_TIMEx_MasterConfigSynchronization>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8002cac:	f000 f9f8 	bl	80030a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002cb0:	bf00      	nop
 8002cb2:	3710      	adds	r7, #16
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	240004e0 	.word	0x240004e0
 8002cbc:	40001000 	.word	0x40001000

08002cc0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002cc4:	4b22      	ldr	r3, [pc, #136]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002cc6:	4a23      	ldr	r2, [pc, #140]	@ (8002d54 <MX_USART1_UART_Init+0x94>)
 8002cc8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002cca:	4b21      	ldr	r3, [pc, #132]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002ccc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002cd0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002cd8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002cde:	4b1c      	ldr	r3, [pc, #112]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002ce4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002ce6:	220c      	movs	r2, #12
 8002ce8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cea:	4b19      	ldr	r3, [pc, #100]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cf0:	4b17      	ldr	r3, [pc, #92]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002cf6:	4b16      	ldr	r3, [pc, #88]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002cfc:	4b14      	ldr	r3, [pc, #80]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d02:	4b13      	ldr	r3, [pc, #76]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002d08:	4811      	ldr	r0, [pc, #68]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002d0a:	f008 f9e7 	bl	800b0dc <HAL_UART_Init>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002d14:	f000 f9c4 	bl	80030a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d18:	2100      	movs	r1, #0
 8002d1a:	480d      	ldr	r0, [pc, #52]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002d1c:	f00a fd7f 	bl	800d81e <HAL_UARTEx_SetTxFifoThreshold>
 8002d20:	4603      	mov	r3, r0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d001      	beq.n	8002d2a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002d26:	f000 f9bb 	bl	80030a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d2a:	2100      	movs	r1, #0
 8002d2c:	4808      	ldr	r0, [pc, #32]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002d2e:	f00a fdb4 	bl	800d89a <HAL_UARTEx_SetRxFifoThreshold>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002d38:	f000 f9b2 	bl	80030a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002d3c:	4804      	ldr	r0, [pc, #16]	@ (8002d50 <MX_USART1_UART_Init+0x90>)
 8002d3e:	f00a fd35 	bl	800d7ac <HAL_UARTEx_DisableFifoMode>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002d48:	f000 f9aa 	bl	80030a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002d4c:	bf00      	nop
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	2400052c 	.word	0x2400052c
 8002d54:	40011000 	.word	0x40011000

08002d58 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002d5c:	4b22      	ldr	r3, [pc, #136]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002d5e:	4a23      	ldr	r2, [pc, #140]	@ (8002dec <MX_USART3_UART_Init+0x94>)
 8002d60:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002d62:	4b21      	ldr	r3, [pc, #132]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002d64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d68:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002d70:	4b1d      	ldr	r3, [pc, #116]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002d76:	4b1c      	ldr	r3, [pc, #112]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002d7e:	220c      	movs	r2, #12
 8002d80:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d82:	4b19      	ldr	r3, [pc, #100]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d88:	4b17      	ldr	r3, [pc, #92]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d8e:	4b16      	ldr	r3, [pc, #88]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d94:	4b14      	ldr	r3, [pc, #80]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d9a:	4b13      	ldr	r3, [pc, #76]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002da0:	4811      	ldr	r0, [pc, #68]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002da2:	f008 f99b 	bl	800b0dc <HAL_UART_Init>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002dac:	f000 f978 	bl	80030a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002db0:	2100      	movs	r1, #0
 8002db2:	480d      	ldr	r0, [pc, #52]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002db4:	f00a fd33 	bl	800d81e <HAL_UARTEx_SetTxFifoThreshold>
 8002db8:	4603      	mov	r3, r0
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d001      	beq.n	8002dc2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002dbe:	f000 f96f 	bl	80030a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002dc2:	2100      	movs	r1, #0
 8002dc4:	4808      	ldr	r0, [pc, #32]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002dc6:	f00a fd68 	bl	800d89a <HAL_UARTEx_SetRxFifoThreshold>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002dd0:	f000 f966 	bl	80030a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002dd4:	4804      	ldr	r0, [pc, #16]	@ (8002de8 <MX_USART3_UART_Init+0x90>)
 8002dd6:	f00a fce9 	bl	800d7ac <HAL_UARTEx_DisableFifoMode>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d001      	beq.n	8002de4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002de0:	f000 f95e 	bl	80030a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002de4:	bf00      	nop
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	240005bc 	.word	0x240005bc
 8002dec:	40004800 	.word	0x40004800

08002df0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b08c      	sub	sp, #48	@ 0x30
 8002df4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df6:	f107 031c 	add.w	r3, r7, #28
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	601a      	str	r2, [r3, #0]
 8002dfe:	605a      	str	r2, [r3, #4]
 8002e00:	609a      	str	r2, [r3, #8]
 8002e02:	60da      	str	r2, [r3, #12]
 8002e04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e06:	4b61      	ldr	r3, [pc, #388]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e0c:	4a5f      	ldr	r2, [pc, #380]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e0e:	f043 0310 	orr.w	r3, r3, #16
 8002e12:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002e16:	4b5d      	ldr	r3, [pc, #372]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e1c:	f003 0310 	and.w	r3, r3, #16
 8002e20:	61bb      	str	r3, [r7, #24]
 8002e22:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e24:	4b59      	ldr	r3, [pc, #356]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e2a:	4a58      	ldr	r2, [pc, #352]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e30:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002e34:	4b55      	ldr	r3, [pc, #340]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e3e:	617b      	str	r3, [r7, #20]
 8002e40:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e42:	4b52      	ldr	r3, [pc, #328]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e48:	4a50      	ldr	r2, [pc, #320]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e4a:	f043 0304 	orr.w	r3, r3, #4
 8002e4e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002e52:	4b4e      	ldr	r3, [pc, #312]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e54:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e58:	f003 0304 	and.w	r3, r3, #4
 8002e5c:	613b      	str	r3, [r7, #16]
 8002e5e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e60:	4b4a      	ldr	r3, [pc, #296]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e66:	4a49      	ldr	r2, [pc, #292]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e68:	f043 0301 	orr.w	r3, r3, #1
 8002e6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002e70:	4b46      	ldr	r3, [pc, #280]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	60fb      	str	r3, [r7, #12]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e7e:	4b43      	ldr	r3, [pc, #268]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e84:	4a41      	ldr	r2, [pc, #260]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e86:	f043 0302 	orr.w	r3, r3, #2
 8002e8a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002e8e:	4b3f      	ldr	r3, [pc, #252]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002e94:	f003 0302 	and.w	r3, r3, #2
 8002e98:	60bb      	str	r3, [r7, #8]
 8002e9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e9c:	4b3b      	ldr	r3, [pc, #236]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002e9e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002ea2:	4a3a      	ldr	r2, [pc, #232]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002ea4:	f043 0308 	orr.w	r3, r3, #8
 8002ea8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002eac:	4b37      	ldr	r3, [pc, #220]	@ (8002f8c <MX_GPIO_Init+0x19c>)
 8002eae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002eb2:	f003 0308 	and.w	r3, r3, #8
 8002eb6:	607b      	str	r3, [r7, #4]
 8002eb8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8002eba:	2200      	movs	r2, #0
 8002ebc:	210c      	movs	r1, #12
 8002ebe:	4834      	ldr	r0, [pc, #208]	@ (8002f90 <MX_GPIO_Init+0x1a0>)
 8002ec0:	f003 ffe4 	bl	8006e8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_4|LED_CH3_Pin|LED_CH5_Pin, GPIO_PIN_RESET);
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	21d1      	movs	r1, #209	@ 0xd1
 8002ec8:	4832      	ldr	r0, [pc, #200]	@ (8002f94 <MX_GPIO_Init+0x1a4>)
 8002eca:	f003 ffdf 	bl	8006e8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_8|LED_CH2_Pin, GPIO_PIN_RESET);
 8002ece:	2200      	movs	r2, #0
 8002ed0:	f44f 7142 	mov.w	r1, #776	@ 0x308
 8002ed4:	4830      	ldr	r0, [pc, #192]	@ (8002f98 <MX_GPIO_Init+0x1a8>)
 8002ed6:	f003 ffd9 	bl	8006e8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|FC3_Pin|BIT_ENB4_Pin, GPIO_PIN_RESET);
 8002eda:	2200      	movs	r2, #0
 8002edc:	f243 0118 	movw	r1, #12312	@ 0x3018
 8002ee0:	482e      	ldr	r0, [pc, #184]	@ (8002f9c <MX_GPIO_Init+0x1ac>)
 8002ee2:	f003 ffd3 	bl	8006e8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|FC2_Pin|LED_CH1_Pin|BIT_EN_Pin
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f24c 117c 	movw	r1, #49532	@ 0xc17c
 8002eec:	482c      	ldr	r0, [pc, #176]	@ (8002fa0 <MX_GPIO_Init+0x1b0>)
 8002eee:	f003 ffcd 	bl	8006e8c <HAL_GPIO_WritePin>
                          |LED_CH6_Pin|LED_CH4_Pin|GPIO_PIN_5|FC1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002ef2:	230c      	movs	r3, #12
 8002ef4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efa:	2300      	movs	r3, #0
 8002efc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002efe:	2300      	movs	r3, #0
 8002f00:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f02:	f107 031c 	add.w	r3, r7, #28
 8002f06:	4619      	mov	r1, r3
 8002f08:	4821      	ldr	r0, [pc, #132]	@ (8002f90 <MX_GPIO_Init+0x1a0>)
 8002f0a:	f003 fd15 	bl	8006938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC4 LED_CH3_Pin LED_CH5_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|LED_CH3_Pin|LED_CH5_Pin;
 8002f0e:	23d1      	movs	r3, #209	@ 0xd1
 8002f10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f12:	2301      	movs	r3, #1
 8002f14:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f16:	2300      	movs	r3, #0
 8002f18:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f1e:	f107 031c 	add.w	r3, r7, #28
 8002f22:	4619      	mov	r1, r3
 8002f24:	481b      	ldr	r0, [pc, #108]	@ (8002f94 <MX_GPIO_Init+0x1a4>)
 8002f26:	f003 fd07 	bl	8006938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA8 LED_CH2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8|LED_CH2_Pin;
 8002f2a:	f44f 7342 	mov.w	r3, #776	@ 0x308
 8002f2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f30:	2301      	movs	r3, #1
 8002f32:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f34:	2300      	movs	r3, #0
 8002f36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f3c:	f107 031c 	add.w	r3, r7, #28
 8002f40:	4619      	mov	r1, r3
 8002f42:	4815      	ldr	r0, [pc, #84]	@ (8002f98 <MX_GPIO_Init+0x1a8>)
 8002f44:	f003 fcf8 	bl	8006938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 FC3_Pin BIT_ENB4_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|FC3_Pin|BIT_ENB4_Pin;
 8002f48:	f243 0318 	movw	r3, #12312	@ 0x3018
 8002f4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	2300      	movs	r3, #0
 8002f54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f56:	2300      	movs	r3, #0
 8002f58:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f5a:	f107 031c 	add.w	r3, r7, #28
 8002f5e:	4619      	mov	r1, r3
 8002f60:	480e      	ldr	r0, [pc, #56]	@ (8002f9c <MX_GPIO_Init+0x1ac>)
 8002f62:	f003 fce9 	bl	8006938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 FC2_Pin LED_CH1_Pin BIT_EN_Pin
                           LED_CH6_Pin LED_CH4_Pin PD5 FC1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_8|FC2_Pin|LED_CH1_Pin|BIT_EN_Pin
 8002f66:	f24c 137c 	movw	r3, #49532	@ 0xc17c
 8002f6a:	61fb      	str	r3, [r7, #28]
                          |LED_CH6_Pin|LED_CH4_Pin|GPIO_PIN_5|FC1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f74:	2300      	movs	r3, #0
 8002f76:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f78:	f107 031c 	add.w	r3, r7, #28
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	4808      	ldr	r0, [pc, #32]	@ (8002fa0 <MX_GPIO_Init+0x1b0>)
 8002f80:	f003 fcda 	bl	8006938 <HAL_GPIO_Init>

}
 8002f84:	bf00      	nop
 8002f86:	3730      	adds	r7, #48	@ 0x30
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bd80      	pop	{r7, pc}
 8002f8c:	58024400 	.word	0x58024400
 8002f90:	58021000 	.word	0x58021000
 8002f94:	58020800 	.word	0x58020800
 8002f98:	58020000 	.word	0x58020000
 8002f9c:	58020400 	.word	0x58020400
 8002fa0:	58020c00 	.word	0x58020c00

08002fa4 <SPECIAL_MX_GPIO_Init>:

/* USER CODE BEGIN 4 */
void SPECIAL_MX_GPIO_Init(uint8_t id)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b088      	sub	sp, #32
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	4603      	mov	r3, r0
 8002fac:	71fb      	strb	r3, [r7, #7]
      	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fae:	f107 030c 	add.w	r3, r7, #12
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	601a      	str	r2, [r3, #0]
 8002fb6:	605a      	str	r2, [r3, #4]
 8002fb8:	609a      	str	r2, [r3, #8]
 8002fba:	60da      	str	r2, [r3, #12]
 8002fbc:	611a      	str	r2, [r3, #16]

      	if(id==1)
 8002fbe:	79fb      	ldrb	r3, [r7, #7]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d107      	bne.n	8002fd4 <SPECIAL_MX_GPIO_Init+0x30>
      	{
      		/*Configure GPIO pin Output Level */
      		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	2111      	movs	r1, #17
 8002fc8:	4812      	ldr	r0, [pc, #72]	@ (8003014 <SPECIAL_MX_GPIO_Init+0x70>)
 8002fca:	f003 ff5f 	bl	8006e8c <HAL_GPIO_WritePin>
      		GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 8002fce:	2311      	movs	r3, #17
 8002fd0:	60fb      	str	r3, [r7, #12]
 8002fd2:	e00d      	b.n	8002ff0 <SPECIAL_MX_GPIO_Init+0x4c>
      		GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_6
			|GPIO_PIN_8;
      		*/


      	} else if(id == 2){
 8002fd4:	79fb      	ldrb	r3, [r7, #7]
 8002fd6:	2b02      	cmp	r3, #2
 8002fd8:	d107      	bne.n	8002fea <SPECIAL_MX_GPIO_Init+0x46>
				|GPIO_PIN_9, GPIO_PIN_RESET);

      		GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_7
			|GPIO_PIN_9;
      		*/
      		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_4, GPIO_PIN_RESET);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2111      	movs	r1, #17
 8002fde:	480d      	ldr	r0, [pc, #52]	@ (8003014 <SPECIAL_MX_GPIO_Init+0x70>)
 8002fe0:	f003 ff54 	bl	8006e8c <HAL_GPIO_WritePin>
      		GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 8002fe4:	2311      	movs	r3, #17
 8002fe6:	60fb      	str	r3, [r7, #12]
 8002fe8:	e002      	b.n	8002ff0 <SPECIAL_MX_GPIO_Init+0x4c>


      	} else if( id == 0){
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d00c      	beq.n	800300a <SPECIAL_MX_GPIO_Init+0x66>
      		return;
      	}


      	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	613b      	str	r3, [r7, #16]
      	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	617b      	str	r3, [r7, #20]
      	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	61bb      	str	r3, [r7, #24]
      	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ffc:	f107 030c 	add.w	r3, r7, #12
 8003000:	4619      	mov	r1, r3
 8003002:	4804      	ldr	r0, [pc, #16]	@ (8003014 <SPECIAL_MX_GPIO_Init+0x70>)
 8003004:	f003 fc98 	bl	8006938 <HAL_GPIO_Init>
 8003008:	e000      	b.n	800300c <SPECIAL_MX_GPIO_Init+0x68>
      		return;
 800300a:	bf00      	nop

}
 800300c:	3720      	adds	r7, #32
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	58020800 	.word	0x58020800

08003018 <HAL_UART_RxCpltCallback>:




//Interrupt callback routine
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
	uint8_t i;

	// ST7789_WriteString1(3, 150, "0X68 ON", Font_16x26, YELLOW, BLUE); not working to slow
	if (huart->Instance == USART1) //current UART
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a18      	ldr	r2, [pc, #96]	@ (8003088 <HAL_UART_RxCpltCallback+0x70>)
 8003026:	4293      	cmp	r3, r2
 8003028:	d129      	bne.n	800307e <HAL_UART_RxCpltCallback+0x66>
	{
		if (Rx_indx == 0) {
 800302a:	4b18      	ldr	r3, [pc, #96]	@ (800308c <HAL_UART_RxCpltCallback+0x74>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d10c      	bne.n	800304c <HAL_UART_RxCpltCallback+0x34>
			for (i = 0; i < MAXSIZE - 1; i++)
 8003032:	2300      	movs	r3, #0
 8003034:	73fb      	strb	r3, [r7, #15]
 8003036:	e006      	b.n	8003046 <HAL_UART_RxCpltCallback+0x2e>
				Rx_Buffer[i] = 0;
 8003038:	7bfb      	ldrb	r3, [r7, #15]
 800303a:	4a15      	ldr	r2, [pc, #84]	@ (8003090 <HAL_UART_RxCpltCallback+0x78>)
 800303c:	2100      	movs	r1, #0
 800303e:	54d1      	strb	r1, [r2, r3]
			for (i = 0; i < MAXSIZE - 1; i++)
 8003040:	7bfb      	ldrb	r3, [r7, #15]
 8003042:	3301      	adds	r3, #1
 8003044:	73fb      	strb	r3, [r7, #15]
 8003046:	7bfb      	ldrb	r3, [r7, #15]
 8003048:	2bff      	cmp	r3, #255	@ 0xff
 800304a:	d1f5      	bne.n	8003038 <HAL_UART_RxCpltCallback+0x20>
			// TIM4->CNT=0;
		}   //clear Rx_Buffer before receiving new data
		if (Rx_indx < MAXSIZE) {
 800304c:	4b0f      	ldr	r3, [pc, #60]	@ (800308c <HAL_UART_RxCpltCallback+0x74>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2bff      	cmp	r3, #255	@ 0xff
 8003052:	dc09      	bgt.n	8003068 <HAL_UART_RxCpltCallback+0x50>
			Rx_Buffer[Rx_indx++] = Rx_data;    //add data to Rx_Buffe
 8003054:	4b0d      	ldr	r3, [pc, #52]	@ (800308c <HAL_UART_RxCpltCallback+0x74>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	1c5a      	adds	r2, r3, #1
 800305a:	490c      	ldr	r1, [pc, #48]	@ (800308c <HAL_UART_RxCpltCallback+0x74>)
 800305c:	600a      	str	r2, [r1, #0]
 800305e:	4a0d      	ldr	r2, [pc, #52]	@ (8003094 <HAL_UART_RxCpltCallback+0x7c>)
 8003060:	7811      	ldrb	r1, [r2, #0]
 8003062:	4a0b      	ldr	r2, [pc, #44]	@ (8003090 <HAL_UART_RxCpltCallback+0x78>)
 8003064:	54d1      	strb	r1, [r2, r3]
 8003066:	e005      	b.n	8003074 <HAL_UART_RxCpltCallback+0x5c>
		} else {
			Rx_indx = 0;
 8003068:	4b08      	ldr	r3, [pc, #32]	@ (800308c <HAL_UART_RxCpltCallback+0x74>)
 800306a:	2200      	movs	r2, #0
 800306c:	601a      	str	r2, [r3, #0]
			//Rx_Buffer[Rx_indx++]=Rx_data;
			Transfer_cplt = 1;
 800306e:	4b0a      	ldr	r3, [pc, #40]	@ (8003098 <HAL_UART_RxCpltCallback+0x80>)
 8003070:	2201      	movs	r2, #1
 8003072:	701a      	strb	r2, [r3, #0]
		}

		// initialize timer and restart uart receive//
		// HAL_TIM_Base_Start_IT(&htim4);
		//TIM4->CNT = 0; //__HAL_TIM_SetCounter(&htim4, 0); // set counter to 0
		HAL_UART_Receive_IT(&huart1, &Rx_data, 1);
 8003074:	2201      	movs	r2, #1
 8003076:	4907      	ldr	r1, [pc, #28]	@ (8003094 <HAL_UART_RxCpltCallback+0x7c>)
 8003078:	4808      	ldr	r0, [pc, #32]	@ (800309c <HAL_UART_RxCpltCallback+0x84>)
 800307a:	f008 f915 	bl	800b2a8 <HAL_UART_Receive_IT>
		//ST7789_WriteString1(3, 150, "0x86", Font_16x26, YELLOW, BLUE);
	}

}
 800307e:	bf00      	nop
 8003080:	3710      	adds	r7, #16
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	40011000 	.word	0x40011000
 800308c:	240027c4 	.word	0x240027c4
 8003090:	240028cc 	.word	0x240028cc
 8003094:	240029ce 	.word	0x240029ce
 8003098:	240029cc 	.word	0x240029cc
 800309c:	2400052c 	.word	0x2400052c

080030a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030a4:	b672      	cpsid	i
}
 80030a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
      	/* User can add his own implementation to report the HAL error return state */
      	__disable_irq();
      	while (1)
 80030a8:	bf00      	nop
 80030aa:	e7fd      	b.n	80030a8 <Error_Handler+0x8>

080030ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b2:	4b0a      	ldr	r3, [pc, #40]	@ (80030dc <HAL_MspInit+0x30>)
 80030b4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80030b8:	4a08      	ldr	r2, [pc, #32]	@ (80030dc <HAL_MspInit+0x30>)
 80030ba:	f043 0302 	orr.w	r3, r3, #2
 80030be:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80030c2:	4b06      	ldr	r3, [pc, #24]	@ (80030dc <HAL_MspInit+0x30>)
 80030c4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80030c8:	f003 0302 	and.w	r3, r3, #2
 80030cc:	607b      	str	r3, [r7, #4]
 80030ce:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030d0:	bf00      	nop
 80030d2:	370c      	adds	r7, #12
 80030d4:	46bd      	mov	sp, r7
 80030d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030da:	4770      	bx	lr
 80030dc:	58024400 	.word	0x58024400

080030e0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030e0:	b580      	push	{r7, lr}
 80030e2:	b08a      	sub	sp, #40	@ 0x28
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030e8:	f107 0314 	add.w	r3, r7, #20
 80030ec:	2200      	movs	r2, #0
 80030ee:	601a      	str	r2, [r3, #0]
 80030f0:	605a      	str	r2, [r3, #4]
 80030f2:	609a      	str	r2, [r3, #8]
 80030f4:	60da      	str	r2, [r3, #12]
 80030f6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	4a1c      	ldr	r2, [pc, #112]	@ (8003170 <HAL_ADC_MspInit+0x90>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d131      	bne.n	8003166 <HAL_ADC_MspInit+0x86>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003102:	4b1c      	ldr	r3, [pc, #112]	@ (8003174 <HAL_ADC_MspInit+0x94>)
 8003104:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003108:	4a1a      	ldr	r2, [pc, #104]	@ (8003174 <HAL_ADC_MspInit+0x94>)
 800310a:	f043 0320 	orr.w	r3, r3, #32
 800310e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8003112:	4b18      	ldr	r3, [pc, #96]	@ (8003174 <HAL_ADC_MspInit+0x94>)
 8003114:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003118:	f003 0320 	and.w	r3, r3, #32
 800311c:	613b      	str	r3, [r7, #16]
 800311e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003120:	4b14      	ldr	r3, [pc, #80]	@ (8003174 <HAL_ADC_MspInit+0x94>)
 8003122:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003126:	4a13      	ldr	r2, [pc, #76]	@ (8003174 <HAL_ADC_MspInit+0x94>)
 8003128:	f043 0301 	orr.w	r3, r3, #1
 800312c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003130:	4b10      	ldr	r3, [pc, #64]	@ (8003174 <HAL_ADC_MspInit+0x94>)
 8003132:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	60fb      	str	r3, [r7, #12]
 800313c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_INP16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800313e:	2301      	movs	r3, #1
 8003140:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003142:	2303      	movs	r3, #3
 8003144:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003146:	2300      	movs	r3, #0
 8003148:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800314a:	f107 0314 	add.w	r3, r7, #20
 800314e:	4619      	mov	r1, r3
 8003150:	4809      	ldr	r0, [pc, #36]	@ (8003178 <HAL_ADC_MspInit+0x98>)
 8003152:	f003 fbf1 	bl	8006938 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003156:	2200      	movs	r2, #0
 8003158:	2100      	movs	r1, #0
 800315a:	2012      	movs	r0, #18
 800315c:	f002 fc41 	bl	80059e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003160:	2012      	movs	r0, #18
 8003162:	f002 fc58 	bl	8005a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003166:	bf00      	nop
 8003168:	3728      	adds	r7, #40	@ 0x28
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40022000 	.word	0x40022000
 8003174:	58024400 	.word	0x58024400
 8003178:	58020000 	.word	0x58020000

0800317c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b08a      	sub	sp, #40	@ 0x28
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003184:	f107 0314 	add.w	r3, r7, #20
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	605a      	str	r2, [r3, #4]
 800318e:	609a      	str	r2, [r3, #8]
 8003190:	60da      	str	r2, [r3, #12]
 8003192:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a1c      	ldr	r2, [pc, #112]	@ (800320c <HAL_DAC_MspInit+0x90>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d131      	bne.n	8003202 <HAL_DAC_MspInit+0x86>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC12_CLK_ENABLE();
 800319e:	4b1c      	ldr	r3, [pc, #112]	@ (8003210 <HAL_DAC_MspInit+0x94>)
 80031a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80031a4:	4a1a      	ldr	r2, [pc, #104]	@ (8003210 <HAL_DAC_MspInit+0x94>)
 80031a6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80031aa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80031ae:	4b18      	ldr	r3, [pc, #96]	@ (8003210 <HAL_DAC_MspInit+0x94>)
 80031b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80031b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031b8:	613b      	str	r3, [r7, #16]
 80031ba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031bc:	4b14      	ldr	r3, [pc, #80]	@ (8003210 <HAL_DAC_MspInit+0x94>)
 80031be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031c2:	4a13      	ldr	r2, [pc, #76]	@ (8003210 <HAL_DAC_MspInit+0x94>)
 80031c4:	f043 0301 	orr.w	r3, r3, #1
 80031c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80031cc:	4b10      	ldr	r3, [pc, #64]	@ (8003210 <HAL_DAC_MspInit+0x94>)
 80031ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80031d2:	f003 0301 	and.w	r3, r3, #1
 80031d6:	60fb      	str	r3, [r7, #12]
 80031d8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80031da:	2310      	movs	r3, #16
 80031dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80031de:	2303      	movs	r3, #3
 80031e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e2:	2300      	movs	r3, #0
 80031e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031e6:	f107 0314 	add.w	r3, r7, #20
 80031ea:	4619      	mov	r1, r3
 80031ec:	4809      	ldr	r0, [pc, #36]	@ (8003214 <HAL_DAC_MspInit+0x98>)
 80031ee:	f003 fba3 	bl	8006938 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80031f2:	2200      	movs	r2, #0
 80031f4:	2100      	movs	r1, #0
 80031f6:	2036      	movs	r0, #54	@ 0x36
 80031f8:	f002 fbf3 	bl	80059e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80031fc:	2036      	movs	r0, #54	@ 0x36
 80031fe:	f002 fc0a 	bl	8005a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8003202:	bf00      	nop
 8003204:	3728      	adds	r7, #40	@ 0x28
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	40007400 	.word	0x40007400
 8003210:	58024400 	.word	0x58024400
 8003214:	58020000 	.word	0x58020000

08003218 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b08c      	sub	sp, #48	@ 0x30
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003220:	f107 031c 	add.w	r3, r7, #28
 8003224:	2200      	movs	r2, #0
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	605a      	str	r2, [r3, #4]
 800322a:	609a      	str	r2, [r3, #8]
 800322c:	60da      	str	r2, [r3, #12]
 800322e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a7b      	ldr	r2, [pc, #492]	@ (8003424 <HAL_SPI_MspInit+0x20c>)
 8003236:	4293      	cmp	r3, r2
 8003238:	f040 809d 	bne.w	8003376 <HAL_SPI_MspInit+0x15e>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800323c:	4b7a      	ldr	r3, [pc, #488]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 800323e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003242:	4a79      	ldr	r2, [pc, #484]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 8003244:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003248:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800324c:	4b76      	ldr	r3, [pc, #472]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 800324e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003252:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003256:	61bb      	str	r3, [r7, #24]
 8003258:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800325a:	4b73      	ldr	r3, [pc, #460]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 800325c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003260:	4a71      	ldr	r2, [pc, #452]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 8003262:	f043 0301 	orr.w	r3, r3, #1
 8003266:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800326a:	4b6f      	ldr	r3, [pc, #444]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 800326c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003270:	f003 0301 	and.w	r3, r3, #1
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003278:	23e0      	movs	r3, #224	@ 0xe0
 800327a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800327c:	2302      	movs	r3, #2
 800327e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003280:	2302      	movs	r3, #2
 8003282:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003284:	2301      	movs	r3, #1
 8003286:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003288:	2305      	movs	r3, #5
 800328a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800328c:	f107 031c 	add.w	r3, r7, #28
 8003290:	4619      	mov	r1, r3
 8003292:	4866      	ldr	r0, [pc, #408]	@ (800342c <HAL_SPI_MspInit+0x214>)
 8003294:	f003 fb50 	bl	8006938 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */



    if(pullstart == 0)
 8003298:	4b65      	ldr	r3, [pc, #404]	@ (8003430 <HAL_SPI_MspInit+0x218>)
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d120      	bne.n	80032e2 <HAL_SPI_MspInit+0xca>
    {
        GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80032a0:	23a0      	movs	r3, #160	@ 0xa0
 80032a2:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a4:	2302      	movs	r3, #2
 80032a6:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80032a8:	2302      	movs	r3, #2
 80032aa:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ac:	2303      	movs	r3, #3
 80032ae:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032b0:	2305      	movs	r3, #5
 80032b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032b4:	f107 031c 	add.w	r3, r7, #28
 80032b8:	4619      	mov	r1, r3
 80032ba:	485c      	ldr	r0, [pc, #368]	@ (800342c <HAL_SPI_MspInit+0x214>)
 80032bc:	f003 fb3c 	bl	8006938 <HAL_GPIO_Init>

        GPIO_InitStruct.Pin = GPIO_PIN_4;
 80032c0:	2310      	movs	r3, #16
 80032c2:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c4:	2302      	movs	r3, #2
 80032c6:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80032c8:	2302      	movs	r3, #2
 80032ca:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032cc:	2303      	movs	r3, #3
 80032ce:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032d0:	2305      	movs	r3, #5
 80032d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032d4:	f107 031c 	add.w	r3, r7, #28
 80032d8:	4619      	mov	r1, r3
 80032da:	4856      	ldr	r0, [pc, #344]	@ (8003434 <HAL_SPI_MspInit+0x21c>)
 80032dc:	f003 fb2c 	bl	8006938 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80032e0:	e09c      	b.n	800341c <HAL_SPI_MspInit+0x204>
    } else if( pullstart == 1 )
 80032e2:	4b53      	ldr	r3, [pc, #332]	@ (8003430 <HAL_SPI_MspInit+0x218>)
 80032e4:	781b      	ldrb	r3, [r3, #0]
 80032e6:	2b01      	cmp	r3, #1
 80032e8:	d120      	bne.n	800332c <HAL_SPI_MspInit+0x114>
        GPIO_InitStruct.Pin = GPIO_PIN_5;
 80032ea:	2320      	movs	r3, #32
 80032ec:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ee:	2302      	movs	r3, #2
 80032f0:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032f2:	2301      	movs	r3, #1
 80032f4:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032f6:	2303      	movs	r3, #3
 80032f8:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80032fa:	2305      	movs	r3, #5
 80032fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032fe:	f107 031c 	add.w	r3, r7, #28
 8003302:	4619      	mov	r1, r3
 8003304:	4849      	ldr	r0, [pc, #292]	@ (800342c <HAL_SPI_MspInit+0x214>)
 8003306:	f003 fb17 	bl	8006938 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = GPIO_PIN_4;
 800330a:	2310      	movs	r3, #16
 800330c:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330e:	2302      	movs	r3, #2
 8003310:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003312:	2302      	movs	r3, #2
 8003314:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003316:	2303      	movs	r3, #3
 8003318:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800331a:	2305      	movs	r3, #5
 800331c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800331e:	f107 031c 	add.w	r3, r7, #28
 8003322:	4619      	mov	r1, r3
 8003324:	4843      	ldr	r0, [pc, #268]	@ (8003434 <HAL_SPI_MspInit+0x21c>)
 8003326:	f003 fb07 	bl	8006938 <HAL_GPIO_Init>
}
 800332a:	e077      	b.n	800341c <HAL_SPI_MspInit+0x204>
    } else if( pullstart == 2 )
 800332c:	4b40      	ldr	r3, [pc, #256]	@ (8003430 <HAL_SPI_MspInit+0x218>)
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	2b02      	cmp	r3, #2
 8003332:	d173      	bne.n	800341c <HAL_SPI_MspInit+0x204>
        GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003334:	2320      	movs	r3, #32
 8003336:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003338:	2302      	movs	r3, #2
 800333a:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 800333c:	2301      	movs	r3, #1
 800333e:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003340:	2303      	movs	r3, #3
 8003342:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003344:	2305      	movs	r3, #5
 8003346:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003348:	f107 031c 	add.w	r3, r7, #28
 800334c:	4619      	mov	r1, r3
 800334e:	4837      	ldr	r0, [pc, #220]	@ (800342c <HAL_SPI_MspInit+0x214>)
 8003350:	f003 faf2 	bl	8006938 <HAL_GPIO_Init>
        GPIO_InitStruct.Pin = GPIO_PIN_4 | GPIO_PIN_7;
 8003354:	2390      	movs	r3, #144	@ 0x90
 8003356:	61fb      	str	r3, [r7, #28]
        GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003358:	2302      	movs	r3, #2
 800335a:	623b      	str	r3, [r7, #32]
        GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800335c:	2302      	movs	r3, #2
 800335e:	627b      	str	r3, [r7, #36]	@ 0x24
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003360:	2303      	movs	r3, #3
 8003362:	62bb      	str	r3, [r7, #40]	@ 0x28
        GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003364:	2305      	movs	r3, #5
 8003366:	62fb      	str	r3, [r7, #44]	@ 0x2c
        HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003368:	f107 031c 	add.w	r3, r7, #28
 800336c:	4619      	mov	r1, r3
 800336e:	4831      	ldr	r0, [pc, #196]	@ (8003434 <HAL_SPI_MspInit+0x21c>)
 8003370:	f003 fae2 	bl	8006938 <HAL_GPIO_Init>
}
 8003374:	e052      	b.n	800341c <HAL_SPI_MspInit+0x204>
  else if(hspi->Instance==SPI2)
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a2f      	ldr	r2, [pc, #188]	@ (8003438 <HAL_SPI_MspInit+0x220>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d14d      	bne.n	800341c <HAL_SPI_MspInit+0x204>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003380:	4b29      	ldr	r3, [pc, #164]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 8003382:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003386:	4a28      	ldr	r2, [pc, #160]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 8003388:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800338c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003390:	4b25      	ldr	r3, [pc, #148]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 8003392:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003396:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800339a:	613b      	str	r3, [r7, #16]
 800339c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800339e:	4b22      	ldr	r3, [pc, #136]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 80033a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033a4:	4a20      	ldr	r2, [pc, #128]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 80033a6:	f043 0304 	orr.w	r3, r3, #4
 80033aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80033ae:	4b1e      	ldr	r3, [pc, #120]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 80033b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033b4:	f003 0304 	and.w	r3, r3, #4
 80033b8:	60fb      	str	r3, [r7, #12]
 80033ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 80033be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033c2:	4a19      	ldr	r2, [pc, #100]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 80033c4:	f043 0302 	orr.w	r3, r3, #2
 80033c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80033cc:	4b16      	ldr	r3, [pc, #88]	@ (8003428 <HAL_SPI_MspInit+0x210>)
 80033ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80033d2:	f003 0302 	and.w	r3, r3, #2
 80033d6:	60bb      	str	r3, [r7, #8]
 80033d8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80033da:	2302      	movs	r3, #2
 80033dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033de:	2302      	movs	r3, #2
 80033e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80033e2:	2302      	movs	r3, #2
 80033e4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80033e6:	2301      	movs	r3, #1
 80033e8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033ea:	2305      	movs	r3, #5
 80033ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033ee:	f107 031c 	add.w	r3, r7, #28
 80033f2:	4619      	mov	r1, r3
 80033f4:	4811      	ldr	r0, [pc, #68]	@ (800343c <HAL_SPI_MspInit+0x224>)
 80033f6:	f003 fa9f 	bl	8006938 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80033fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80033fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003400:	2302      	movs	r3, #2
 8003402:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003404:	2302      	movs	r3, #2
 8003406:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003408:	2301      	movs	r3, #1
 800340a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800340c:	2305      	movs	r3, #5
 800340e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003410:	f107 031c 	add.w	r3, r7, #28
 8003414:	4619      	mov	r1, r3
 8003416:	4807      	ldr	r0, [pc, #28]	@ (8003434 <HAL_SPI_MspInit+0x21c>)
 8003418:	f003 fa8e 	bl	8006938 <HAL_GPIO_Init>
}
 800341c:	bf00      	nop
 800341e:	3730      	adds	r7, #48	@ 0x30
 8003420:	46bd      	mov	sp, r7
 8003422:	bd80      	pop	{r7, pc}
 8003424:	40013000 	.word	0x40013000
 8003428:	58024400 	.word	0x58024400
 800342c:	58020000 	.word	0x58020000
 8003430:	240025a8 	.word	0x240025a8
 8003434:	58020400 	.word	0x58020400
 8003438:	40003800 	.word	0x40003800
 800343c:	58020800 	.word	0x58020800

08003440 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a14      	ldr	r2, [pc, #80]	@ (80034a0 <HAL_SPI_MspDeInit+0x60>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d10c      	bne.n	800346c <HAL_SPI_MspDeInit+0x2c>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8003452:	4b14      	ldr	r3, [pc, #80]	@ (80034a4 <HAL_SPI_MspDeInit+0x64>)
 8003454:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003458:	4a12      	ldr	r2, [pc, #72]	@ (80034a4 <HAL_SPI_MspDeInit+0x64>)
 800345a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800345e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8003462:	21e0      	movs	r1, #224	@ 0xe0
 8003464:	4810      	ldr	r0, [pc, #64]	@ (80034a8 <HAL_SPI_MspDeInit+0x68>)
 8003466:	f003 fc0f 	bl	8006c88 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI2_MspDeInit 1 */

  /* USER CODE END SPI2_MspDeInit 1 */
  }

}
 800346a:	e015      	b.n	8003498 <HAL_SPI_MspDeInit+0x58>
  else if(hspi->Instance==SPI2)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a0e      	ldr	r2, [pc, #56]	@ (80034ac <HAL_SPI_MspDeInit+0x6c>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d110      	bne.n	8003498 <HAL_SPI_MspDeInit+0x58>
    __HAL_RCC_SPI2_CLK_DISABLE();
 8003476:	4b0b      	ldr	r3, [pc, #44]	@ (80034a4 <HAL_SPI_MspDeInit+0x64>)
 8003478:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800347c:	4a09      	ldr	r2, [pc, #36]	@ (80034a4 <HAL_SPI_MspDeInit+0x64>)
 800347e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003482:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_1);
 8003486:	2102      	movs	r1, #2
 8003488:	4809      	ldr	r0, [pc, #36]	@ (80034b0 <HAL_SPI_MspDeInit+0x70>)
 800348a:	f003 fbfd 	bl	8006c88 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 800348e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003492:	4808      	ldr	r0, [pc, #32]	@ (80034b4 <HAL_SPI_MspDeInit+0x74>)
 8003494:	f003 fbf8 	bl	8006c88 <HAL_GPIO_DeInit>
}
 8003498:	bf00      	nop
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40013000 	.word	0x40013000
 80034a4:	58024400 	.word	0x58024400
 80034a8:	58020000 	.word	0x58020000
 80034ac:	40003800 	.word	0x40003800
 80034b0:	58020800 	.word	0x58020800
 80034b4:	58020400 	.word	0x58020400

080034b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b084      	sub	sp, #16
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a1d      	ldr	r2, [pc, #116]	@ (800353c <HAL_TIM_Base_MspInit+0x84>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d117      	bne.n	80034fa <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003540 <HAL_TIM_Base_MspInit+0x88>)
 80034cc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80034d0:	4a1b      	ldr	r2, [pc, #108]	@ (8003540 <HAL_TIM_Base_MspInit+0x88>)
 80034d2:	f043 0302 	orr.w	r3, r3, #2
 80034d6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80034da:	4b19      	ldr	r3, [pc, #100]	@ (8003540 <HAL_TIM_Base_MspInit+0x88>)
 80034dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80034e0:	f003 0302 	and.w	r3, r3, #2
 80034e4:	60fb      	str	r3, [r7, #12]
 80034e6:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80034e8:	2200      	movs	r2, #0
 80034ea:	2100      	movs	r1, #0
 80034ec:	201d      	movs	r0, #29
 80034ee:	f002 fa78 	bl	80059e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80034f2:	201d      	movs	r0, #29
 80034f4:	f002 fa8f 	bl	8005a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80034f8:	e01b      	b.n	8003532 <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM6)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a11      	ldr	r2, [pc, #68]	@ (8003544 <HAL_TIM_Base_MspInit+0x8c>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d116      	bne.n	8003532 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003504:	4b0e      	ldr	r3, [pc, #56]	@ (8003540 <HAL_TIM_Base_MspInit+0x88>)
 8003506:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800350a:	4a0d      	ldr	r2, [pc, #52]	@ (8003540 <HAL_TIM_Base_MspInit+0x88>)
 800350c:	f043 0310 	orr.w	r3, r3, #16
 8003510:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003514:	4b0a      	ldr	r3, [pc, #40]	@ (8003540 <HAL_TIM_Base_MspInit+0x88>)
 8003516:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800351a:	f003 0310 	and.w	r3, r3, #16
 800351e:	60bb      	str	r3, [r7, #8]
 8003520:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8003522:	2200      	movs	r2, #0
 8003524:	2100      	movs	r1, #0
 8003526:	2036      	movs	r0, #54	@ 0x36
 8003528:	f002 fa5b 	bl	80059e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800352c:	2036      	movs	r0, #54	@ 0x36
 800352e:	f002 fa72 	bl	8005a16 <HAL_NVIC_EnableIRQ>
}
 8003532:	bf00      	nop
 8003534:	3710      	adds	r7, #16
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	40000400 	.word	0x40000400
 8003540:	58024400 	.word	0x58024400
 8003544:	40001000 	.word	0x40001000

08003548 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b0ba      	sub	sp, #232	@ 0xe8
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003550:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8003554:	2200      	movs	r2, #0
 8003556:	601a      	str	r2, [r3, #0]
 8003558:	605a      	str	r2, [r3, #4]
 800355a:	609a      	str	r2, [r3, #8]
 800355c:	60da      	str	r2, [r3, #12]
 800355e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003560:	f107 0320 	add.w	r3, r7, #32
 8003564:	22b4      	movs	r2, #180	@ 0xb4
 8003566:	2100      	movs	r1, #0
 8003568:	4618      	mov	r0, r3
 800356a:	f00b fa7a 	bl	800ea62 <memset>
  if(huart->Instance==USART1)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a60      	ldr	r2, [pc, #384]	@ (80036f4 <HAL_UART_MspInit+0x1ac>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d14b      	bne.n	8003610 <HAL_UART_MspInit+0xc8>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003578:	2301      	movs	r3, #1
 800357a:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 800357c:	2300      	movs	r3, #0
 800357e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003582:	f107 0320 	add.w	r3, r7, #32
 8003586:	4618      	mov	r0, r3
 8003588:	f004 fc0e 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d001      	beq.n	8003596 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003592:	f7ff fd85 	bl	80030a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003596:	4b58      	ldr	r3, [pc, #352]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 8003598:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800359c:	4a56      	ldr	r2, [pc, #344]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 800359e:	f043 0310 	orr.w	r3, r3, #16
 80035a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80035a6:	4b54      	ldr	r3, [pc, #336]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 80035a8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80035ac:	f003 0310 	and.w	r3, r3, #16
 80035b0:	61fb      	str	r3, [r7, #28]
 80035b2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035b4:	4b50      	ldr	r3, [pc, #320]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 80035b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035ba:	4a4f      	ldr	r2, [pc, #316]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 80035bc:	f043 0302 	orr.w	r3, r3, #2
 80035c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80035c4:	4b4c      	ldr	r3, [pc, #304]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 80035c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80035ca:	f003 0302 	and.w	r3, r3, #2
 80035ce:	61bb      	str	r3, [r7, #24]
 80035d0:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80035d2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80035d6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035da:	2302      	movs	r3, #2
 80035dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e0:	2300      	movs	r3, #0
 80035e2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e6:	2300      	movs	r3, #0
 80035e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80035ec:	2304      	movs	r3, #4
 80035ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035f2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80035f6:	4619      	mov	r1, r3
 80035f8:	4840      	ldr	r0, [pc, #256]	@ (80036fc <HAL_UART_MspInit+0x1b4>)
 80035fa:	f003 f99d 	bl	8006938 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80035fe:	2200      	movs	r2, #0
 8003600:	2100      	movs	r1, #0
 8003602:	2025      	movs	r0, #37	@ 0x25
 8003604:	f002 f9ed 	bl	80059e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003608:	2025      	movs	r0, #37	@ 0x25
 800360a:	f002 fa04 	bl	8005a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800360e:	e06c      	b.n	80036ea <HAL_UART_MspInit+0x1a2>
  else if(huart->Instance==USART3)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	4a3a      	ldr	r2, [pc, #232]	@ (8003700 <HAL_UART_MspInit+0x1b8>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d167      	bne.n	80036ea <HAL_UART_MspInit+0x1a2>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800361a:	2302      	movs	r3, #2
 800361c:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800361e:	2300      	movs	r3, #0
 8003620:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003624:	f107 0320 	add.w	r3, r7, #32
 8003628:	4618      	mov	r0, r3
 800362a:	f004 fbbd 	bl	8007da8 <HAL_RCCEx_PeriphCLKConfig>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8003634:	f7ff fd34 	bl	80030a0 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003638:	4b2f      	ldr	r3, [pc, #188]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 800363a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800363e:	4a2e      	ldr	r2, [pc, #184]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 8003640:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003644:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003648:	4b2b      	ldr	r3, [pc, #172]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 800364a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800364e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003652:	617b      	str	r3, [r7, #20]
 8003654:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003656:	4b28      	ldr	r3, [pc, #160]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 8003658:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800365c:	4a26      	ldr	r2, [pc, #152]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 800365e:	f043 0302 	orr.w	r3, r3, #2
 8003662:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003666:	4b24      	ldr	r3, [pc, #144]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 8003668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800366c:	f003 0302 	and.w	r3, r3, #2
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003674:	4b20      	ldr	r3, [pc, #128]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 8003676:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800367a:	4a1f      	ldr	r2, [pc, #124]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 800367c:	f043 0304 	orr.w	r3, r3, #4
 8003680:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003684:	4b1c      	ldr	r3, [pc, #112]	@ (80036f8 <HAL_UART_MspInit+0x1b0>)
 8003686:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800368a:	f003 0304 	and.w	r3, r3, #4
 800368e:	60fb      	str	r3, [r7, #12]
 8003690:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003692:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003696:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800369a:	2302      	movs	r3, #2
 800369c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a0:	2300      	movs	r3, #0
 80036a2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036a6:	2302      	movs	r3, #2
 80036a8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80036ac:	2307      	movs	r3, #7
 80036ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80036b2:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80036b6:	4619      	mov	r1, r3
 80036b8:	4810      	ldr	r0, [pc, #64]	@ (80036fc <HAL_UART_MspInit+0x1b4>)
 80036ba:	f003 f93d 	bl	8006938 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80036be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80036c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036c6:	2302      	movs	r3, #2
 80036c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036cc:	2300      	movs	r3, #0
 80036ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80036d2:	2302      	movs	r3, #2
 80036d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80036d8:	2307      	movs	r3, #7
 80036da:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036de:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80036e2:	4619      	mov	r1, r3
 80036e4:	4807      	ldr	r0, [pc, #28]	@ (8003704 <HAL_UART_MspInit+0x1bc>)
 80036e6:	f003 f927 	bl	8006938 <HAL_GPIO_Init>
}
 80036ea:	bf00      	nop
 80036ec:	37e8      	adds	r7, #232	@ 0xe8
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}
 80036f2:	bf00      	nop
 80036f4:	40011000 	.word	0x40011000
 80036f8:	58024400 	.word	0x58024400
 80036fc:	58020400 	.word	0x58020400
 8003700:	40004800 	.word	0x40004800
 8003704:	58020800 	.word	0x58020800

08003708 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003708:	b480      	push	{r7}
 800370a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800370c:	bf00      	nop
 800370e:	e7fd      	b.n	800370c <NMI_Handler+0x4>

08003710 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003714:	bf00      	nop
 8003716:	e7fd      	b.n	8003714 <HardFault_Handler+0x4>

08003718 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800371c:	bf00      	nop
 800371e:	e7fd      	b.n	800371c <MemManage_Handler+0x4>

08003720 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003720:	b480      	push	{r7}
 8003722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003724:	bf00      	nop
 8003726:	e7fd      	b.n	8003724 <BusFault_Handler+0x4>

08003728 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003728:	b480      	push	{r7}
 800372a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800372c:	bf00      	nop
 800372e:	e7fd      	b.n	800372c <UsageFault_Handler+0x4>

08003730 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003730:	b480      	push	{r7}
 8003732:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003734:	bf00      	nop
 8003736:	46bd      	mov	sp, r7
 8003738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373c:	4770      	bx	lr

0800373e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800373e:	b480      	push	{r7}
 8003740:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003742:	bf00      	nop
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr

0800374c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003750:	bf00      	nop
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr

0800375a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800375a:	b580      	push	{r7, lr}
 800375c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800375e:	f000 f9f1 	bl	8003b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003762:	bf00      	nop
 8003764:	bd80      	pop	{r7, pc}
	...

08003768 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_SET);
	HAL_Delay(9000);
	HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_RESET);
	*/
  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800376c:	4802      	ldr	r0, [pc, #8]	@ (8003778 <ADC_IRQHandler+0x10>)
 800376e:	f000 febd 	bl	80044ec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */
  //HAL_Delay(9000);
  //HAL_GPIO_WritePin(GPIOD, LED_CH6_Pin, GPIO_PIN_SET);

  /* USER CODE END ADC_IRQn 1 */
}
 8003772:	bf00      	nop
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	24000300 	.word	0x24000300

0800377c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003780:	4802      	ldr	r0, [pc, #8]	@ (800378c <TIM3_IRQHandler+0x10>)
 8003782:	f007 f863 	bl	800a84c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003786:	bf00      	nop
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	24000494 	.word	0x24000494

08003790 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003794:	4802      	ldr	r0, [pc, #8]	@ (80037a0 <USART1_IRQHandler+0x10>)
 8003796:	f007 fddd 	bl	800b354 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800379a:	bf00      	nop
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	2400052c 	.word	0x2400052c

080037a4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac1);
 80037a8:	4803      	ldr	r0, [pc, #12]	@ (80037b8 <TIM6_DAC_IRQHandler+0x14>)
 80037aa:	f002 f9c2 	bl	8005b32 <HAL_DAC_IRQHandler>
  HAL_TIM_IRQHandler(&htim6);
 80037ae:	4803      	ldr	r0, [pc, #12]	@ (80037bc <TIM6_DAC_IRQHandler+0x18>)
 80037b0:	f007 f84c 	bl	800a84c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80037b4:	bf00      	nop
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	24000370 	.word	0x24000370
 80037bc:	240004e0 	.word	0x240004e0

080037c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80037c0:	b480      	push	{r7}
 80037c2:	af00      	add	r7, sp, #0
	return 1;
 80037c4:	2301      	movs	r3, #1
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <_kill>:

int _kill(int pid, int sig)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80037da:	f00b f9a5 	bl	800eb28 <__errno>
 80037de:	4603      	mov	r3, r0
 80037e0:	2216      	movs	r2, #22
 80037e2:	601a      	str	r2, [r3, #0]
	return -1;
 80037e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3708      	adds	r7, #8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <_exit>:

void _exit (int status)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80037f8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80037fc:	6878      	ldr	r0, [r7, #4]
 80037fe:	f7ff ffe7 	bl	80037d0 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003802:	bf00      	nop
 8003804:	e7fd      	b.n	8003802 <_exit+0x12>

08003806 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003806:	b580      	push	{r7, lr}
 8003808:	b086      	sub	sp, #24
 800380a:	af00      	add	r7, sp, #0
 800380c:	60f8      	str	r0, [r7, #12]
 800380e:	60b9      	str	r1, [r7, #8]
 8003810:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003812:	2300      	movs	r3, #0
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	e00a      	b.n	800382e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003818:	f3af 8000 	nop.w
 800381c:	4601      	mov	r1, r0
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	1c5a      	adds	r2, r3, #1
 8003822:	60ba      	str	r2, [r7, #8]
 8003824:	b2ca      	uxtb	r2, r1
 8003826:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	3301      	adds	r3, #1
 800382c:	617b      	str	r3, [r7, #20]
 800382e:	697a      	ldr	r2, [r7, #20]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	429a      	cmp	r2, r3
 8003834:	dbf0      	blt.n	8003818 <_read+0x12>
	}

return len;
 8003836:	687b      	ldr	r3, [r7, #4]
}
 8003838:	4618      	mov	r0, r3
 800383a:	3718      	adds	r7, #24
 800383c:	46bd      	mov	sp, r7
 800383e:	bd80      	pop	{r7, pc}

08003840 <_close>:
	}
	return len;
}

int _close(int file)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
	return -1;
 8003848:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800384c:	4618      	mov	r0, r3
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr

08003858 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003858:	b480      	push	{r7}
 800385a:	b083      	sub	sp, #12
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
 8003860:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003868:	605a      	str	r2, [r3, #4]
	return 0;
 800386a:	2300      	movs	r3, #0
}
 800386c:	4618      	mov	r0, r3
 800386e:	370c      	adds	r7, #12
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <_isatty>:

int _isatty(int file)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
	return 1;
 8003880:	2301      	movs	r3, #1
}
 8003882:	4618      	mov	r0, r3
 8003884:	370c      	adds	r7, #12
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr

0800388e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800388e:	b480      	push	{r7}
 8003890:	b085      	sub	sp, #20
 8003892:	af00      	add	r7, sp, #0
 8003894:	60f8      	str	r0, [r7, #12]
 8003896:	60b9      	str	r1, [r7, #8]
 8003898:	607a      	str	r2, [r7, #4]
	return 0;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3714      	adds	r7, #20
 80038a0:	46bd      	mov	sp, r7
 80038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a6:	4770      	bx	lr

080038a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b086      	sub	sp, #24
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038b0:	4a14      	ldr	r2, [pc, #80]	@ (8003904 <_sbrk+0x5c>)
 80038b2:	4b15      	ldr	r3, [pc, #84]	@ (8003908 <_sbrk+0x60>)
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80038b8:	697b      	ldr	r3, [r7, #20]
 80038ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80038bc:	4b13      	ldr	r3, [pc, #76]	@ (800390c <_sbrk+0x64>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d102      	bne.n	80038ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038c4:	4b11      	ldr	r3, [pc, #68]	@ (800390c <_sbrk+0x64>)
 80038c6:	4a12      	ldr	r2, [pc, #72]	@ (8003910 <_sbrk+0x68>)
 80038c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038ca:	4b10      	ldr	r3, [pc, #64]	@ (800390c <_sbrk+0x64>)
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4413      	add	r3, r2
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	429a      	cmp	r2, r3
 80038d6:	d207      	bcs.n	80038e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038d8:	f00b f926 	bl	800eb28 <__errno>
 80038dc:	4603      	mov	r3, r0
 80038de:	220c      	movs	r2, #12
 80038e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80038e6:	e009      	b.n	80038fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038e8:	4b08      	ldr	r3, [pc, #32]	@ (800390c <_sbrk+0x64>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038ee:	4b07      	ldr	r3, [pc, #28]	@ (800390c <_sbrk+0x64>)
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4413      	add	r3, r2
 80038f6:	4a05      	ldr	r2, [pc, #20]	@ (800390c <_sbrk+0x64>)
 80038f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80038fa:	68fb      	ldr	r3, [r7, #12]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	24050000 	.word	0x24050000
 8003908:	00000400 	.word	0x00000400
 800390c:	24002a9c 	.word	0x24002a9c
 8003910:	24002bf0 	.word	0x24002bf0

08003914 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003914:	b480      	push	{r7}
 8003916:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003918:	4b34      	ldr	r3, [pc, #208]	@ (80039ec <SystemInit+0xd8>)
 800391a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800391e:	4a33      	ldr	r2, [pc, #204]	@ (80039ec <SystemInit+0xd8>)
 8003920:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003924:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003928:	4b31      	ldr	r3, [pc, #196]	@ (80039f0 <SystemInit+0xdc>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 030f 	and.w	r3, r3, #15
 8003930:	2b06      	cmp	r3, #6
 8003932:	d807      	bhi.n	8003944 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8003934:	4b2e      	ldr	r3, [pc, #184]	@ (80039f0 <SystemInit+0xdc>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f023 030f 	bic.w	r3, r3, #15
 800393c:	4a2c      	ldr	r2, [pc, #176]	@ (80039f0 <SystemInit+0xdc>)
 800393e:	f043 0307 	orr.w	r3, r3, #7
 8003942:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8003944:	4b2b      	ldr	r3, [pc, #172]	@ (80039f4 <SystemInit+0xe0>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	4a2a      	ldr	r2, [pc, #168]	@ (80039f4 <SystemInit+0xe0>)
 800394a:	f043 0301 	orr.w	r3, r3, #1
 800394e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003950:	4b28      	ldr	r3, [pc, #160]	@ (80039f4 <SystemInit+0xe0>)
 8003952:	2200      	movs	r2, #0
 8003954:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8003956:	4b27      	ldr	r3, [pc, #156]	@ (80039f4 <SystemInit+0xe0>)
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	4926      	ldr	r1, [pc, #152]	@ (80039f4 <SystemInit+0xe0>)
 800395c:	4b26      	ldr	r3, [pc, #152]	@ (80039f8 <SystemInit+0xe4>)
 800395e:	4013      	ands	r3, r2
 8003960:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003962:	4b23      	ldr	r3, [pc, #140]	@ (80039f0 <SystemInit+0xdc>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f003 0308 	and.w	r3, r3, #8
 800396a:	2b00      	cmp	r3, #0
 800396c:	d007      	beq.n	800397e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800396e:	4b20      	ldr	r3, [pc, #128]	@ (80039f0 <SystemInit+0xdc>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f023 030f 	bic.w	r3, r3, #15
 8003976:	4a1e      	ldr	r2, [pc, #120]	@ (80039f0 <SystemInit+0xdc>)
 8003978:	f043 0307 	orr.w	r3, r3, #7
 800397c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800397e:	4b1d      	ldr	r3, [pc, #116]	@ (80039f4 <SystemInit+0xe0>)
 8003980:	2200      	movs	r2, #0
 8003982:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8003984:	4b1b      	ldr	r3, [pc, #108]	@ (80039f4 <SystemInit+0xe0>)
 8003986:	2200      	movs	r2, #0
 8003988:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800398a:	4b1a      	ldr	r3, [pc, #104]	@ (80039f4 <SystemInit+0xe0>)
 800398c:	2200      	movs	r2, #0
 800398e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8003990:	4b18      	ldr	r3, [pc, #96]	@ (80039f4 <SystemInit+0xe0>)
 8003992:	4a1a      	ldr	r2, [pc, #104]	@ (80039fc <SystemInit+0xe8>)
 8003994:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8003996:	4b17      	ldr	r3, [pc, #92]	@ (80039f4 <SystemInit+0xe0>)
 8003998:	4a19      	ldr	r2, [pc, #100]	@ (8003a00 <SystemInit+0xec>)
 800399a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800399c:	4b15      	ldr	r3, [pc, #84]	@ (80039f4 <SystemInit+0xe0>)
 800399e:	4a19      	ldr	r2, [pc, #100]	@ (8003a04 <SystemInit+0xf0>)
 80039a0:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80039a2:	4b14      	ldr	r3, [pc, #80]	@ (80039f4 <SystemInit+0xe0>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80039a8:	4b12      	ldr	r3, [pc, #72]	@ (80039f4 <SystemInit+0xe0>)
 80039aa:	4a16      	ldr	r2, [pc, #88]	@ (8003a04 <SystemInit+0xf0>)
 80039ac:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80039ae:	4b11      	ldr	r3, [pc, #68]	@ (80039f4 <SystemInit+0xe0>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80039b4:	4b0f      	ldr	r3, [pc, #60]	@ (80039f4 <SystemInit+0xe0>)
 80039b6:	4a13      	ldr	r2, [pc, #76]	@ (8003a04 <SystemInit+0xf0>)
 80039b8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80039ba:	4b0e      	ldr	r3, [pc, #56]	@ (80039f4 <SystemInit+0xe0>)
 80039bc:	2200      	movs	r2, #0
 80039be:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80039c0:	4b0c      	ldr	r3, [pc, #48]	@ (80039f4 <SystemInit+0xe0>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a0b      	ldr	r2, [pc, #44]	@ (80039f4 <SystemInit+0xe0>)
 80039c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039ca:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80039cc:	4b09      	ldr	r3, [pc, #36]	@ (80039f4 <SystemInit+0xe0>)
 80039ce:	2200      	movs	r2, #0
 80039d0:	661a      	str	r2, [r3, #96]	@ 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80039d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003a08 <SystemInit+0xf4>)
 80039d4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80039d8:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80039da:	4b04      	ldr	r3, [pc, #16]	@ (80039ec <SystemInit+0xd8>)
 80039dc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80039e0:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 80039e2:	bf00      	nop
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr
 80039ec:	e000ed00 	.word	0xe000ed00
 80039f0:	52002000 	.word	0x52002000
 80039f4:	58024400 	.word	0x58024400
 80039f8:	eaf6ed7f 	.word	0xeaf6ed7f
 80039fc:	02020200 	.word	0x02020200
 8003a00:	01ff0000 	.word	0x01ff0000
 8003a04:	01010280 	.word	0x01010280
 8003a08:	52004000 	.word	0x52004000

08003a0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8003a0c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003a44 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003a10:	f7ff ff80 	bl	8003914 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a14:	480c      	ldr	r0, [pc, #48]	@ (8003a48 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003a16:	490d      	ldr	r1, [pc, #52]	@ (8003a4c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003a18:	4a0d      	ldr	r2, [pc, #52]	@ (8003a50 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003a1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a1c:	e002      	b.n	8003a24 <LoopCopyDataInit>

08003a1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a22:	3304      	adds	r3, #4

08003a24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a28:	d3f9      	bcc.n	8003a1e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a2a:	4a0a      	ldr	r2, [pc, #40]	@ (8003a54 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003a2c:	4c0a      	ldr	r4, [pc, #40]	@ (8003a58 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003a2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a30:	e001      	b.n	8003a36 <LoopFillZerobss>

08003a32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a34:	3204      	adds	r2, #4

08003a36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a38:	d3fb      	bcc.n	8003a32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a3a:	f00b f87b 	bl	800eb34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a3e:	f7fe fd0b 	bl	8002458 <main>
  bx  lr
 8003a42:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003a44:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8003a48:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8003a4c:	240002c8 	.word	0x240002c8
  ldr r2, =_sidata
 8003a50:	080124bc 	.word	0x080124bc
  ldr r2, =_sbss
 8003a54:	240002c8 	.word	0x240002c8
  ldr r4, =_ebss
 8003a58:	24002bf0 	.word	0x24002bf0

08003a5c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a5c:	e7fe      	b.n	8003a5c <ADC3_IRQHandler>
	...

08003a60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a66:	2003      	movs	r0, #3
 8003a68:	f001 ffb0 	bl	80059cc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003a6c:	f003 ffc6 	bl	80079fc <HAL_RCC_GetSysClockFreq>
 8003a70:	4602      	mov	r2, r0
 8003a72:	4b15      	ldr	r3, [pc, #84]	@ (8003ac8 <HAL_Init+0x68>)
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	0a1b      	lsrs	r3, r3, #8
 8003a78:	f003 030f 	and.w	r3, r3, #15
 8003a7c:	4913      	ldr	r1, [pc, #76]	@ (8003acc <HAL_Init+0x6c>)
 8003a7e:	5ccb      	ldrb	r3, [r1, r3]
 8003a80:	f003 031f 	and.w	r3, r3, #31
 8003a84:	fa22 f303 	lsr.w	r3, r2, r3
 8003a88:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8003ac8 <HAL_Init+0x68>)
 8003a8c:	699b      	ldr	r3, [r3, #24]
 8003a8e:	f003 030f 	and.w	r3, r3, #15
 8003a92:	4a0e      	ldr	r2, [pc, #56]	@ (8003acc <HAL_Init+0x6c>)
 8003a94:	5cd3      	ldrb	r3, [r2, r3]
 8003a96:	f003 031f 	and.w	r3, r3, #31
 8003a9a:	687a      	ldr	r2, [r7, #4]
 8003a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8003aa0:	4a0b      	ldr	r2, [pc, #44]	@ (8003ad0 <HAL_Init+0x70>)
 8003aa2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003aa4:	4a0b      	ldr	r2, [pc, #44]	@ (8003ad4 <HAL_Init+0x74>)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003aaa:	200f      	movs	r0, #15
 8003aac:	f000 f814 	bl	8003ad8 <HAL_InitTick>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d001      	beq.n	8003aba <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	e002      	b.n	8003ac0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8003aba:	f7ff faf7 	bl	80030ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003abe:	2300      	movs	r3, #0
}
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}
 8003ac8:	58024400 	.word	0x58024400
 8003acc:	0801204c 	.word	0x0801204c
 8003ad0:	240000f4 	.word	0x240000f4
 8003ad4:	240000f0 	.word	0x240000f0

08003ad8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003ae0:	4b15      	ldr	r3, [pc, #84]	@ (8003b38 <HAL_InitTick+0x60>)
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d101      	bne.n	8003aec <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e021      	b.n	8003b30 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003aec:	4b13      	ldr	r3, [pc, #76]	@ (8003b3c <HAL_InitTick+0x64>)
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	4b11      	ldr	r3, [pc, #68]	@ (8003b38 <HAL_InitTick+0x60>)
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	4619      	mov	r1, r3
 8003af6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003afa:	fbb3 f3f1 	udiv	r3, r3, r1
 8003afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b02:	4618      	mov	r0, r3
 8003b04:	f001 ff95 	bl	8005a32 <HAL_SYSTICK_Config>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d001      	beq.n	8003b12 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e00e      	b.n	8003b30 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2b0f      	cmp	r3, #15
 8003b16:	d80a      	bhi.n	8003b2e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b18:	2200      	movs	r2, #0
 8003b1a:	6879      	ldr	r1, [r7, #4]
 8003b1c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b20:	f001 ff5f 	bl	80059e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b24:	4a06      	ldr	r2, [pc, #24]	@ (8003b40 <HAL_InitTick+0x68>)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	e000      	b.n	8003b30 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3708      	adds	r7, #8
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}
 8003b38:	240000fc 	.word	0x240000fc
 8003b3c:	240000f0 	.word	0x240000f0
 8003b40:	240000f8 	.word	0x240000f8

08003b44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b44:	b480      	push	{r7}
 8003b46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003b48:	4b06      	ldr	r3, [pc, #24]	@ (8003b64 <HAL_IncTick+0x20>)
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	461a      	mov	r2, r3
 8003b4e:	4b06      	ldr	r3, [pc, #24]	@ (8003b68 <HAL_IncTick+0x24>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4413      	add	r3, r2
 8003b54:	4a04      	ldr	r2, [pc, #16]	@ (8003b68 <HAL_IncTick+0x24>)
 8003b56:	6013      	str	r3, [r2, #0]
}
 8003b58:	bf00      	nop
 8003b5a:	46bd      	mov	sp, r7
 8003b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	240000fc 	.word	0x240000fc
 8003b68:	24002aa0 	.word	0x24002aa0

08003b6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	af00      	add	r7, sp, #0
  return uwTick;
 8003b70:	4b03      	ldr	r3, [pc, #12]	@ (8003b80 <HAL_GetTick+0x14>)
 8003b72:	681b      	ldr	r3, [r3, #0]
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	24002aa0 	.word	0x24002aa0

08003b84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b8c:	f7ff ffee 	bl	8003b6c <HAL_GetTick>
 8003b90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b9c:	d005      	beq.n	8003baa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8003bc8 <HAL_Delay+0x44>)
 8003ba0:	781b      	ldrb	r3, [r3, #0]
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003baa:	bf00      	nop
 8003bac:	f7ff ffde 	bl	8003b6c <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	68bb      	ldr	r3, [r7, #8]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	429a      	cmp	r2, r3
 8003bba:	d8f7      	bhi.n	8003bac <HAL_Delay+0x28>
  {
  }
}
 8003bbc:	bf00      	nop
 8003bbe:	bf00      	nop
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}
 8003bc6:	bf00      	nop
 8003bc8:	240000fc 	.word	0x240000fc

08003bcc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	431a      	orrs	r2, r3
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	609a      	str	r2, [r3, #8]
}
 8003be6:	bf00      	nop
 8003be8:	370c      	adds	r7, #12
 8003bea:	46bd      	mov	sp, r7
 8003bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf0:	4770      	bx	lr

08003bf2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003bf2:	b480      	push	{r7}
 8003bf4:	b083      	sub	sp, #12
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
 8003bfa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	689b      	ldr	r3, [r3, #8]
 8003c00:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	431a      	orrs	r2, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	609a      	str	r2, [r3, #8]
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	370c      	adds	r7, #12
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr

08003c34 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x1FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b087      	sub	sp, #28
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	607a      	str	r2, [r7, #4]
 8003c40:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	3360      	adds	r3, #96	@ 0x60
 8003c46:	461a      	mov	r2, r3
 8003c48:	68bb      	ldr	r3, [r7, #8]
 8003c4a:	009b      	lsls	r3, r3, #2
 8003c4c:	4413      	add	r3, r2
 8003c4e:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	4a10      	ldr	r2, [pc, #64]	@ (8003c94 <LL_ADC_SetOffset+0x60>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d10b      	bne.n	8003c70 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003c6e:	e00b      	b.n	8003c88 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8003c70:	697b      	ldr	r3, [r7, #20]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	430b      	orrs	r3, r1
 8003c82:	431a      	orrs	r2, r3
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	601a      	str	r2, [r3, #0]
}
 8003c88:	bf00      	nop
 8003c8a:	371c      	adds	r7, #28
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr
 8003c94:	58026000 	.word	0x58026000

08003c98 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b085      	sub	sp, #20
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	3360      	adds	r3, #96	@ 0x60
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	009b      	lsls	r3, r3, #2
 8003cac:	4413      	add	r3, r2
 8003cae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3714      	adds	r7, #20
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	60f8      	str	r0, [r7, #12]
 8003ccc:	60b9      	str	r1, [r7, #8]
 8003cce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	691b      	ldr	r3, [r3, #16]
 8003cd4:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	f003 031f 	and.w	r3, r3, #31
 8003cde:	6879      	ldr	r1, [r7, #4]
 8003ce0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ce4:	431a      	orrs	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	611a      	str	r2, [r3, #16]
}
 8003cea:	bf00      	nop
 8003cec:	3714      	adds	r7, #20
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
	...

08003cf8 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b087      	sub	sp, #28
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	60b9      	str	r1, [r7, #8]
 8003d02:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	4a0c      	ldr	r2, [pc, #48]	@ (8003d38 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d00e      	beq.n	8003d2a <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	3360      	adds	r3, #96	@ 0x60
 8003d10:	461a      	mov	r2, r3
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	009b      	lsls	r3, r3, #2
 8003d16:	4413      	add	r3, r2
 8003d18:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	431a      	orrs	r2, r3
 8003d26:	697b      	ldr	r3, [r7, #20]
 8003d28:	601a      	str	r2, [r3, #0]
  }
}
 8003d2a:	bf00      	nop
 8003d2c:	371c      	adds	r7, #28
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr
 8003d36:	bf00      	nop
 8003d38:	58026000 	.word	0x58026000

08003d3c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b087      	sub	sp, #28
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	60f8      	str	r0, [r7, #12]
 8003d44:	60b9      	str	r1, [r7, #8]
 8003d46:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	4a0c      	ldr	r2, [pc, #48]	@ (8003d7c <LL_ADC_SetOffsetSaturation+0x40>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d10e      	bne.n	8003d6e <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	3360      	adds	r3, #96	@ 0x60
 8003d54:	461a      	mov	r2, r3
 8003d56:	68bb      	ldr	r3, [r7, #8]
 8003d58:	009b      	lsls	r3, r3, #2
 8003d5a:	4413      	add	r3, r2
 8003d5c:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	431a      	orrs	r2, r3
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8003d6e:	bf00      	nop
 8003d70:	371c      	adds	r7, #28
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	58026000 	.word	0x58026000

08003d80 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003d80:	b480      	push	{r7}
 8003d82:	b087      	sub	sp, #28
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	60f8      	str	r0, [r7, #12]
 8003d88:	60b9      	str	r1, [r7, #8]
 8003d8a:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	4a0c      	ldr	r2, [pc, #48]	@ (8003dc0 <LL_ADC_SetOffsetSign+0x40>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d10e      	bne.n	8003db2 <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	3360      	adds	r3, #96	@ 0x60
 8003d98:	461a      	mov	r2, r3
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	009b      	lsls	r3, r3, #2
 8003d9e:	4413      	add	r3, r2
 8003da0:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003da2:	697b      	ldr	r3, [r7, #20]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	431a      	orrs	r2, r3
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8003db2:	bf00      	nop
 8003db4:	371c      	adds	r7, #28
 8003db6:	46bd      	mov	sp, r7
 8003db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbc:	4770      	bx	lr
 8003dbe:	bf00      	nop
 8003dc0:	58026000 	.word	0x58026000

08003dc4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b087      	sub	sp, #28
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	3360      	adds	r3, #96	@ 0x60
 8003dd4:	461a      	mov	r2, r3
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	4413      	add	r3, r2
 8003ddc:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	4a0c      	ldr	r2, [pc, #48]	@ (8003e14 <LL_ADC_SetOffsetState+0x50>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d108      	bne.n	8003df8 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	431a      	orrs	r2, r3
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8003df6:	e007      	b.n	8003e08 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	431a      	orrs	r2, r3
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	601a      	str	r2, [r3, #0]
}
 8003e08:	bf00      	nop
 8003e0a:	371c      	adds	r7, #28
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr
 8003e14:	58026000 	.word	0x58026000

08003e18 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b083      	sub	sp, #12
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d101      	bne.n	8003e30 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e000      	b.n	8003e32 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003e30:	2300      	movs	r3, #0
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr

08003e3e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003e3e:	b480      	push	{r7}
 8003e40:	b087      	sub	sp, #28
 8003e42:	af00      	add	r7, sp, #0
 8003e44:	60f8      	str	r0, [r7, #12]
 8003e46:	60b9      	str	r1, [r7, #8]
 8003e48:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	3330      	adds	r3, #48	@ 0x30
 8003e4e:	461a      	mov	r2, r3
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	0a1b      	lsrs	r3, r3, #8
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	f003 030c 	and.w	r3, r3, #12
 8003e5a:	4413      	add	r3, r2
 8003e5c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	f003 031f 	and.w	r3, r3, #31
 8003e68:	211f      	movs	r1, #31
 8003e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e6e:	43db      	mvns	r3, r3
 8003e70:	401a      	ands	r2, r3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	0e9b      	lsrs	r3, r3, #26
 8003e76:	f003 011f 	and.w	r1, r3, #31
 8003e7a:	68bb      	ldr	r3, [r7, #8]
 8003e7c:	f003 031f 	and.w	r3, r3, #31
 8003e80:	fa01 f303 	lsl.w	r3, r1, r3
 8003e84:	431a      	orrs	r2, r3
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003e8a:	bf00      	nop
 8003e8c:	371c      	adds	r7, #28
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e000      	b.n	8003eb0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003eae:	2300      	movs	r3, #0
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eba:	4770      	bx	lr

08003ebc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b087      	sub	sp, #28
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	3314      	adds	r3, #20
 8003ecc:	461a      	mov	r2, r3
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	0e5b      	lsrs	r3, r3, #25
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	4413      	add	r3, r2
 8003eda:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	681a      	ldr	r2, [r3, #0]
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	0d1b      	lsrs	r3, r3, #20
 8003ee4:	f003 031f 	and.w	r3, r3, #31
 8003ee8:	2107      	movs	r1, #7
 8003eea:	fa01 f303 	lsl.w	r3, r1, r3
 8003eee:	43db      	mvns	r3, r3
 8003ef0:	401a      	ands	r2, r3
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	0d1b      	lsrs	r3, r3, #20
 8003ef6:	f003 031f 	and.w	r3, r3, #31
 8003efa:	6879      	ldr	r1, [r7, #4]
 8003efc:	fa01 f303 	lsl.w	r3, r1, r3
 8003f00:	431a      	orrs	r2, r3
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003f06:	bf00      	nop
 8003f08:	371c      	adds	r7, #28
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f10:	4770      	bx	lr
	...

08003f14 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003f14:	b480      	push	{r7}
 8003f16:	b085      	sub	sp, #20
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	4a1a      	ldr	r2, [pc, #104]	@ (8003f8c <LL_ADC_SetChannelSingleDiff+0x78>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d115      	bne.n	8003f54 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f34:	43db      	mvns	r3, r3
 8003f36:	401a      	ands	r2, r3
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f003 0318 	and.w	r3, r3, #24
 8003f3e:	4914      	ldr	r1, [pc, #80]	@ (8003f90 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003f40:	40d9      	lsrs	r1, r3
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	400b      	ands	r3, r1
 8003f46:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif
}
 8003f52:	e014      	b.n	8003f7e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f60:	43db      	mvns	r3, r3
 8003f62:	401a      	ands	r2, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f003 0318 	and.w	r3, r3, #24
 8003f6a:	4909      	ldr	r1, [pc, #36]	@ (8003f90 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003f6c:	40d9      	lsrs	r1, r3
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	400b      	ands	r3, r1
 8003f72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f76:	431a      	orrs	r2, r3
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8003f7e:	bf00      	nop
 8003f80:	3714      	adds	r7, #20
 8003f82:	46bd      	mov	sp, r7
 8003f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f88:	4770      	bx	lr
 8003f8a:	bf00      	nop
 8003f8c:	58026000 	.word	0x58026000
 8003f90:	000fffff 	.word	0x000fffff

08003f94 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	689b      	ldr	r3, [r3, #8]
 8003fa0:	f003 031f 	and.w	r3, r3, #31
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_32_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_RES_8B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DAMDF));
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
}
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689a      	ldr	r2, [r3, #8]
 8003fd8:	4b04      	ldr	r3, [pc, #16]	@ (8003fec <LL_ADC_DisableDeepPowerDown+0x20>)
 8003fda:	4013      	ands	r3, r2
 8003fdc:	687a      	ldr	r2, [r7, #4]
 8003fde:	6093      	str	r3, [r2, #8]
}
 8003fe0:	bf00      	nop
 8003fe2:	370c      	adds	r7, #12
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fea:	4770      	bx	lr
 8003fec:	5fffffc0 	.word	0x5fffffc0

08003ff0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	689b      	ldr	r3, [r3, #8]
 8003ffc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004000:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004004:	d101      	bne.n	800400a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004006:	2301      	movs	r3, #1
 8004008:	e000      	b.n	800400c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800400a:	2300      	movs	r3, #0
}
 800400c:	4618      	mov	r0, r3
 800400e:	370c      	adds	r7, #12
 8004010:	46bd      	mov	sp, r7
 8004012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004016:	4770      	bx	lr

08004018 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689a      	ldr	r2, [r3, #8]
 8004024:	4b05      	ldr	r3, [pc, #20]	@ (800403c <LL_ADC_EnableInternalRegulator+0x24>)
 8004026:	4013      	ands	r3, r2
 8004028:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr
 800403c:	6fffffc0 	.word	0x6fffffc0

08004040 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	689b      	ldr	r3, [r3, #8]
 800404c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004050:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004054:	d101      	bne.n	800405a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004056:	2301      	movs	r3, #1
 8004058:	e000      	b.n	800405c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800405a:	2300      	movs	r3, #0
}
 800405c:	4618      	mov	r0, r3
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f003 0301 	and.w	r3, r3, #1
 8004078:	2b01      	cmp	r3, #1
 800407a:	d101      	bne.n	8004080 <LL_ADC_IsEnabled+0x18>
 800407c:	2301      	movs	r3, #1
 800407e:	e000      	b.n	8004082 <LL_ADC_IsEnabled+0x1a>
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	370c      	adds	r7, #12
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr

0800408e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800408e:	b480      	push	{r7}
 8004090:	b083      	sub	sp, #12
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f003 0304 	and.w	r3, r3, #4
 800409e:	2b04      	cmp	r3, #4
 80040a0:	d101      	bne.n	80040a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80040a2:	2301      	movs	r3, #1
 80040a4:	e000      	b.n	80040a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80040a6:	2300      	movs	r3, #0
}
 80040a8:	4618      	mov	r0, r3
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	f003 0308 	and.w	r3, r3, #8
 80040c4:	2b08      	cmp	r3, #8
 80040c6:	d101      	bne.n	80040cc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80040c8:	2301      	movs	r3, #1
 80040ca:	e000      	b.n	80040ce <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80040cc:	2300      	movs	r3, #0
}
 80040ce:	4618      	mov	r0, r3
 80040d0:	370c      	adds	r7, #12
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
	...

080040dc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80040dc:	b590      	push	{r4, r7, lr}
 80040de:	b089      	sub	sp, #36	@ 0x24
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040e4:	2300      	movs	r3, #0
 80040e6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80040e8:	2300      	movs	r3, #0
 80040ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e1ee      	b.n	80044d4 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	691b      	ldr	r3, [r3, #16]
 80040fa:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004100:	2b00      	cmp	r3, #0
 8004102:	d109      	bne.n	8004118 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f7fe ffeb 	bl	80030e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4618      	mov	r0, r3
 800411e:	f7ff ff67 	bl	8003ff0 <LL_ADC_IsDeepPowerDownEnabled>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d004      	beq.n	8004132 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4618      	mov	r0, r3
 800412e:	f7ff ff4d 	bl	8003fcc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4618      	mov	r0, r3
 8004138:	f7ff ff82 	bl	8004040 <LL_ADC_IsInternalRegulatorEnabled>
 800413c:	4603      	mov	r3, r0
 800413e:	2b00      	cmp	r3, #0
 8004140:	d114      	bne.n	800416c <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	4618      	mov	r0, r3
 8004148:	f7ff ff66 	bl	8004018 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800414c:	4b8e      	ldr	r3, [pc, #568]	@ (8004388 <HAL_ADC_Init+0x2ac>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	099b      	lsrs	r3, r3, #6
 8004152:	4a8e      	ldr	r2, [pc, #568]	@ (800438c <HAL_ADC_Init+0x2b0>)
 8004154:	fba2 2303 	umull	r2, r3, r2, r3
 8004158:	099b      	lsrs	r3, r3, #6
 800415a:	3301      	adds	r3, #1
 800415c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800415e:	e002      	b.n	8004166 <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004160:	68bb      	ldr	r3, [r7, #8]
 8004162:	3b01      	subs	r3, #1
 8004164:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1f9      	bne.n	8004160 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4618      	mov	r0, r3
 8004172:	f7ff ff65 	bl	8004040 <LL_ADC_IsInternalRegulatorEnabled>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d10d      	bne.n	8004198 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004180:	f043 0210 	orr.w	r2, r3, #16
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800418c:	f043 0201 	orr.w	r2, r3, #1
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8004194:	2301      	movs	r3, #1
 8004196:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4618      	mov	r0, r3
 800419e:	f7ff ff76 	bl	800408e <LL_ADC_REG_IsConversionOngoing>
 80041a2:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041a8:	f003 0310 	and.w	r3, r3, #16
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f040 8188 	bne.w	80044c2 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f040 8184 	bne.w	80044c2 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80041be:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80041c2:	f043 0202 	orr.w	r2, r3, #2
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f7ff ff4a 	bl	8004068 <LL_ADC_IsEnabled>
 80041d4:	4603      	mov	r3, r0
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d136      	bne.n	8004248 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a6c      	ldr	r2, [pc, #432]	@ (8004390 <HAL_ADC_Init+0x2b4>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d004      	beq.n	80041ee <HAL_ADC_Init+0x112>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	4a6a      	ldr	r2, [pc, #424]	@ (8004394 <HAL_ADC_Init+0x2b8>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d10e      	bne.n	800420c <HAL_ADC_Init+0x130>
 80041ee:	4868      	ldr	r0, [pc, #416]	@ (8004390 <HAL_ADC_Init+0x2b4>)
 80041f0:	f7ff ff3a 	bl	8004068 <LL_ADC_IsEnabled>
 80041f4:	4604      	mov	r4, r0
 80041f6:	4867      	ldr	r0, [pc, #412]	@ (8004394 <HAL_ADC_Init+0x2b8>)
 80041f8:	f7ff ff36 	bl	8004068 <LL_ADC_IsEnabled>
 80041fc:	4603      	mov	r3, r0
 80041fe:	4323      	orrs	r3, r4
 8004200:	2b00      	cmp	r3, #0
 8004202:	bf0c      	ite	eq
 8004204:	2301      	moveq	r3, #1
 8004206:	2300      	movne	r3, #0
 8004208:	b2db      	uxtb	r3, r3
 800420a:	e008      	b.n	800421e <HAL_ADC_Init+0x142>
 800420c:	4862      	ldr	r0, [pc, #392]	@ (8004398 <HAL_ADC_Init+0x2bc>)
 800420e:	f7ff ff2b 	bl	8004068 <LL_ADC_IsEnabled>
 8004212:	4603      	mov	r3, r0
 8004214:	2b00      	cmp	r3, #0
 8004216:	bf0c      	ite	eq
 8004218:	2301      	moveq	r3, #1
 800421a:	2300      	movne	r3, #0
 800421c:	b2db      	uxtb	r3, r3
 800421e:	2b00      	cmp	r3, #0
 8004220:	d012      	beq.n	8004248 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a5a      	ldr	r2, [pc, #360]	@ (8004390 <HAL_ADC_Init+0x2b4>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d004      	beq.n	8004236 <HAL_ADC_Init+0x15a>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a58      	ldr	r2, [pc, #352]	@ (8004394 <HAL_ADC_Init+0x2b8>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d101      	bne.n	800423a <HAL_ADC_Init+0x15e>
 8004236:	4a59      	ldr	r2, [pc, #356]	@ (800439c <HAL_ADC_Init+0x2c0>)
 8004238:	e000      	b.n	800423c <HAL_ADC_Init+0x160>
 800423a:	4a59      	ldr	r2, [pc, #356]	@ (80043a0 <HAL_ADC_Init+0x2c4>)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	4619      	mov	r1, r3
 8004242:	4610      	mov	r0, r2
 8004244:	f7ff fcc2 	bl	8003bcc <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a52      	ldr	r2, [pc, #328]	@ (8004398 <HAL_ADC_Init+0x2bc>)
 800424e:	4293      	cmp	r3, r2
 8004250:	d129      	bne.n	80042a6 <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	7e5b      	ldrb	r3, [r3, #25]
 8004256:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800425c:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8004262:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	2b08      	cmp	r3, #8
 800426a:	d013      	beq.n	8004294 <HAL_ADC_Init+0x1b8>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	2b0c      	cmp	r3, #12
 8004272:	d00d      	beq.n	8004290 <HAL_ADC_Init+0x1b4>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	2b1c      	cmp	r3, #28
 800427a:	d007      	beq.n	800428c <HAL_ADC_Init+0x1b0>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	2b18      	cmp	r3, #24
 8004282:	d101      	bne.n	8004288 <HAL_ADC_Init+0x1ac>
 8004284:	2318      	movs	r3, #24
 8004286:	e006      	b.n	8004296 <HAL_ADC_Init+0x1ba>
 8004288:	2300      	movs	r3, #0
 800428a:	e004      	b.n	8004296 <HAL_ADC_Init+0x1ba>
 800428c:	2310      	movs	r3, #16
 800428e:	e002      	b.n	8004296 <HAL_ADC_Init+0x1ba>
 8004290:	2308      	movs	r3, #8
 8004292:	e000      	b.n	8004296 <HAL_ADC_Init+0x1ba>
 8004294:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8004296:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800429e:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 80042a0:	4313      	orrs	r3, r2
 80042a2:	61bb      	str	r3, [r7, #24]
 80042a4:	e00e      	b.n	80042c4 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	7e5b      	ldrb	r3, [r3, #25]
 80042aa:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80042b0:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 80042b6:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042be:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 80042c0:	4313      	orrs	r3, r2
 80042c2:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d106      	bne.n	80042dc <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042d2:	3b01      	subs	r3, #1
 80042d4:	045b      	lsls	r3, r3, #17
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	4313      	orrs	r3, r2
 80042da:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d009      	beq.n	80042f8 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042e8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042f0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80042f2:	69ba      	ldr	r2, [r7, #24]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	4a26      	ldr	r2, [pc, #152]	@ (8004398 <HAL_ADC_Init+0x2bc>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d115      	bne.n	800432e <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	68da      	ldr	r2, [r3, #12]
 8004308:	4b26      	ldr	r3, [pc, #152]	@ (80043a4 <HAL_ADC_Init+0x2c8>)
 800430a:	4013      	ands	r3, r2
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	6812      	ldr	r2, [r2, #0]
 8004310:	69b9      	ldr	r1, [r7, #24]
 8004312:	430b      	orrs	r3, r1
 8004314:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	691b      	ldr	r3, [r3, #16]
 800431c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	430a      	orrs	r2, r1
 800432a:	611a      	str	r2, [r3, #16]
 800432c:	e009      	b.n	8004342 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	68da      	ldr	r2, [r3, #12]
 8004334:	4b1c      	ldr	r3, [pc, #112]	@ (80043a8 <HAL_ADC_Init+0x2cc>)
 8004336:	4013      	ands	r3, r2
 8004338:	687a      	ldr	r2, [r7, #4]
 800433a:	6812      	ldr	r2, [r2, #0]
 800433c:	69b9      	ldr	r1, [r7, #24]
 800433e:	430b      	orrs	r3, r1
 8004340:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4618      	mov	r0, r3
 8004348:	f7ff fea1 	bl	800408e <LL_ADC_REG_IsConversionOngoing>
 800434c:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4618      	mov	r0, r3
 8004354:	f7ff feae 	bl	80040b4 <LL_ADC_INJ_IsConversionOngoing>
 8004358:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	2b00      	cmp	r3, #0
 800435e:	f040 808e 	bne.w	800447e <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2b00      	cmp	r3, #0
 8004366:	f040 808a 	bne.w	800447e <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a0a      	ldr	r2, [pc, #40]	@ (8004398 <HAL_ADC_Init+0x2bc>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d11b      	bne.n	80043ac <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	7e1b      	ldrb	r3, [r3, #24]
 8004378:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004380:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8004382:	4313      	orrs	r3, r2
 8004384:	61bb      	str	r3, [r7, #24]
 8004386:	e018      	b.n	80043ba <HAL_ADC_Init+0x2de>
 8004388:	240000f0 	.word	0x240000f0
 800438c:	053e2d63 	.word	0x053e2d63
 8004390:	40022000 	.word	0x40022000
 8004394:	40022100 	.word	0x40022100
 8004398:	58026000 	.word	0x58026000
 800439c:	40022300 	.word	0x40022300
 80043a0:	58026300 	.word	0x58026300
 80043a4:	fff04007 	.word	0xfff04007
 80043a8:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	7e1b      	ldrb	r3, [r3, #24]
 80043b0:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80043b6:	4313      	orrs	r3, r2
 80043b8:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68da      	ldr	r2, [r3, #12]
 80043c0:	4b46      	ldr	r3, [pc, #280]	@ (80044dc <HAL_ADC_Init+0x400>)
 80043c2:	4013      	ands	r3, r2
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	6812      	ldr	r2, [r2, #0]
 80043c8:	69b9      	ldr	r1, [r7, #24]
 80043ca:	430b      	orrs	r3, r1
 80043cc:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d137      	bne.n	8004448 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043dc:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a3f      	ldr	r2, [pc, #252]	@ (80044e0 <HAL_ADC_Init+0x404>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d116      	bne.n	8004416 <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	691a      	ldr	r2, [r3, #16]
 80043ee:	4b3d      	ldr	r3, [pc, #244]	@ (80044e4 <HAL_ADC_Init+0x408>)
 80043f0:	4013      	ands	r3, r2
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80043f6:	687a      	ldr	r2, [r7, #4]
 80043f8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80043fa:	4311      	orrs	r1, r2
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004400:	4311      	orrs	r1, r2
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004406:	430a      	orrs	r2, r1
 8004408:	431a      	orrs	r2, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f042 0201 	orr.w	r2, r2, #1
 8004412:	611a      	str	r2, [r3, #16]
 8004414:	e020      	b.n	8004458 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	691a      	ldr	r2, [r3, #16]
 800441c:	4b32      	ldr	r3, [pc, #200]	@ (80044e8 <HAL_ADC_Init+0x40c>)
 800441e:	4013      	ands	r3, r2
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004424:	3a01      	subs	r2, #1
 8004426:	0411      	lsls	r1, r2, #16
 8004428:	687a      	ldr	r2, [r7, #4]
 800442a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800442c:	4311      	orrs	r1, r2
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004432:	4311      	orrs	r1, r2
 8004434:	687a      	ldr	r2, [r7, #4]
 8004436:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004438:	430a      	orrs	r2, r1
 800443a:	431a      	orrs	r2, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f042 0201 	orr.w	r2, r2, #1
 8004444:	611a      	str	r2, [r3, #16]
 8004446:	e007      	b.n	8004458 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	691a      	ldr	r2, [r3, #16]
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f022 0201 	bic.w	r2, r2, #1
 8004456:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	430a      	orrs	r2, r1
 800446c:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	4a1b      	ldr	r2, [pc, #108]	@ (80044e0 <HAL_ADC_Init+0x404>)
 8004474:	4293      	cmp	r3, r2
 8004476:	d002      	beq.n	800447e <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f000 ffb1 	bl	80053e0 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	2b01      	cmp	r3, #1
 8004484:	d10c      	bne.n	80044a0 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448c:	f023 010f 	bic.w	r1, r3, #15
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	69db      	ldr	r3, [r3, #28]
 8004494:	1e5a      	subs	r2, r3, #1
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	430a      	orrs	r2, r1
 800449c:	631a      	str	r2, [r3, #48]	@ 0x30
 800449e:	e007      	b.n	80044b0 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f022 020f 	bic.w	r2, r2, #15
 80044ae:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044b4:	f023 0303 	bic.w	r3, r3, #3
 80044b8:	f043 0201 	orr.w	r2, r3, #1
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	661a      	str	r2, [r3, #96]	@ 0x60
 80044c0:	e007      	b.n	80044d2 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044c6:	f043 0210 	orr.w	r2, r3, #16
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80044d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	3724      	adds	r7, #36	@ 0x24
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd90      	pop	{r4, r7, pc}
 80044dc:	ffffbffc 	.word	0xffffbffc
 80044e0:	58026000 	.word	0x58026000
 80044e4:	fc00f81f 	.word	0xfc00f81f
 80044e8:	fc00f81e 	.word	0xfc00f81e

080044ec <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b08a      	sub	sp, #40	@ 0x28
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80044f4:	2300      	movs	r3, #0
 80044f6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a87      	ldr	r2, [pc, #540]	@ (800472c <HAL_ADC_IRQHandler+0x240>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d004      	beq.n	800451c <HAL_ADC_IRQHandler+0x30>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a86      	ldr	r2, [pc, #536]	@ (8004730 <HAL_ADC_IRQHandler+0x244>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d101      	bne.n	8004520 <HAL_ADC_IRQHandler+0x34>
 800451c:	4b85      	ldr	r3, [pc, #532]	@ (8004734 <HAL_ADC_IRQHandler+0x248>)
 800451e:	e000      	b.n	8004522 <HAL_ADC_IRQHandler+0x36>
 8004520:	4b85      	ldr	r3, [pc, #532]	@ (8004738 <HAL_ADC_IRQHandler+0x24c>)
 8004522:	4618      	mov	r0, r3
 8004524:	f7ff fd36 	bl	8003f94 <LL_ADC_GetMultimode>
 8004528:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800452a:	69fb      	ldr	r3, [r7, #28]
 800452c:	f003 0302 	and.w	r3, r3, #2
 8004530:	2b00      	cmp	r3, #0
 8004532:	d017      	beq.n	8004564 <HAL_ADC_IRQHandler+0x78>
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d012      	beq.n	8004564 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004542:	f003 0310 	and.w	r3, r3, #16
 8004546:	2b00      	cmp	r3, #0
 8004548:	d105      	bne.n	8004556 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800454e:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	661a      	str	r2, [r3, #96]	@ 0x60

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f001 f87c 	bl	8005654 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2202      	movs	r2, #2
 8004562:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	f003 0304 	and.w	r3, r3, #4
 800456a:	2b00      	cmp	r3, #0
 800456c:	d004      	beq.n	8004578 <HAL_ADC_IRQHandler+0x8c>
 800456e:	69bb      	ldr	r3, [r7, #24]
 8004570:	f003 0304 	and.w	r3, r3, #4
 8004574:	2b00      	cmp	r3, #0
 8004576:	d10a      	bne.n	800458e <HAL_ADC_IRQHandler+0xa2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800457e:	2b00      	cmp	r3, #0
 8004580:	f000 8083 	beq.w	800468a <HAL_ADC_IRQHandler+0x19e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	f003 0308 	and.w	r3, r3, #8
 800458a:	2b00      	cmp	r3, #0
 800458c:	d07d      	beq.n	800468a <HAL_ADC_IRQHandler+0x19e>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004592:	f003 0310 	and.w	r3, r3, #16
 8004596:	2b00      	cmp	r3, #0
 8004598:	d105      	bne.n	80045a6 <HAL_ADC_IRQHandler+0xba>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800459e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f7ff fc34 	bl	8003e18 <LL_ADC_REG_IsTriggerSourceSWStart>
 80045b0:	4603      	mov	r3, r0
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d062      	beq.n	800467c <HAL_ADC_IRQHandler+0x190>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a5d      	ldr	r2, [pc, #372]	@ (8004730 <HAL_ADC_IRQHandler+0x244>)
 80045bc:	4293      	cmp	r3, r2
 80045be:	d002      	beq.n	80045c6 <HAL_ADC_IRQHandler+0xda>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	e000      	b.n	80045c8 <HAL_ADC_IRQHandler+0xdc>
 80045c6:	4b59      	ldr	r3, [pc, #356]	@ (800472c <HAL_ADC_IRQHandler+0x240>)
 80045c8:	687a      	ldr	r2, [r7, #4]
 80045ca:	6812      	ldr	r2, [r2, #0]
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d008      	beq.n	80045e2 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d005      	beq.n	80045e2 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	2b05      	cmp	r3, #5
 80045da:	d002      	beq.n	80045e2 <HAL_ADC_IRQHandler+0xf6>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	2b09      	cmp	r3, #9
 80045e0:	d104      	bne.n	80045ec <HAL_ADC_IRQHandler+0x100>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68db      	ldr	r3, [r3, #12]
 80045e8:	623b      	str	r3, [r7, #32]
 80045ea:	e00c      	b.n	8004606 <HAL_ADC_IRQHandler+0x11a>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	4a4f      	ldr	r2, [pc, #316]	@ (8004730 <HAL_ADC_IRQHandler+0x244>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d002      	beq.n	80045fc <HAL_ADC_IRQHandler+0x110>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	e000      	b.n	80045fe <HAL_ADC_IRQHandler+0x112>
 80045fc:	4b4b      	ldr	r3, [pc, #300]	@ (800472c <HAL_ADC_IRQHandler+0x240>)
 80045fe:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	623b      	str	r3, [r7, #32]
      }

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004606:	6a3b      	ldr	r3, [r7, #32]
 8004608:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800460c:	2b00      	cmp	r3, #0
 800460e:	d135      	bne.n	800467c <HAL_ADC_IRQHandler+0x190>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0308 	and.w	r3, r3, #8
 800461a:	2b08      	cmp	r3, #8
 800461c:	d12e      	bne.n	800467c <HAL_ADC_IRQHandler+0x190>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	4618      	mov	r0, r3
 8004624:	f7ff fd33 	bl	800408e <LL_ADC_REG_IsConversionOngoing>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d11a      	bne.n	8004664 <HAL_ADC_IRQHandler+0x178>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	685a      	ldr	r2, [r3, #4]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f022 020c 	bic.w	r2, r2, #12
 800463c:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004642:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	661a      	str	r2, [r3, #96]	@ 0x60

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800464e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d112      	bne.n	800467c <HAL_ADC_IRQHandler+0x190>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800465a:	f043 0201 	orr.w	r2, r3, #1
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	661a      	str	r2, [r3, #96]	@ 0x60
 8004662:	e00b      	b.n	800467c <HAL_ADC_IRQHandler+0x190>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004668:	f043 0210 	orr.w	r2, r3, #16
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	661a      	str	r2, [r3, #96]	@ 0x60

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004674:	f043 0201 	orr.w	r2, r3, #1
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	665a      	str	r2, [r3, #100]	@ 0x64
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f96f 	bl	8004960 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	220c      	movs	r2, #12
 8004688:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	f003 0320 	and.w	r3, r3, #32
 8004690:	2b00      	cmp	r3, #0
 8004692:	d004      	beq.n	800469e <HAL_ADC_IRQHandler+0x1b2>
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	f003 0320 	and.w	r3, r3, #32
 800469a:	2b00      	cmp	r3, #0
 800469c:	d10b      	bne.n	80046b6 <HAL_ADC_IRQHandler+0x1ca>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	f000 80a0 	beq.w	80047ea <HAL_ADC_IRQHandler+0x2fe>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80046aa:	69bb      	ldr	r3, [r7, #24]
 80046ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f000 809a 	beq.w	80047ea <HAL_ADC_IRQHandler+0x2fe>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046ba:	f003 0310 	and.w	r3, r3, #16
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d105      	bne.n	80046ce <HAL_ADC_IRQHandler+0x1e2>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80046c6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7ff fbdf 	bl	8003e96 <LL_ADC_INJ_IsTriggerSourceSWStart>
 80046d8:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4618      	mov	r0, r3
 80046e0:	f7ff fb9a 	bl	8003e18 <LL_ADC_REG_IsTriggerSourceSWStart>
 80046e4:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a11      	ldr	r2, [pc, #68]	@ (8004730 <HAL_ADC_IRQHandler+0x244>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d002      	beq.n	80046f6 <HAL_ADC_IRQHandler+0x20a>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	e000      	b.n	80046f8 <HAL_ADC_IRQHandler+0x20c>
 80046f6:	4b0d      	ldr	r3, [pc, #52]	@ (800472c <HAL_ADC_IRQHandler+0x240>)
 80046f8:	687a      	ldr	r2, [r7, #4]
 80046fa:	6812      	ldr	r2, [r2, #0]
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d008      	beq.n	8004712 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d005      	beq.n	8004712 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	2b06      	cmp	r3, #6
 800470a:	d002      	beq.n	8004712 <HAL_ADC_IRQHandler+0x226>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	2b07      	cmp	r3, #7
 8004710:	d104      	bne.n	800471c <HAL_ADC_IRQHandler+0x230>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	623b      	str	r3, [r7, #32]
 800471a:	e014      	b.n	8004746 <HAL_ADC_IRQHandler+0x25a>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a03      	ldr	r2, [pc, #12]	@ (8004730 <HAL_ADC_IRQHandler+0x244>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d00a      	beq.n	800473c <HAL_ADC_IRQHandler+0x250>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	e008      	b.n	800473e <HAL_ADC_IRQHandler+0x252>
 800472c:	40022000 	.word	0x40022000
 8004730:	40022100 	.word	0x40022100
 8004734:	40022300 	.word	0x40022300
 8004738:	58026300 	.word	0x58026300
 800473c:	4b84      	ldr	r3, [pc, #528]	@ (8004950 <HAL_ADC_IRQHandler+0x464>)
 800473e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004740:	693b      	ldr	r3, [r7, #16]
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d047      	beq.n	80047dc <HAL_ADC_IRQHandler+0x2f0>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 800474c:	6a3b      	ldr	r3, [r7, #32]
 800474e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004752:	2b00      	cmp	r3, #0
 8004754:	d007      	beq.n	8004766 <HAL_ADC_IRQHandler+0x27a>
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d03f      	beq.n	80047dc <HAL_ADC_IRQHandler+0x2f0>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 800475c:	6a3b      	ldr	r3, [r7, #32]
 800475e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004762:	2b00      	cmp	r3, #0
 8004764:	d13a      	bne.n	80047dc <HAL_ADC_IRQHandler+0x2f0>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004770:	2b40      	cmp	r3, #64	@ 0x40
 8004772:	d133      	bne.n	80047dc <HAL_ADC_IRQHandler+0x2f0>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004774:	6a3b      	ldr	r3, [r7, #32]
 8004776:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800477a:	2b00      	cmp	r3, #0
 800477c:	d12e      	bne.n	80047dc <HAL_ADC_IRQHandler+0x2f0>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff fc96 	bl	80040b4 <LL_ADC_INJ_IsConversionOngoing>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d11a      	bne.n	80047c4 <HAL_ADC_IRQHandler+0x2d8>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800479c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047a2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	661a      	str	r2, [r3, #96]	@ 0x60

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d112      	bne.n	80047dc <HAL_ADC_IRQHandler+0x2f0>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ba:	f043 0201 	orr.w	r2, r3, #1
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	661a      	str	r2, [r3, #96]	@ 0x60
 80047c2:	e00b      	b.n	80047dc <HAL_ADC_IRQHandler+0x2f0>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047c8:	f043 0210 	orr.w	r2, r3, #16
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	661a      	str	r2, [r3, #96]	@ 0x60

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047d4:	f043 0201 	orr.w	r2, r3, #1
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	665a      	str	r2, [r3, #100]	@ 0x64
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	f000 ff11 	bl	8005604 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2260      	movs	r2, #96	@ 0x60
 80047e8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80047ea:	69fb      	ldr	r3, [r7, #28]
 80047ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d011      	beq.n	8004818 <HAL_ADC_IRQHandler+0x32c>
 80047f4:	69bb      	ldr	r3, [r7, #24]
 80047f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d00c      	beq.n	8004818 <HAL_ADC_IRQHandler+0x32c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004802:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800480a:	6878      	ldr	r0, [r7, #4]
 800480c:	f7fd fe06 	bl	800241c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	2280      	movs	r2, #128	@ 0x80
 8004816:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004818:	69fb      	ldr	r3, [r7, #28]
 800481a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800481e:	2b00      	cmp	r3, #0
 8004820:	d012      	beq.n	8004848 <HAL_ADC_IRQHandler+0x35c>
 8004822:	69bb      	ldr	r3, [r7, #24]
 8004824:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00d      	beq.n	8004848 <HAL_ADC_IRQHandler+0x35c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004830:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004838:	6878      	ldr	r0, [r7, #4]
 800483a:	f000 fef7 	bl	800562c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004846:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004848:	69fb      	ldr	r3, [r7, #28]
 800484a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800484e:	2b00      	cmp	r3, #0
 8004850:	d012      	beq.n	8004878 <HAL_ADC_IRQHandler+0x38c>
 8004852:	69bb      	ldr	r3, [r7, #24]
 8004854:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00d      	beq.n	8004878 <HAL_ADC_IRQHandler+0x38c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004860:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f000 fee9 	bl	8005640 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004876:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004878:	69fb      	ldr	r3, [r7, #28]
 800487a:	f003 0310 	and.w	r3, r3, #16
 800487e:	2b00      	cmp	r3, #0
 8004880:	d043      	beq.n	800490a <HAL_ADC_IRQHandler+0x41e>
 8004882:	69bb      	ldr	r3, [r7, #24]
 8004884:	f003 0310 	and.w	r3, r3, #16
 8004888:	2b00      	cmp	r3, #0
 800488a:	d03e      	beq.n	800490a <HAL_ADC_IRQHandler+0x41e>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004890:	2b00      	cmp	r3, #0
 8004892:	d102      	bne.n	800489a <HAL_ADC_IRQHandler+0x3ae>
    {
      overrun_error = 1UL;
 8004894:	2301      	movs	r3, #1
 8004896:	627b      	str	r3, [r7, #36]	@ 0x24
 8004898:	e021      	b.n	80048de <HAL_ADC_IRQHandler+0x3f2>
    }
    else
    {
      /* Check DMA configuration */
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d015      	beq.n	80048cc <HAL_ADC_IRQHandler+0x3e0>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a2a      	ldr	r2, [pc, #168]	@ (8004950 <HAL_ADC_IRQHandler+0x464>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d004      	beq.n	80048b4 <HAL_ADC_IRQHandler+0x3c8>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a29      	ldr	r2, [pc, #164]	@ (8004954 <HAL_ADC_IRQHandler+0x468>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d101      	bne.n	80048b8 <HAL_ADC_IRQHandler+0x3cc>
 80048b4:	4b28      	ldr	r3, [pc, #160]	@ (8004958 <HAL_ADC_IRQHandler+0x46c>)
 80048b6:	e000      	b.n	80048ba <HAL_ADC_IRQHandler+0x3ce>
 80048b8:	4b28      	ldr	r3, [pc, #160]	@ (800495c <HAL_ADC_IRQHandler+0x470>)
 80048ba:	4618      	mov	r0, r3
 80048bc:	f7ff fb78 	bl	8003fb0 <LL_ADC_GetMultiDMATransfer>
 80048c0:	4603      	mov	r3, r0
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00b      	beq.n	80048de <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80048c6:	2301      	movs	r3, #1
 80048c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80048ca:	e008      	b.n	80048de <HAL_ADC_IRQHandler+0x3f2>
        }
      }
      else
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMNGT) != 0UL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	f003 0303 	and.w	r3, r3, #3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d001      	beq.n	80048de <HAL_ADC_IRQHandler+0x3f2>
        {
          overrun_error = 1UL;
 80048da:	2301      	movs	r3, #1
 80048dc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	2b01      	cmp	r3, #1
 80048e2:	d10e      	bne.n	8004902 <HAL_ADC_IRQHandler+0x416>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048e8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048f4:	f043 0202 	orr.w	r2, r3, #2
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	665a      	str	r2, [r3, #100]	@ 0x64
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f000 f839 	bl	8004974 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	2210      	movs	r2, #16
 8004908:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 800490a:	69fb      	ldr	r3, [r7, #28]
 800490c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004910:	2b00      	cmp	r3, #0
 8004912:	d018      	beq.n	8004946 <HAL_ADC_IRQHandler+0x45a>
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800491a:	2b00      	cmp	r3, #0
 800491c:	d013      	beq.n	8004946 <HAL_ADC_IRQHandler+0x45a>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004922:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800492e:	f043 0208 	orr.w	r2, r3, #8
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800493e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004940:	6878      	ldr	r0, [r7, #4]
 8004942:	f000 fe69 	bl	8005618 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004946:	bf00      	nop
 8004948:	3728      	adds	r7, #40	@ 0x28
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	40022000 	.word	0x40022000
 8004954:	40022100 	.word	0x40022100
 8004958:	40022300 	.word	0x40022300
 800495c:	58026300 	.word	0x58026300

08004960 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004960:	b480      	push	{r7}
 8004962:	b083      	sub	sp, #12
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004968:	bf00      	nop
 800496a:	370c      	adds	r7, #12
 800496c:	46bd      	mov	sp, r7
 800496e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004972:	4770      	bx	lr

08004974 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800497c:	bf00      	nop
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004988:	b590      	push	{r4, r7, lr}
 800498a:	b0b9      	sub	sp, #228	@ 0xe4
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
 8004990:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004992:	2300      	movs	r3, #0
 8004994:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004998:	2300      	movs	r3, #0
 800499a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80049a2:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	68db      	ldr	r3, [r3, #12]
 80049a8:	4aa9      	ldr	r2, [pc, #676]	@ (8004c50 <HAL_ADC_ConfigChannel+0x2c8>)
 80049aa:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	d102      	bne.n	80049bc <HAL_ADC_ConfigChannel+0x34>
 80049b6:	2302      	movs	r3, #2
 80049b8:	f000 bcfa 	b.w	80053b0 <HAL_ADC_ConfigChannel+0xa28>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7ff fb60 	bl	800408e <LL_ADC_REG_IsConversionOngoing>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f040 84de 	bne.w	8005392 <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a9e      	ldr	r2, [pc, #632]	@ (8004c54 <HAL_ADC_ConfigChannel+0x2cc>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d033      	beq.n	8004a48 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d108      	bne.n	80049fe <HAL_ADC_ConfigChannel+0x76>
 80049ec:	683b      	ldr	r3, [r7, #0]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	0e9b      	lsrs	r3, r3, #26
 80049f2:	f003 031f 	and.w	r3, r3, #31
 80049f6:	2201      	movs	r2, #1
 80049f8:	fa02 f303 	lsl.w	r3, r2, r3
 80049fc:	e01d      	b.n	8004a3a <HAL_ADC_ConfigChannel+0xb2>
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a06:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a0a:	fa93 f3a3 	rbit	r3, r3
 8004a0e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004a12:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004a16:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004a1a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d101      	bne.n	8004a26 <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 8004a22:	2320      	movs	r3, #32
 8004a24:	e004      	b.n	8004a30 <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 8004a26:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8004a2a:	fab3 f383 	clz	r3, r3
 8004a2e:	b2db      	uxtb	r3, r3
 8004a30:	f003 031f 	and.w	r3, r3, #31
 8004a34:	2201      	movs	r2, #1
 8004a36:	fa02 f303 	lsl.w	r3, r2, r3
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	6812      	ldr	r2, [r2, #0]
 8004a3e:	69d1      	ldr	r1, [r2, #28]
 8004a40:	687a      	ldr	r2, [r7, #4]
 8004a42:	6812      	ldr	r2, [r2, #0]
 8004a44:	430b      	orrs	r3, r1
 8004a46:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6818      	ldr	r0, [r3, #0]
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	6859      	ldr	r1, [r3, #4]
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	461a      	mov	r2, r3
 8004a56:	f7ff f9f2 	bl	8003e3e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f7ff fb15 	bl	800408e <LL_ADC_REG_IsConversionOngoing>
 8004a64:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f7ff fb21 	bl	80040b4 <LL_ADC_INJ_IsConversionOngoing>
 8004a72:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004a76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	f040 8270 	bne.w	8004f60 <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004a80:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	f040 826b 	bne.w	8004f60 <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6818      	ldr	r0, [r3, #0]
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	6819      	ldr	r1, [r3, #0]
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	461a      	mov	r2, r3
 8004a98:	f7ff fa10 	bl	8003ebc <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a6c      	ldr	r2, [pc, #432]	@ (8004c54 <HAL_ADC_ConfigChannel+0x2cc>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d10d      	bne.n	8004ac2 <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	695a      	ldr	r2, [r3, #20]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	08db      	lsrs	r3, r3, #3
 8004ab2:	f003 0303 	and.w	r3, r3, #3
 8004ab6:	005b      	lsls	r3, r3, #1
 8004ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8004abc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004ac0:	e032      	b.n	8004b28 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004ac2:	4b65      	ldr	r3, [pc, #404]	@ (8004c58 <HAL_ADC_ConfigChannel+0x2d0>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004aca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ace:	d10b      	bne.n	8004ae8 <HAL_ADC_ConfigChannel+0x160>
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	695a      	ldr	r2, [r3, #20]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	089b      	lsrs	r3, r3, #2
 8004adc:	f003 0307 	and.w	r3, r3, #7
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae6:	e01d      	b.n	8004b24 <HAL_ADC_ConfigChannel+0x19c>
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	68db      	ldr	r3, [r3, #12]
 8004aee:	f003 0310 	and.w	r3, r3, #16
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d10b      	bne.n	8004b0e <HAL_ADC_ConfigChannel+0x186>
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	695a      	ldr	r2, [r3, #20]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	089b      	lsrs	r3, r3, #2
 8004b02:	f003 0307 	and.w	r3, r3, #7
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0c:	e00a      	b.n	8004b24 <HAL_ADC_ConfigChannel+0x19c>
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	695a      	ldr	r2, [r3, #20]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	68db      	ldr	r3, [r3, #12]
 8004b18:	089b      	lsrs	r3, r3, #2
 8004b1a:	f003 0304 	and.w	r3, r3, #4
 8004b1e:	005b      	lsls	r3, r3, #1
 8004b20:	fa02 f303 	lsl.w	r3, r2, r3
 8004b24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	2b04      	cmp	r3, #4
 8004b2e:	d048      	beq.n	8004bc2 <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6818      	ldr	r0, [r3, #0]
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	6919      	ldr	r1, [r3, #16]
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b40:	f7ff f878 	bl	8003c34 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a42      	ldr	r2, [pc, #264]	@ (8004c54 <HAL_ADC_ConfigChannel+0x2cc>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d119      	bne.n	8004b82 <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6818      	ldr	r0, [r3, #0]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	6919      	ldr	r1, [r3, #16]
 8004b56:	683b      	ldr	r3, [r7, #0]
 8004b58:	69db      	ldr	r3, [r3, #28]
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	f7ff f910 	bl	8003d80 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6818      	ldr	r0, [r3, #0]
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	6919      	ldr	r1, [r3, #16]
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004b6e:	2b01      	cmp	r3, #1
 8004b70:	d102      	bne.n	8004b78 <HAL_ADC_ConfigChannel+0x1f0>
 8004b72:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004b76:	e000      	b.n	8004b7a <HAL_ADC_ConfigChannel+0x1f2>
 8004b78:	2300      	movs	r3, #0
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	f7ff f8de 	bl	8003d3c <LL_ADC_SetOffsetSaturation>
 8004b80:	e1ee      	b.n	8004f60 <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6818      	ldr	r0, [r3, #0]
 8004b86:	683b      	ldr	r3, [r7, #0]
 8004b88:	6919      	ldr	r1, [r3, #16]
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004b90:	2b01      	cmp	r3, #1
 8004b92:	d102      	bne.n	8004b9a <HAL_ADC_ConfigChannel+0x212>
 8004b94:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8004b98:	e000      	b.n	8004b9c <HAL_ADC_ConfigChannel+0x214>
 8004b9a:	2300      	movs	r3, #0
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	f7ff f8ab 	bl	8003cf8 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6818      	ldr	r0, [r3, #0]
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	6919      	ldr	r1, [r3, #16]
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	7e1b      	ldrb	r3, [r3, #24]
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d102      	bne.n	8004bb8 <HAL_ADC_ConfigChannel+0x230>
 8004bb2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8004bb6:	e000      	b.n	8004bba <HAL_ADC_ConfigChannel+0x232>
 8004bb8:	2300      	movs	r3, #0
 8004bba:	461a      	mov	r2, r3
 8004bbc:	f7ff f882 	bl	8003cc4 <LL_ADC_SetDataRightShift>
 8004bc0:	e1ce      	b.n	8004f60 <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	4a23      	ldr	r2, [pc, #140]	@ (8004c54 <HAL_ADC_ConfigChannel+0x2cc>)
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	f040 8181 	bne.w	8004ed0 <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	2100      	movs	r1, #0
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7ff f85f 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d10a      	bne.n	8004bfa <HAL_ADC_ConfigChannel+0x272>
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2100      	movs	r1, #0
 8004bea:	4618      	mov	r0, r3
 8004bec:	f7ff f854 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	0e9b      	lsrs	r3, r3, #26
 8004bf4:	f003 021f 	and.w	r2, r3, #31
 8004bf8:	e01e      	b.n	8004c38 <HAL_ADC_ConfigChannel+0x2b0>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2100      	movs	r1, #0
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7ff f849 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004c06:	4603      	mov	r3, r0
 8004c08:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c0c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004c10:	fa93 f3a3 	rbit	r3, r3
 8004c14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  return result;
 8004c18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004c1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  if (value == 0U)
 8004c20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d101      	bne.n	8004c2c <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 8004c28:	2320      	movs	r3, #32
 8004c2a:	e004      	b.n	8004c36 <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 8004c2c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004c30:	fab3 f383 	clz	r3, r3
 8004c34:	b2db      	uxtb	r3, r3
 8004c36:	461a      	mov	r2, r3
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d10b      	bne.n	8004c5c <HAL_ADC_ConfigChannel+0x2d4>
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	0e9b      	lsrs	r3, r3, #26
 8004c4a:	f003 031f 	and.w	r3, r3, #31
 8004c4e:	e01e      	b.n	8004c8e <HAL_ADC_ConfigChannel+0x306>
 8004c50:	47ff0000 	.word	0x47ff0000
 8004c54:	58026000 	.word	0x58026000
 8004c58:	5c001000 	.word	0x5c001000
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c64:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c68:	fa93 f3a3 	rbit	r3, r3
 8004c6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004c70:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004c74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8004c78:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 8004c80:	2320      	movs	r3, #32
 8004c82:	e004      	b.n	8004c8e <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 8004c84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004c88:	fab3 f383 	clz	r3, r3
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	429a      	cmp	r2, r3
 8004c90:	d106      	bne.n	8004ca0 <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2200      	movs	r2, #0
 8004c98:	2100      	movs	r1, #0
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	f7ff f892 	bl	8003dc4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2101      	movs	r1, #1
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f7fe fff6 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004cac:	4603      	mov	r3, r0
 8004cae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d10a      	bne.n	8004ccc <HAL_ADC_ConfigChannel+0x344>
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2101      	movs	r1, #1
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	f7fe ffeb 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	0e9b      	lsrs	r3, r3, #26
 8004cc6:	f003 021f 	and.w	r2, r3, #31
 8004cca:	e01e      	b.n	8004d0a <HAL_ADC_ConfigChannel+0x382>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	2101      	movs	r1, #1
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fe ffe0 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ce2:	fa93 f3a3 	rbit	r3, r3
 8004ce6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004cea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004cee:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004cf2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d101      	bne.n	8004cfe <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 8004cfa:	2320      	movs	r3, #32
 8004cfc:	e004      	b.n	8004d08 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 8004cfe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004d02:	fab3 f383 	clz	r3, r3
 8004d06:	b2db      	uxtb	r3, r3
 8004d08:	461a      	mov	r2, r3
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d105      	bne.n	8004d22 <HAL_ADC_ConfigChannel+0x39a>
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	0e9b      	lsrs	r3, r3, #26
 8004d1c:	f003 031f 	and.w	r3, r3, #31
 8004d20:	e018      	b.n	8004d54 <HAL_ADC_ConfigChannel+0x3cc>
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d2a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004d2e:	fa93 f3a3 	rbit	r3, r3
 8004d32:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8004d36:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004d3a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004d3e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d101      	bne.n	8004d4a <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 8004d46:	2320      	movs	r3, #32
 8004d48:	e004      	b.n	8004d54 <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 8004d4a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d4e:	fab3 f383 	clz	r3, r3
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d106      	bne.n	8004d66 <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	2101      	movs	r1, #1
 8004d60:	4618      	mov	r0, r3
 8004d62:	f7ff f82f 	bl	8003dc4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	2102      	movs	r1, #2
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	f7fe ff93 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004d72:	4603      	mov	r3, r0
 8004d74:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d10a      	bne.n	8004d92 <HAL_ADC_ConfigChannel+0x40a>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	2102      	movs	r1, #2
 8004d82:	4618      	mov	r0, r3
 8004d84:	f7fe ff88 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	0e9b      	lsrs	r3, r3, #26
 8004d8c:	f003 021f 	and.w	r2, r3, #31
 8004d90:	e01e      	b.n	8004dd0 <HAL_ADC_ConfigChannel+0x448>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	2102      	movs	r1, #2
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f7fe ff7d 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004da8:	fa93 f3a3 	rbit	r3, r3
 8004dac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8004db0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004db4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8004db8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d101      	bne.n	8004dc4 <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 8004dc0:	2320      	movs	r3, #32
 8004dc2:	e004      	b.n	8004dce <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8004dc4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004dc8:	fab3 f383 	clz	r3, r3
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	461a      	mov	r2, r3
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d105      	bne.n	8004de8 <HAL_ADC_ConfigChannel+0x460>
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	0e9b      	lsrs	r3, r3, #26
 8004de2:	f003 031f 	and.w	r3, r3, #31
 8004de6:	e014      	b.n	8004e12 <HAL_ADC_ConfigChannel+0x48a>
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004df0:	fa93 f3a3 	rbit	r3, r3
 8004df4:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8004df6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004df8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004dfc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d101      	bne.n	8004e08 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 8004e04:	2320      	movs	r3, #32
 8004e06:	e004      	b.n	8004e12 <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 8004e08:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004e0c:	fab3 f383 	clz	r3, r3
 8004e10:	b2db      	uxtb	r3, r3
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d106      	bne.n	8004e24 <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	2102      	movs	r1, #2
 8004e1e:	4618      	mov	r0, r3
 8004e20:	f7fe ffd0 	bl	8003dc4 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2103      	movs	r1, #3
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f7fe ff34 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004e30:	4603      	mov	r3, r0
 8004e32:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10a      	bne.n	8004e50 <HAL_ADC_ConfigChannel+0x4c8>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2103      	movs	r1, #3
 8004e40:	4618      	mov	r0, r3
 8004e42:	f7fe ff29 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004e46:	4603      	mov	r3, r0
 8004e48:	0e9b      	lsrs	r3, r3, #26
 8004e4a:	f003 021f 	and.w	r2, r3, #31
 8004e4e:	e017      	b.n	8004e80 <HAL_ADC_ConfigChannel+0x4f8>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2103      	movs	r1, #3
 8004e56:	4618      	mov	r0, r3
 8004e58:	f7fe ff1e 	bl	8003c98 <LL_ADC_GetOffsetChannel>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e62:	fa93 f3a3 	rbit	r3, r3
 8004e66:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8004e68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004e6a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004e6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d101      	bne.n	8004e76 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8004e72:	2320      	movs	r3, #32
 8004e74:	e003      	b.n	8004e7e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8004e76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e78:	fab3 f383 	clz	r3, r3
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	461a      	mov	r2, r3
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d105      	bne.n	8004e98 <HAL_ADC_ConfigChannel+0x510>
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	0e9b      	lsrs	r3, r3, #26
 8004e92:	f003 031f 	and.w	r3, r3, #31
 8004e96:	e011      	b.n	8004ebc <HAL_ADC_ConfigChannel+0x534>
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ea0:	fa93 f3a3 	rbit	r3, r3
 8004ea4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8004ea6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ea8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8004eaa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d101      	bne.n	8004eb4 <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 8004eb0:	2320      	movs	r3, #32
 8004eb2:	e003      	b.n	8004ebc <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 8004eb4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004eb6:	fab3 f383 	clz	r3, r3
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d14f      	bne.n	8004f60 <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	2103      	movs	r1, #3
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f7fe ff7b 	bl	8003dc4 <LL_ADC_SetOffsetState>
 8004ece:	e047      	b.n	8004f60 <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ed6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	069b      	lsls	r3, r3, #26
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d107      	bne.n	8004ef4 <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004ef2:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004efa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	069b      	lsls	r3, r3, #26
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d107      	bne.n	8004f18 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004f16:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004f1e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	069b      	lsls	r3, r3, #26
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d107      	bne.n	8004f3c <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004f3a:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f42:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	069b      	lsls	r3, r3, #26
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d107      	bne.n	8004f60 <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8004f5e:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4618      	mov	r0, r3
 8004f66:	f7ff f87f 	bl	8004068 <LL_ADC_IsEnabled>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f040 8219 	bne.w	80053a4 <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6818      	ldr	r0, [r3, #0]
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	6819      	ldr	r1, [r3, #0]
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	68db      	ldr	r3, [r3, #12]
 8004f7e:	461a      	mov	r2, r3
 8004f80:	f7fe ffc8 	bl	8003f14 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	4aa1      	ldr	r2, [pc, #644]	@ (8005210 <HAL_ADC_ConfigChannel+0x888>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	f040 812e 	bne.w	80051ec <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d10b      	bne.n	8004fb8 <HAL_ADC_ConfigChannel+0x630>
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	0e9b      	lsrs	r3, r3, #26
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	f003 031f 	and.w	r3, r3, #31
 8004fac:	2b09      	cmp	r3, #9
 8004fae:	bf94      	ite	ls
 8004fb0:	2301      	movls	r3, #1
 8004fb2:	2300      	movhi	r3, #0
 8004fb4:	b2db      	uxtb	r3, r3
 8004fb6:	e019      	b.n	8004fec <HAL_ADC_ConfigChannel+0x664>
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fbe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004fc0:	fa93 f3a3 	rbit	r3, r3
 8004fc4:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8004fc6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004fc8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8004fca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d101      	bne.n	8004fd4 <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8004fd0:	2320      	movs	r3, #32
 8004fd2:	e003      	b.n	8004fdc <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 8004fd4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004fd6:	fab3 f383 	clz	r3, r3
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	3301      	adds	r3, #1
 8004fde:	f003 031f 	and.w	r3, r3, #31
 8004fe2:	2b09      	cmp	r3, #9
 8004fe4:	bf94      	ite	ls
 8004fe6:	2301      	movls	r3, #1
 8004fe8:	2300      	movhi	r3, #0
 8004fea:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d079      	beq.n	80050e4 <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d107      	bne.n	800500c <HAL_ADC_ConfigChannel+0x684>
 8004ffc:	683b      	ldr	r3, [r7, #0]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	0e9b      	lsrs	r3, r3, #26
 8005002:	3301      	adds	r3, #1
 8005004:	069b      	lsls	r3, r3, #26
 8005006:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800500a:	e015      	b.n	8005038 <HAL_ADC_ConfigChannel+0x6b0>
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005014:	fa93 f3a3 	rbit	r3, r3
 8005018:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800501a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800501c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800501e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005020:	2b00      	cmp	r3, #0
 8005022:	d101      	bne.n	8005028 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 8005024:	2320      	movs	r3, #32
 8005026:	e003      	b.n	8005030 <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 8005028:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800502a:	fab3 f383 	clz	r3, r3
 800502e:	b2db      	uxtb	r3, r3
 8005030:	3301      	adds	r3, #1
 8005032:	069b      	lsls	r3, r3, #26
 8005034:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005040:	2b00      	cmp	r3, #0
 8005042:	d109      	bne.n	8005058 <HAL_ADC_ConfigChannel+0x6d0>
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	0e9b      	lsrs	r3, r3, #26
 800504a:	3301      	adds	r3, #1
 800504c:	f003 031f 	and.w	r3, r3, #31
 8005050:	2101      	movs	r1, #1
 8005052:	fa01 f303 	lsl.w	r3, r1, r3
 8005056:	e017      	b.n	8005088 <HAL_ADC_ConfigChannel+0x700>
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800505e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005060:	fa93 f3a3 	rbit	r3, r3
 8005064:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8005066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005068:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800506a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800506c:	2b00      	cmp	r3, #0
 800506e:	d101      	bne.n	8005074 <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8005070:	2320      	movs	r3, #32
 8005072:	e003      	b.n	800507c <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 8005074:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005076:	fab3 f383 	clz	r3, r3
 800507a:	b2db      	uxtb	r3, r3
 800507c:	3301      	adds	r3, #1
 800507e:	f003 031f 	and.w	r3, r3, #31
 8005082:	2101      	movs	r1, #1
 8005084:	fa01 f303 	lsl.w	r3, r1, r3
 8005088:	ea42 0103 	orr.w	r1, r2, r3
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005094:	2b00      	cmp	r3, #0
 8005096:	d10a      	bne.n	80050ae <HAL_ADC_ConfigChannel+0x726>
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	0e9b      	lsrs	r3, r3, #26
 800509e:	3301      	adds	r3, #1
 80050a0:	f003 021f 	and.w	r2, r3, #31
 80050a4:	4613      	mov	r3, r2
 80050a6:	005b      	lsls	r3, r3, #1
 80050a8:	4413      	add	r3, r2
 80050aa:	051b      	lsls	r3, r3, #20
 80050ac:	e018      	b.n	80050e0 <HAL_ADC_ConfigChannel+0x758>
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050b6:	fa93 f3a3 	rbit	r3, r3
 80050ba:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80050bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050be:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80050c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d101      	bne.n	80050ca <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 80050c6:	2320      	movs	r3, #32
 80050c8:	e003      	b.n	80050d2 <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 80050ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050cc:	fab3 f383 	clz	r3, r3
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	3301      	adds	r3, #1
 80050d4:	f003 021f 	and.w	r2, r3, #31
 80050d8:	4613      	mov	r3, r2
 80050da:	005b      	lsls	r3, r3, #1
 80050dc:	4413      	add	r3, r2
 80050de:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050e0:	430b      	orrs	r3, r1
 80050e2:	e07e      	b.n	80051e2 <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d107      	bne.n	8005100 <HAL_ADC_ConfigChannel+0x778>
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	0e9b      	lsrs	r3, r3, #26
 80050f6:	3301      	adds	r3, #1
 80050f8:	069b      	lsls	r3, r3, #26
 80050fa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80050fe:	e015      	b.n	800512c <HAL_ADC_ConfigChannel+0x7a4>
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005108:	fa93 f3a3 	rbit	r3, r3
 800510c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800510e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005110:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8005112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005114:	2b00      	cmp	r3, #0
 8005116:	d101      	bne.n	800511c <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 8005118:	2320      	movs	r3, #32
 800511a:	e003      	b.n	8005124 <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 800511c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800511e:	fab3 f383 	clz	r3, r3
 8005122:	b2db      	uxtb	r3, r3
 8005124:	3301      	adds	r3, #1
 8005126:	069b      	lsls	r3, r3, #26
 8005128:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005134:	2b00      	cmp	r3, #0
 8005136:	d109      	bne.n	800514c <HAL_ADC_ConfigChannel+0x7c4>
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	0e9b      	lsrs	r3, r3, #26
 800513e:	3301      	adds	r3, #1
 8005140:	f003 031f 	and.w	r3, r3, #31
 8005144:	2101      	movs	r1, #1
 8005146:	fa01 f303 	lsl.w	r3, r1, r3
 800514a:	e017      	b.n	800517c <HAL_ADC_ConfigChannel+0x7f4>
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	fa93 f3a3 	rbit	r3, r3
 8005158:	61bb      	str	r3, [r7, #24]
  return result;
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800515e:	6a3b      	ldr	r3, [r7, #32]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d101      	bne.n	8005168 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 8005164:	2320      	movs	r3, #32
 8005166:	e003      	b.n	8005170 <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 8005168:	6a3b      	ldr	r3, [r7, #32]
 800516a:	fab3 f383 	clz	r3, r3
 800516e:	b2db      	uxtb	r3, r3
 8005170:	3301      	adds	r3, #1
 8005172:	f003 031f 	and.w	r3, r3, #31
 8005176:	2101      	movs	r1, #1
 8005178:	fa01 f303 	lsl.w	r3, r1, r3
 800517c:	ea42 0103 	orr.w	r1, r2, r3
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005188:	2b00      	cmp	r3, #0
 800518a:	d10d      	bne.n	80051a8 <HAL_ADC_ConfigChannel+0x820>
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	0e9b      	lsrs	r3, r3, #26
 8005192:	3301      	adds	r3, #1
 8005194:	f003 021f 	and.w	r2, r3, #31
 8005198:	4613      	mov	r3, r2
 800519a:	005b      	lsls	r3, r3, #1
 800519c:	4413      	add	r3, r2
 800519e:	3b1e      	subs	r3, #30
 80051a0:	051b      	lsls	r3, r3, #20
 80051a2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80051a6:	e01b      	b.n	80051e0 <HAL_ADC_ConfigChannel+0x858>
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	fa93 f3a3 	rbit	r3, r3
 80051b4:	60fb      	str	r3, [r7, #12]
  return result;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d101      	bne.n	80051c4 <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 80051c0:	2320      	movs	r3, #32
 80051c2:	e003      	b.n	80051cc <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 80051c4:	697b      	ldr	r3, [r7, #20]
 80051c6:	fab3 f383 	clz	r3, r3
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	3301      	adds	r3, #1
 80051ce:	f003 021f 	and.w	r2, r3, #31
 80051d2:	4613      	mov	r3, r2
 80051d4:	005b      	lsls	r3, r3, #1
 80051d6:	4413      	add	r3, r2
 80051d8:	3b1e      	subs	r3, #30
 80051da:	051b      	lsls	r3, r3, #20
 80051dc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051e0:	430b      	orrs	r3, r1
 80051e2:	683a      	ldr	r2, [r7, #0]
 80051e4:	6892      	ldr	r2, [r2, #8]
 80051e6:	4619      	mov	r1, r3
 80051e8:	f7fe fe68 	bl	8003ebc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	f280 80d7 	bge.w	80053a4 <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a06      	ldr	r2, [pc, #24]	@ (8005214 <HAL_ADC_ConfigChannel+0x88c>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d004      	beq.n	800520a <HAL_ADC_ConfigChannel+0x882>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a04      	ldr	r2, [pc, #16]	@ (8005218 <HAL_ADC_ConfigChannel+0x890>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d10a      	bne.n	8005220 <HAL_ADC_ConfigChannel+0x898>
 800520a:	4b04      	ldr	r3, [pc, #16]	@ (800521c <HAL_ADC_ConfigChannel+0x894>)
 800520c:	e009      	b.n	8005222 <HAL_ADC_ConfigChannel+0x89a>
 800520e:	bf00      	nop
 8005210:	47ff0000 	.word	0x47ff0000
 8005214:	40022000 	.word	0x40022000
 8005218:	40022100 	.word	0x40022100
 800521c:	40022300 	.word	0x40022300
 8005220:	4b65      	ldr	r3, [pc, #404]	@ (80053b8 <HAL_ADC_ConfigChannel+0xa30>)
 8005222:	4618      	mov	r0, r3
 8005224:	f7fe fcf8 	bl	8003c18 <LL_ADC_GetCommonPathInternalCh>
 8005228:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a62      	ldr	r2, [pc, #392]	@ (80053bc <HAL_ADC_ConfigChannel+0xa34>)
 8005232:	4293      	cmp	r3, r2
 8005234:	d004      	beq.n	8005240 <HAL_ADC_ConfigChannel+0x8b8>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a61      	ldr	r2, [pc, #388]	@ (80053c0 <HAL_ADC_ConfigChannel+0xa38>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d10e      	bne.n	800525e <HAL_ADC_ConfigChannel+0x8d6>
 8005240:	485e      	ldr	r0, [pc, #376]	@ (80053bc <HAL_ADC_ConfigChannel+0xa34>)
 8005242:	f7fe ff11 	bl	8004068 <LL_ADC_IsEnabled>
 8005246:	4604      	mov	r4, r0
 8005248:	485d      	ldr	r0, [pc, #372]	@ (80053c0 <HAL_ADC_ConfigChannel+0xa38>)
 800524a:	f7fe ff0d 	bl	8004068 <LL_ADC_IsEnabled>
 800524e:	4603      	mov	r3, r0
 8005250:	4323      	orrs	r3, r4
 8005252:	2b00      	cmp	r3, #0
 8005254:	bf0c      	ite	eq
 8005256:	2301      	moveq	r3, #1
 8005258:	2300      	movne	r3, #0
 800525a:	b2db      	uxtb	r3, r3
 800525c:	e008      	b.n	8005270 <HAL_ADC_ConfigChannel+0x8e8>
 800525e:	4859      	ldr	r0, [pc, #356]	@ (80053c4 <HAL_ADC_ConfigChannel+0xa3c>)
 8005260:	f7fe ff02 	bl	8004068 <LL_ADC_IsEnabled>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	bf0c      	ite	eq
 800526a:	2301      	moveq	r3, #1
 800526c:	2300      	movne	r3, #0
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b00      	cmp	r3, #0
 8005272:	f000 8084 	beq.w	800537e <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4a53      	ldr	r2, [pc, #332]	@ (80053c8 <HAL_ADC_ConfigChannel+0xa40>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d132      	bne.n	80052e6 <HAL_ADC_ConfigChannel+0x95e>
 8005280:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005284:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d12c      	bne.n	80052e6 <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a4c      	ldr	r2, [pc, #304]	@ (80053c4 <HAL_ADC_ConfigChannel+0xa3c>)
 8005292:	4293      	cmp	r3, r2
 8005294:	f040 8086 	bne.w	80053a4 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4a47      	ldr	r2, [pc, #284]	@ (80053bc <HAL_ADC_ConfigChannel+0xa34>)
 800529e:	4293      	cmp	r3, r2
 80052a0:	d004      	beq.n	80052ac <HAL_ADC_ConfigChannel+0x924>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a46      	ldr	r2, [pc, #280]	@ (80053c0 <HAL_ADC_ConfigChannel+0xa38>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d101      	bne.n	80052b0 <HAL_ADC_ConfigChannel+0x928>
 80052ac:	4a47      	ldr	r2, [pc, #284]	@ (80053cc <HAL_ADC_ConfigChannel+0xa44>)
 80052ae:	e000      	b.n	80052b2 <HAL_ADC_ConfigChannel+0x92a>
 80052b0:	4a41      	ldr	r2, [pc, #260]	@ (80053b8 <HAL_ADC_ConfigChannel+0xa30>)
 80052b2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052b6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80052ba:	4619      	mov	r1, r3
 80052bc:	4610      	mov	r0, r2
 80052be:	f7fe fc98 	bl	8003bf2 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80052c2:	4b43      	ldr	r3, [pc, #268]	@ (80053d0 <HAL_ADC_ConfigChannel+0xa48>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	099b      	lsrs	r3, r3, #6
 80052c8:	4a42      	ldr	r2, [pc, #264]	@ (80053d4 <HAL_ADC_ConfigChannel+0xa4c>)
 80052ca:	fba2 2303 	umull	r2, r3, r2, r3
 80052ce:	099b      	lsrs	r3, r3, #6
 80052d0:	3301      	adds	r3, #1
 80052d2:	005b      	lsls	r3, r3, #1
 80052d4:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80052d6:	e002      	b.n	80052de <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	3b01      	subs	r3, #1
 80052dc:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 80052de:	68bb      	ldr	r3, [r7, #8]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d1f9      	bne.n	80052d8 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80052e4:	e05e      	b.n	80053a4 <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a3b      	ldr	r2, [pc, #236]	@ (80053d8 <HAL_ADC_ConfigChannel+0xa50>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d120      	bne.n	8005332 <HAL_ADC_ConfigChannel+0x9aa>
 80052f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d11a      	bne.n	8005332 <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a30      	ldr	r2, [pc, #192]	@ (80053c4 <HAL_ADC_ConfigChannel+0xa3c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d14e      	bne.n	80053a4 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a2c      	ldr	r2, [pc, #176]	@ (80053bc <HAL_ADC_ConfigChannel+0xa34>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d004      	beq.n	800531a <HAL_ADC_ConfigChannel+0x992>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a2a      	ldr	r2, [pc, #168]	@ (80053c0 <HAL_ADC_ConfigChannel+0xa38>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d101      	bne.n	800531e <HAL_ADC_ConfigChannel+0x996>
 800531a:	4a2c      	ldr	r2, [pc, #176]	@ (80053cc <HAL_ADC_ConfigChannel+0xa44>)
 800531c:	e000      	b.n	8005320 <HAL_ADC_ConfigChannel+0x998>
 800531e:	4a26      	ldr	r2, [pc, #152]	@ (80053b8 <HAL_ADC_ConfigChannel+0xa30>)
 8005320:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005324:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005328:	4619      	mov	r1, r3
 800532a:	4610      	mov	r0, r2
 800532c:	f7fe fc61 	bl	8003bf2 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005330:	e038      	b.n	80053a4 <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a29      	ldr	r2, [pc, #164]	@ (80053dc <HAL_ADC_ConfigChannel+0xa54>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d133      	bne.n	80053a4 <HAL_ADC_ConfigChannel+0xa1c>
 800533c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005340:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005344:	2b00      	cmp	r3, #0
 8005346:	d12d      	bne.n	80053a4 <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a1d      	ldr	r2, [pc, #116]	@ (80053c4 <HAL_ADC_ConfigChannel+0xa3c>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d128      	bne.n	80053a4 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	4a19      	ldr	r2, [pc, #100]	@ (80053bc <HAL_ADC_ConfigChannel+0xa34>)
 8005358:	4293      	cmp	r3, r2
 800535a:	d004      	beq.n	8005366 <HAL_ADC_ConfigChannel+0x9de>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a17      	ldr	r2, [pc, #92]	@ (80053c0 <HAL_ADC_ConfigChannel+0xa38>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d101      	bne.n	800536a <HAL_ADC_ConfigChannel+0x9e2>
 8005366:	4a19      	ldr	r2, [pc, #100]	@ (80053cc <HAL_ADC_ConfigChannel+0xa44>)
 8005368:	e000      	b.n	800536c <HAL_ADC_ConfigChannel+0x9e4>
 800536a:	4a13      	ldr	r2, [pc, #76]	@ (80053b8 <HAL_ADC_ConfigChannel+0xa30>)
 800536c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005370:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005374:	4619      	mov	r1, r3
 8005376:	4610      	mov	r0, r2
 8005378:	f7fe fc3b 	bl	8003bf2 <LL_ADC_SetCommonPathInternalCh>
 800537c:	e012      	b.n	80053a4 <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005382:	f043 0220 	orr.w	r2, r3, #32
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 800538a:	2301      	movs	r3, #1
 800538c:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
 8005390:	e008      	b.n	80053a4 <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005396:	f043 0220 	orr.w	r2, r3, #32
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	f887 30df 	strb.w	r3, [r7, #223]	@ 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 80053ac:	f897 30df 	ldrb.w	r3, [r7, #223]	@ 0xdf
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	37e4      	adds	r7, #228	@ 0xe4
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd90      	pop	{r4, r7, pc}
 80053b8:	58026300 	.word	0x58026300
 80053bc:	40022000 	.word	0x40022000
 80053c0:	40022100 	.word	0x40022100
 80053c4:	58026000 	.word	0x58026000
 80053c8:	c7520000 	.word	0xc7520000
 80053cc:	40022300 	.word	0x40022300
 80053d0:	240000f0 	.word	0x240000f0
 80053d4:	053e2d63 	.word	0x053e2d63
 80053d8:	c3210000 	.word	0xc3210000
 80053dc:	cb840000 	.word	0xcb840000

080053e0 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a6b      	ldr	r2, [pc, #428]	@ (800559c <ADC_ConfigureBoostMode+0x1bc>)
 80053ee:	4293      	cmp	r3, r2
 80053f0:	d004      	beq.n	80053fc <ADC_ConfigureBoostMode+0x1c>
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	4a6a      	ldr	r2, [pc, #424]	@ (80055a0 <ADC_ConfigureBoostMode+0x1c0>)
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d109      	bne.n	8005410 <ADC_ConfigureBoostMode+0x30>
 80053fc:	4b69      	ldr	r3, [pc, #420]	@ (80055a4 <ADC_ConfigureBoostMode+0x1c4>)
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005404:	2b00      	cmp	r3, #0
 8005406:	bf14      	ite	ne
 8005408:	2301      	movne	r3, #1
 800540a:	2300      	moveq	r3, #0
 800540c:	b2db      	uxtb	r3, r3
 800540e:	e008      	b.n	8005422 <ADC_ConfigureBoostMode+0x42>
 8005410:	4b65      	ldr	r3, [pc, #404]	@ (80055a8 <ADC_ConfigureBoostMode+0x1c8>)
 8005412:	689b      	ldr	r3, [r3, #8]
 8005414:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005418:	2b00      	cmp	r3, #0
 800541a:	bf14      	ite	ne
 800541c:	2301      	movne	r3, #1
 800541e:	2300      	moveq	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	2b00      	cmp	r3, #0
 8005424:	d01c      	beq.n	8005460 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8005426:	f002 fc63 	bl	8007cf0 <HAL_RCC_GetHCLKFreq>
 800542a:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005434:	d010      	beq.n	8005458 <ADC_ConfigureBoostMode+0x78>
 8005436:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800543a:	d871      	bhi.n	8005520 <ADC_ConfigureBoostMode+0x140>
 800543c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005440:	d002      	beq.n	8005448 <ADC_ConfigureBoostMode+0x68>
 8005442:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005446:	d16b      	bne.n	8005520 <ADC_ConfigureBoostMode+0x140>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	685b      	ldr	r3, [r3, #4]
 800544c:	0c1b      	lsrs	r3, r3, #16
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	fbb2 f3f3 	udiv	r3, r2, r3
 8005454:	60fb      	str	r3, [r7, #12]
        break;
 8005456:	e066      	b.n	8005526 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	089b      	lsrs	r3, r3, #2
 800545c:	60fb      	str	r3, [r7, #12]
        break;
 800545e:	e062      	b.n	8005526 <ADC_ConfigureBoostMode+0x146>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8005460:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8005464:	f003 fb9a 	bl	8008b9c <HAL_RCCEx_GetPeriphCLKFreq>
 8005468:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	685b      	ldr	r3, [r3, #4]
 800546e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005472:	d051      	beq.n	8005518 <ADC_ConfigureBoostMode+0x138>
 8005474:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8005478:	d854      	bhi.n	8005524 <ADC_ConfigureBoostMode+0x144>
 800547a:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 800547e:	d047      	beq.n	8005510 <ADC_ConfigureBoostMode+0x130>
 8005480:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8005484:	d84e      	bhi.n	8005524 <ADC_ConfigureBoostMode+0x144>
 8005486:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800548a:	d03d      	beq.n	8005508 <ADC_ConfigureBoostMode+0x128>
 800548c:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8005490:	d848      	bhi.n	8005524 <ADC_ConfigureBoostMode+0x144>
 8005492:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005496:	d033      	beq.n	8005500 <ADC_ConfigureBoostMode+0x120>
 8005498:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800549c:	d842      	bhi.n	8005524 <ADC_ConfigureBoostMode+0x144>
 800549e:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80054a2:	d029      	beq.n	80054f8 <ADC_ConfigureBoostMode+0x118>
 80054a4:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 80054a8:	d83c      	bhi.n	8005524 <ADC_ConfigureBoostMode+0x144>
 80054aa:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80054ae:	d01a      	beq.n	80054e6 <ADC_ConfigureBoostMode+0x106>
 80054b0:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 80054b4:	d836      	bhi.n	8005524 <ADC_ConfigureBoostMode+0x144>
 80054b6:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80054ba:	d014      	beq.n	80054e6 <ADC_ConfigureBoostMode+0x106>
 80054bc:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 80054c0:	d830      	bhi.n	8005524 <ADC_ConfigureBoostMode+0x144>
 80054c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054c6:	d00e      	beq.n	80054e6 <ADC_ConfigureBoostMode+0x106>
 80054c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054cc:	d82a      	bhi.n	8005524 <ADC_ConfigureBoostMode+0x144>
 80054ce:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80054d2:	d008      	beq.n	80054e6 <ADC_ConfigureBoostMode+0x106>
 80054d4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80054d8:	d824      	bhi.n	8005524 <ADC_ConfigureBoostMode+0x144>
 80054da:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80054de:	d002      	beq.n	80054e6 <ADC_ConfigureBoostMode+0x106>
 80054e0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80054e4:	d11e      	bne.n	8005524 <ADC_ConfigureBoostMode+0x144>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	0c9b      	lsrs	r3, r3, #18
 80054ec:	005b      	lsls	r3, r3, #1
 80054ee:	68fa      	ldr	r2, [r7, #12]
 80054f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054f4:	60fb      	str	r3, [r7, #12]
        break;
 80054f6:	e016      	b.n	8005526 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	091b      	lsrs	r3, r3, #4
 80054fc:	60fb      	str	r3, [r7, #12]
        break;
 80054fe:	e012      	b.n	8005526 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	095b      	lsrs	r3, r3, #5
 8005504:	60fb      	str	r3, [r7, #12]
        break;
 8005506:	e00e      	b.n	8005526 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	099b      	lsrs	r3, r3, #6
 800550c:	60fb      	str	r3, [r7, #12]
        break;
 800550e:	e00a      	b.n	8005526 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	09db      	lsrs	r3, r3, #7
 8005514:	60fb      	str	r3, [r7, #12]
        break;
 8005516:	e006      	b.n	8005526 <ADC_ConfigureBoostMode+0x146>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	0a1b      	lsrs	r3, r3, #8
 800551c:	60fb      	str	r3, [r7, #12]
        break;
 800551e:	e002      	b.n	8005526 <ADC_ConfigureBoostMode+0x146>
        break;
 8005520:	bf00      	nop
 8005522:	e000      	b.n	8005526 <ADC_ConfigureBoostMode+0x146>
      default:
        break;
 8005524:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	085b      	lsrs	r3, r3, #1
 800552a:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	4a1f      	ldr	r2, [pc, #124]	@ (80055ac <ADC_ConfigureBoostMode+0x1cc>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d808      	bhi.n	8005546 <ADC_ConfigureBoostMode+0x166>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	689a      	ldr	r2, [r3, #8]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005542:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8005544:	e025      	b.n	8005592 <ADC_ConfigureBoostMode+0x1b2>
  else if (freq <= 12500000UL)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	4a19      	ldr	r2, [pc, #100]	@ (80055b0 <ADC_ConfigureBoostMode+0x1d0>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d80a      	bhi.n	8005564 <ADC_ConfigureBoostMode+0x184>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005560:	609a      	str	r2, [r3, #8]
}
 8005562:	e016      	b.n	8005592 <ADC_ConfigureBoostMode+0x1b2>
  else if (freq <= 25000000UL)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	4a13      	ldr	r2, [pc, #76]	@ (80055b4 <ADC_ConfigureBoostMode+0x1d4>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d80a      	bhi.n	8005582 <ADC_ConfigureBoostMode+0x1a2>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	689b      	ldr	r3, [r3, #8]
 8005572:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800557e:	609a      	str	r2, [r3, #8]
}
 8005580:	e007      	b.n	8005592 <ADC_ConfigureBoostMode+0x1b2>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	689a      	ldr	r2, [r3, #8]
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8005590:	609a      	str	r2, [r3, #8]
}
 8005592:	bf00      	nop
 8005594:	3710      	adds	r7, #16
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	40022000 	.word	0x40022000
 80055a0:	40022100 	.word	0x40022100
 80055a4:	40022300 	.word	0x40022300
 80055a8:	58026300 	.word	0x58026300
 80055ac:	005f5e10 	.word	0x005f5e10
 80055b0:	00bebc20 	.word	0x00bebc20
 80055b4:	017d7840 	.word	0x017d7840

080055b8 <LL_ADC_IsEnabled>:
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f003 0301 	and.w	r3, r3, #1
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d101      	bne.n	80055d0 <LL_ADC_IsEnabled+0x18>
 80055cc:	2301      	movs	r3, #1
 80055ce:	e000      	b.n	80055d2 <LL_ADC_IsEnabled+0x1a>
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	370c      	adds	r7, #12
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr

080055de <LL_ADC_REG_IsConversionOngoing>:
{
 80055de:	b480      	push	{r7}
 80055e0:	b083      	sub	sp, #12
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	f003 0304 	and.w	r3, r3, #4
 80055ee:	2b04      	cmp	r3, #4
 80055f0:	d101      	bne.n	80055f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80055f2:	2301      	movs	r3, #1
 80055f4:	e000      	b.n	80055f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80055f6:	2300      	movs	r3, #0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 800560c:	bf00      	nop
 800560e:	370c      	adds	r7, #12
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8005618:	b480      	push	{r7}
 800561a:	b083      	sub	sp, #12
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8005620:	bf00      	nop
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8005634:	bf00      	nop
 8005636:	370c      	adds	r7, #12
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800565c:	bf00      	nop
 800565e:	370c      	adds	r7, #12
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr

08005668 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005668:	b590      	push	{r4, r7, lr}
 800566a:	b0a3      	sub	sp, #140	@ 0x8c
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
 8005670:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005672:	2300      	movs	r3, #0
 8005674:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800567e:	2b01      	cmp	r3, #1
 8005680:	d101      	bne.n	8005686 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005682:	2302      	movs	r3, #2
 8005684:	e0c1      	b.n	800580a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2201      	movs	r2, #1
 800568a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800568e:	2300      	movs	r3, #0
 8005690:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8005692:	2300      	movs	r3, #0
 8005694:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	4a5e      	ldr	r2, [pc, #376]	@ (8005814 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800569c:	4293      	cmp	r3, r2
 800569e:	d102      	bne.n	80056a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80056a0:	4b5d      	ldr	r3, [pc, #372]	@ (8005818 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80056a2:	60fb      	str	r3, [r7, #12]
 80056a4:	e001      	b.n	80056aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80056a6:	2300      	movs	r3, #0
 80056a8:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d10b      	bne.n	80056c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056b4:	f043 0220 	orr.w	r2, r3, #32
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e0a0      	b.n	800580a <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff ff87 	bl	80055de <LL_ADC_REG_IsConversionOngoing>
 80056d0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4618      	mov	r0, r3
 80056da:	f7ff ff80 	bl	80055de <LL_ADC_REG_IsConversionOngoing>
 80056de:	4603      	mov	r3, r0
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	f040 8081 	bne.w	80057e8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80056e6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d17c      	bne.n	80057e8 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4a48      	ldr	r2, [pc, #288]	@ (8005814 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d004      	beq.n	8005702 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	4a46      	ldr	r2, [pc, #280]	@ (8005818 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80056fe:	4293      	cmp	r3, r2
 8005700:	d101      	bne.n	8005706 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8005702:	4b46      	ldr	r3, [pc, #280]	@ (800581c <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8005704:	e000      	b.n	8005708 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8005706:	4b46      	ldr	r3, [pc, #280]	@ (8005820 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8005708:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800570a:	683b      	ldr	r3, [r7, #0]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d039      	beq.n	8005786 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8005712:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005714:	689b      	ldr	r3, [r3, #8]
 8005716:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800571a:	683b      	ldr	r3, [r7, #0]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	431a      	orrs	r2, r3
 8005720:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005722:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a3a      	ldr	r2, [pc, #232]	@ (8005814 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800572a:	4293      	cmp	r3, r2
 800572c:	d004      	beq.n	8005738 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a39      	ldr	r2, [pc, #228]	@ (8005818 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d10e      	bne.n	8005756 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8005738:	4836      	ldr	r0, [pc, #216]	@ (8005814 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 800573a:	f7ff ff3d 	bl	80055b8 <LL_ADC_IsEnabled>
 800573e:	4604      	mov	r4, r0
 8005740:	4835      	ldr	r0, [pc, #212]	@ (8005818 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005742:	f7ff ff39 	bl	80055b8 <LL_ADC_IsEnabled>
 8005746:	4603      	mov	r3, r0
 8005748:	4323      	orrs	r3, r4
 800574a:	2b00      	cmp	r3, #0
 800574c:	bf0c      	ite	eq
 800574e:	2301      	moveq	r3, #1
 8005750:	2300      	movne	r3, #0
 8005752:	b2db      	uxtb	r3, r3
 8005754:	e008      	b.n	8005768 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8005756:	4833      	ldr	r0, [pc, #204]	@ (8005824 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005758:	f7ff ff2e 	bl	80055b8 <LL_ADC_IsEnabled>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	bf0c      	ite	eq
 8005762:	2301      	moveq	r3, #1
 8005764:	2300      	movne	r3, #0
 8005766:	b2db      	uxtb	r3, r3
 8005768:	2b00      	cmp	r3, #0
 800576a:	d047      	beq.n	80057fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800576c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800576e:	689a      	ldr	r2, [r3, #8]
 8005770:	4b2d      	ldr	r3, [pc, #180]	@ (8005828 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8005772:	4013      	ands	r3, r2
 8005774:	683a      	ldr	r2, [r7, #0]
 8005776:	6811      	ldr	r1, [r2, #0]
 8005778:	683a      	ldr	r2, [r7, #0]
 800577a:	6892      	ldr	r2, [r2, #8]
 800577c:	430a      	orrs	r2, r1
 800577e:	431a      	orrs	r2, r3
 8005780:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005782:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005784:	e03a      	b.n	80057fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005786:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800578e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005790:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a1f      	ldr	r2, [pc, #124]	@ (8005814 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d004      	beq.n	80057a6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a1d      	ldr	r2, [pc, #116]	@ (8005818 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d10e      	bne.n	80057c4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 80057a6:	481b      	ldr	r0, [pc, #108]	@ (8005814 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80057a8:	f7ff ff06 	bl	80055b8 <LL_ADC_IsEnabled>
 80057ac:	4604      	mov	r4, r0
 80057ae:	481a      	ldr	r0, [pc, #104]	@ (8005818 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80057b0:	f7ff ff02 	bl	80055b8 <LL_ADC_IsEnabled>
 80057b4:	4603      	mov	r3, r0
 80057b6:	4323      	orrs	r3, r4
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	bf0c      	ite	eq
 80057bc:	2301      	moveq	r3, #1
 80057be:	2300      	movne	r3, #0
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	e008      	b.n	80057d6 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 80057c4:	4817      	ldr	r0, [pc, #92]	@ (8005824 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80057c6:	f7ff fef7 	bl	80055b8 <LL_ADC_IsEnabled>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	bf0c      	ite	eq
 80057d0:	2301      	moveq	r3, #1
 80057d2:	2300      	movne	r3, #0
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d010      	beq.n	80057fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80057da:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80057dc:	689a      	ldr	r2, [r3, #8]
 80057de:	4b12      	ldr	r3, [pc, #72]	@ (8005828 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80057e0:	4013      	ands	r3, r2
 80057e2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80057e4:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80057e6:	e009      	b.n	80057fc <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80057ec:	f043 0220 	orr.w	r2, r3, #32
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 80057fa:	e000      	b.n	80057fe <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80057fc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	2200      	movs	r2, #0
 8005802:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8005806:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 800580a:	4618      	mov	r0, r3
 800580c:	378c      	adds	r7, #140	@ 0x8c
 800580e:	46bd      	mov	sp, r7
 8005810:	bd90      	pop	{r4, r7, pc}
 8005812:	bf00      	nop
 8005814:	40022000 	.word	0x40022000
 8005818:	40022100 	.word	0x40022100
 800581c:	40022300 	.word	0x40022300
 8005820:	58026300 	.word	0x58026300
 8005824:	58026000 	.word	0x58026000
 8005828:	fffff0e0 	.word	0xfffff0e0

0800582c <__NVIC_SetPriorityGrouping>:
{
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f003 0307 	and.w	r3, r3, #7
 800583a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800583c:	4b0b      	ldr	r3, [pc, #44]	@ (800586c <__NVIC_SetPriorityGrouping+0x40>)
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005842:	68ba      	ldr	r2, [r7, #8]
 8005844:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005848:	4013      	ands	r3, r2
 800584a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005854:	4b06      	ldr	r3, [pc, #24]	@ (8005870 <__NVIC_SetPriorityGrouping+0x44>)
 8005856:	4313      	orrs	r3, r2
 8005858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800585a:	4a04      	ldr	r2, [pc, #16]	@ (800586c <__NVIC_SetPriorityGrouping+0x40>)
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	60d3      	str	r3, [r2, #12]
}
 8005860:	bf00      	nop
 8005862:	3714      	adds	r7, #20
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	e000ed00 	.word	0xe000ed00
 8005870:	05fa0000 	.word	0x05fa0000

08005874 <__NVIC_GetPriorityGrouping>:
{
 8005874:	b480      	push	{r7}
 8005876:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005878:	4b04      	ldr	r3, [pc, #16]	@ (800588c <__NVIC_GetPriorityGrouping+0x18>)
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	0a1b      	lsrs	r3, r3, #8
 800587e:	f003 0307 	and.w	r3, r3, #7
}
 8005882:	4618      	mov	r0, r3
 8005884:	46bd      	mov	sp, r7
 8005886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588a:	4770      	bx	lr
 800588c:	e000ed00 	.word	0xe000ed00

08005890 <__NVIC_EnableIRQ>:
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	4603      	mov	r3, r0
 8005898:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800589a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	db0b      	blt.n	80058ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80058a2:	88fb      	ldrh	r3, [r7, #6]
 80058a4:	f003 021f 	and.w	r2, r3, #31
 80058a8:	4907      	ldr	r1, [pc, #28]	@ (80058c8 <__NVIC_EnableIRQ+0x38>)
 80058aa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80058ae:	095b      	lsrs	r3, r3, #5
 80058b0:	2001      	movs	r0, #1
 80058b2:	fa00 f202 	lsl.w	r2, r0, r2
 80058b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80058ba:	bf00      	nop
 80058bc:	370c      	adds	r7, #12
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	e000e100 	.word	0xe000e100

080058cc <__NVIC_SetPriority>:
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	4603      	mov	r3, r0
 80058d4:	6039      	str	r1, [r7, #0]
 80058d6:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80058d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	db0a      	blt.n	80058f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058e0:	683b      	ldr	r3, [r7, #0]
 80058e2:	b2da      	uxtb	r2, r3
 80058e4:	490c      	ldr	r1, [pc, #48]	@ (8005918 <__NVIC_SetPriority+0x4c>)
 80058e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80058ea:	0112      	lsls	r2, r2, #4
 80058ec:	b2d2      	uxtb	r2, r2
 80058ee:	440b      	add	r3, r1
 80058f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80058f4:	e00a      	b.n	800590c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	b2da      	uxtb	r2, r3
 80058fa:	4908      	ldr	r1, [pc, #32]	@ (800591c <__NVIC_SetPriority+0x50>)
 80058fc:	88fb      	ldrh	r3, [r7, #6]
 80058fe:	f003 030f 	and.w	r3, r3, #15
 8005902:	3b04      	subs	r3, #4
 8005904:	0112      	lsls	r2, r2, #4
 8005906:	b2d2      	uxtb	r2, r2
 8005908:	440b      	add	r3, r1
 800590a:	761a      	strb	r2, [r3, #24]
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	e000e100 	.word	0xe000e100
 800591c:	e000ed00 	.word	0xe000ed00

08005920 <NVIC_EncodePriority>:
{
 8005920:	b480      	push	{r7}
 8005922:	b089      	sub	sp, #36	@ 0x24
 8005924:	af00      	add	r7, sp, #0
 8005926:	60f8      	str	r0, [r7, #12]
 8005928:	60b9      	str	r1, [r7, #8]
 800592a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	f003 0307 	and.w	r3, r3, #7
 8005932:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	f1c3 0307 	rsb	r3, r3, #7
 800593a:	2b04      	cmp	r3, #4
 800593c:	bf28      	it	cs
 800593e:	2304      	movcs	r3, #4
 8005940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005942:	69fb      	ldr	r3, [r7, #28]
 8005944:	3304      	adds	r3, #4
 8005946:	2b06      	cmp	r3, #6
 8005948:	d902      	bls.n	8005950 <NVIC_EncodePriority+0x30>
 800594a:	69fb      	ldr	r3, [r7, #28]
 800594c:	3b03      	subs	r3, #3
 800594e:	e000      	b.n	8005952 <NVIC_EncodePriority+0x32>
 8005950:	2300      	movs	r3, #0
 8005952:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005954:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005958:	69bb      	ldr	r3, [r7, #24]
 800595a:	fa02 f303 	lsl.w	r3, r2, r3
 800595e:	43da      	mvns	r2, r3
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	401a      	ands	r2, r3
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005968:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	fa01 f303 	lsl.w	r3, r1, r3
 8005972:	43d9      	mvns	r1, r3
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005978:	4313      	orrs	r3, r2
}
 800597a:	4618      	mov	r0, r3
 800597c:	3724      	adds	r7, #36	@ 0x24
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr
	...

08005988 <SysTick_Config>:
{
 8005988:	b580      	push	{r7, lr}
 800598a:	b082      	sub	sp, #8
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	3b01      	subs	r3, #1
 8005994:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005998:	d301      	bcc.n	800599e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800599a:	2301      	movs	r3, #1
 800599c:	e00f      	b.n	80059be <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800599e:	4a0a      	ldr	r2, [pc, #40]	@ (80059c8 <SysTick_Config+0x40>)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	3b01      	subs	r3, #1
 80059a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80059a6:	210f      	movs	r1, #15
 80059a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059ac:	f7ff ff8e 	bl	80058cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80059b0:	4b05      	ldr	r3, [pc, #20]	@ (80059c8 <SysTick_Config+0x40>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80059b6:	4b04      	ldr	r3, [pc, #16]	@ (80059c8 <SysTick_Config+0x40>)
 80059b8:	2207      	movs	r2, #7
 80059ba:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80059bc:	2300      	movs	r3, #0
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3708      	adds	r7, #8
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	e000e010 	.word	0xe000e010

080059cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b082      	sub	sp, #8
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f7ff ff29 	bl	800582c <__NVIC_SetPriorityGrouping>
}
 80059da:	bf00      	nop
 80059dc:	3708      	adds	r7, #8
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b086      	sub	sp, #24
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	4603      	mov	r3, r0
 80059ea:	60b9      	str	r1, [r7, #8]
 80059ec:	607a      	str	r2, [r7, #4]
 80059ee:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80059f0:	f7ff ff40 	bl	8005874 <__NVIC_GetPriorityGrouping>
 80059f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	68b9      	ldr	r1, [r7, #8]
 80059fa:	6978      	ldr	r0, [r7, #20]
 80059fc:	f7ff ff90 	bl	8005920 <NVIC_EncodePriority>
 8005a00:	4602      	mov	r2, r0
 8005a02:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005a06:	4611      	mov	r1, r2
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7ff ff5f 	bl	80058cc <__NVIC_SetPriority>
}
 8005a0e:	bf00      	nop
 8005a10:	3718      	adds	r7, #24
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bd80      	pop	{r7, pc}

08005a16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a16:	b580      	push	{r7, lr}
 8005a18:	b082      	sub	sp, #8
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005a20:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005a24:	4618      	mov	r0, r3
 8005a26:	f7ff ff33 	bl	8005890 <__NVIC_EnableIRQ>
}
 8005a2a:	bf00      	nop
 8005a2c:	3708      	adds	r7, #8
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}

08005a32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005a32:	b580      	push	{r7, lr}
 8005a34:	b082      	sub	sp, #8
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f7ff ffa4 	bl	8005988 <SysTick_Config>
 8005a40:	4603      	mov	r3, r0
}
 8005a42:	4618      	mov	r0, r3
 8005a44:	3708      	adds	r7, #8
 8005a46:	46bd      	mov	sp, r7
 8005a48:	bd80      	pop	{r7, pc}

08005a4a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005a4a:	b580      	push	{r7, lr}
 8005a4c:	b082      	sub	sp, #8
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d101      	bne.n	8005a5c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	e014      	b.n	8005a86 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	791b      	ldrb	r3, [r3, #4]
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d105      	bne.n	8005a72 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2200      	movs	r2, #0
 8005a6a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f7fd fb85 	bl	800317c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2202      	movs	r2, #2
 8005a76:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2201      	movs	r2, #1
 8005a82:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005a84:	2300      	movs	r3, #0
}
 8005a86:	4618      	mov	r0, r3
 8005a88:	3708      	adds	r7, #8
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}

08005a8e <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8005a8e:	b480      	push	{r7}
 8005a90:	b083      	sub	sp, #12
 8005a92:	af00      	add	r7, sp, #0
 8005a94:	6078      	str	r0, [r7, #4]
 8005a96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	795b      	ldrb	r3, [r3, #5]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d101      	bne.n	8005aa4 <HAL_DAC_Start+0x16>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e040      	b.n	8005b26 <HAL_DAC_Start+0x98>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2202      	movs	r2, #2
 8005aae:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	6819      	ldr	r1, [r3, #0]
 8005ab6:	683b      	ldr	r3, [r7, #0]
 8005ab8:	f003 0310 	and.w	r3, r3, #16
 8005abc:	2201      	movs	r2, #1
 8005abe:	409a      	lsls	r2, r3
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	430a      	orrs	r2, r1
 8005ac6:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d10f      	bne.n	8005aee <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8005ad8:	2b02      	cmp	r3, #2
 8005ada:	d11d      	bne.n	8005b18 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	685a      	ldr	r2, [r3, #4]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f042 0201 	orr.w	r2, r2, #1
 8005aea:	605a      	str	r2, [r3, #4]
 8005aec:	e014      	b.n	8005b18 <HAL_DAC_Start+0x8a>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8005af8:	683b      	ldr	r3, [r7, #0]
 8005afa:	f003 0310 	and.w	r3, r3, #16
 8005afe:	2102      	movs	r1, #2
 8005b00:	fa01 f303 	lsl.w	r3, r1, r3
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d107      	bne.n	8005b18 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f042 0202 	orr.w	r2, r2, #2
 8005b16:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	370c      	adds	r7, #12
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b30:	4770      	bx	lr

08005b32 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8005b32:	b580      	push	{r7, lr}
 8005b34:	b082      	sub	sp, #8
 8005b36:	af00      	add	r7, sp, #0
 8005b38:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b48:	d120      	bne.n	8005b8c <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005b58:	d118      	bne.n	8005b8c <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2204      	movs	r2, #4
 8005b5e:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	691b      	ldr	r3, [r3, #16]
 8005b64:	f043 0201 	orr.w	r2, r3, #1
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005b74:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005b84:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f82d 	bl	8005be6 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b96:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b9a:	d120      	bne.n	8005bde <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ba2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ba6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005baa:	d118      	bne.n	8005bde <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2204      	movs	r2, #4
 8005bb0:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	f043 0202 	orr.w	r2, r3, #2
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8005bc6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8005bd6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f000 f93f 	bl	8005e5c <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 8005bde:	bf00      	nop
 8005be0:	3708      	adds	r7, #8
 8005be2:	46bd      	mov	sp, r7
 8005be4:	bd80      	pop	{r7, pc}

08005be6 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005be6:	b480      	push	{r7}
 8005be8:	b083      	sub	sp, #12
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8005bee:	bf00      	nop
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf8:	4770      	bx	lr
	...

08005bfc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b088      	sub	sp, #32
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	60f8      	str	r0, [r7, #12]
 8005c04:	60b9      	str	r1, [r7, #8]
 8005c06:	607a      	str	r2, [r7, #4]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	795b      	ldrb	r3, [r3, #5]
 8005c0c:	2b01      	cmp	r3, #1
 8005c0e:	d101      	bne.n	8005c14 <HAL_DAC_ConfigChannel+0x18>
 8005c10:	2302      	movs	r3, #2
 8005c12:	e11d      	b.n	8005e50 <HAL_DAC_ConfigChannel+0x254>
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2201      	movs	r2, #1
 8005c18:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2202      	movs	r2, #2
 8005c1e:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	2b04      	cmp	r3, #4
 8005c26:	d174      	bne.n	8005d12 <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005c28:	f7fd ffa0 	bl	8003b6c <HAL_GetTick>
 8005c2c:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d134      	bne.n	8005c9e <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005c34:	e011      	b.n	8005c5a <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005c36:	f7fd ff99 	bl	8003b6c <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d90a      	bls.n	8005c5a <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	691b      	ldr	r3, [r3, #16]
 8005c48:	f043 0208 	orr.w	r2, r3, #8
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	2203      	movs	r2, #3
 8005c54:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005c56:	2303      	movs	r3, #3
 8005c58:	e0fa      	b.n	8005e50 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c60:	4b7d      	ldr	r3, [pc, #500]	@ (8005e58 <HAL_DAC_ConfigChannel+0x25c>)
 8005c62:	4013      	ands	r3, r2
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d1e6      	bne.n	8005c36 <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 8005c68:	2001      	movs	r0, #1
 8005c6a:	f7fd ff8b 	bl	8003b84 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68ba      	ldr	r2, [r7, #8]
 8005c74:	6992      	ldr	r2, [r2, #24]
 8005c76:	641a      	str	r2, [r3, #64]	@ 0x40
 8005c78:	e01e      	b.n	8005cb8 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005c7a:	f7fd ff77 	bl	8003b6c <HAL_GetTick>
 8005c7e:	4602      	mov	r2, r0
 8005c80:	69bb      	ldr	r3, [r7, #24]
 8005c82:	1ad3      	subs	r3, r2, r3
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d90a      	bls.n	8005c9e <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	691b      	ldr	r3, [r3, #16]
 8005c8c:	f043 0208 	orr.w	r2, r3, #8
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2203      	movs	r2, #3
 8005c98:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e0d8      	b.n	8005e50 <HAL_DAC_ConfigChannel+0x254>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	dbe8      	blt.n	8005c7a <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 8005ca8:	2001      	movs	r0, #1
 8005caa:	f7fd ff6b 	bl	8003b84 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	6992      	ldr	r2, [r2, #24]
 8005cb6:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f003 0310 	and.w	r3, r3, #16
 8005cc4:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8005ccc:	43db      	mvns	r3, r3
 8005cce:	ea02 0103 	and.w	r1, r2, r3
 8005cd2:	68bb      	ldr	r3, [r7, #8]
 8005cd4:	69da      	ldr	r2, [r3, #28]
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f003 0310 	and.w	r3, r3, #16
 8005cdc:	409a      	lsls	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	430a      	orrs	r2, r1
 8005ce4:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f003 0310 	and.w	r3, r3, #16
 8005cf2:	21ff      	movs	r1, #255	@ 0xff
 8005cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8005cf8:	43db      	mvns	r3, r3
 8005cfa:	ea02 0103 	and.w	r1, r2, r3
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	6a1a      	ldr	r2, [r3, #32]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f003 0310 	and.w	r3, r3, #16
 8005d08:	409a      	lsls	r2, r3
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	430a      	orrs	r2, r1
 8005d10:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	691b      	ldr	r3, [r3, #16]
 8005d16:	2b01      	cmp	r3, #1
 8005d18:	d11d      	bne.n	8005d56 <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d20:	617b      	str	r3, [r7, #20]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f003 0310 	and.w	r3, r3, #16
 8005d28:	221f      	movs	r2, #31
 8005d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d2e:	43db      	mvns	r3, r3
 8005d30:	697a      	ldr	r2, [r7, #20]
 8005d32:	4013      	ands	r3, r2
 8005d34:	617b      	str	r3, [r7, #20]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	695b      	ldr	r3, [r3, #20]
 8005d3a:	613b      	str	r3, [r7, #16]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f003 0310 	and.w	r3, r3, #16
 8005d42:	693a      	ldr	r2, [r7, #16]
 8005d44:	fa02 f303 	lsl.w	r3, r2, r3
 8005d48:	697a      	ldr	r2, [r7, #20]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	617b      	str	r3, [r7, #20]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	697a      	ldr	r2, [r7, #20]
 8005d54:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d5c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f003 0310 	and.w	r3, r3, #16
 8005d64:	2207      	movs	r2, #7
 8005d66:	fa02 f303 	lsl.w	r3, r2, r3
 8005d6a:	43db      	mvns	r3, r3
 8005d6c:	697a      	ldr	r2, [r7, #20]
 8005d6e:	4013      	ands	r3, r2
 8005d70:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d102      	bne.n	8005d80 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	61fb      	str	r3, [r7, #28]
 8005d7e:	e00f      	b.n	8005da0 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	2b02      	cmp	r3, #2
 8005d86:	d102      	bne.n	8005d8e <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8005d88:	2301      	movs	r3, #1
 8005d8a:	61fb      	str	r3, [r7, #28]
 8005d8c:	e008      	b.n	8005da0 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005d8e:	68bb      	ldr	r3, [r7, #8]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d102      	bne.n	8005d9c <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8005d96:	2301      	movs	r3, #1
 8005d98:	61fb      	str	r3, [r7, #28]
 8005d9a:	e001      	b.n	8005da0 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	61fb      	str	r3, [r7, #28]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	689b      	ldr	r3, [r3, #8]
 8005da8:	4313      	orrs	r3, r2
 8005daa:	69fa      	ldr	r2, [r7, #28]
 8005dac:	4313      	orrs	r3, r2
 8005dae:	613b      	str	r3, [r7, #16]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	f003 0310 	and.w	r3, r3, #16
 8005db6:	693a      	ldr	r2, [r7, #16]
 8005db8:	fa02 f303 	lsl.w	r3, r2, r3
 8005dbc:	697a      	ldr	r2, [r7, #20]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	617b      	str	r3, [r7, #20]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	697a      	ldr	r2, [r7, #20]
 8005dc8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	6819      	ldr	r1, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f003 0310 	and.w	r3, r3, #16
 8005dd6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005dda:	fa02 f303 	lsl.w	r3, r2, r3
 8005dde:	43da      	mvns	r2, r3
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	400a      	ands	r2, r1
 8005de6:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	617b      	str	r3, [r7, #20]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	f003 0310 	and.w	r3, r3, #16
 8005df6:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8005dfe:	43db      	mvns	r3, r3
 8005e00:	697a      	ldr	r2, [r7, #20]
 8005e02:	4013      	ands	r3, r2
 8005e04:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f003 0310 	and.w	r3, r3, #16
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	fa02 f303 	lsl.w	r3, r2, r3
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	4313      	orrs	r3, r2
 8005e1c:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	697a      	ldr	r2, [r7, #20]
 8005e24:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	6819      	ldr	r1, [r3, #0]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	f003 0310 	and.w	r3, r3, #16
 8005e32:	22c0      	movs	r2, #192	@ 0xc0
 8005e34:	fa02 f303 	lsl.w	r3, r2, r3
 8005e38:	43da      	mvns	r2, r3
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	400a      	ands	r2, r1
 8005e40:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2201      	movs	r2, #1
 8005e46:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005e4e:	2300      	movs	r3, #0
}
 8005e50:	4618      	mov	r0, r3
 8005e52:	3720      	adds	r7, #32
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bd80      	pop	{r7, pc}
 8005e58:	20008000 	.word	0x20008000

08005e5c <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8005e64:	bf00      	nop
 8005e66:	370c      	adds	r7, #12
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e6e:	4770      	bx	lr

08005e70 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b086      	sub	sp, #24
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005e78:	f7fd fe78 	bl	8003b6c <HAL_GetTick>
 8005e7c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d101      	bne.n	8005e88 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005e84:	2301      	movs	r3, #1
 8005e86:	e2dc      	b.n	8006442 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005e8e:	b2db      	uxtb	r3, r3
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d008      	beq.n	8005ea6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2280      	movs	r2, #128	@ 0x80
 8005e98:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e2cd      	b.n	8006442 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a76      	ldr	r2, [pc, #472]	@ (8006084 <HAL_DMA_Abort+0x214>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d04a      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a74      	ldr	r2, [pc, #464]	@ (8006088 <HAL_DMA_Abort+0x218>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d045      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a73      	ldr	r2, [pc, #460]	@ (800608c <HAL_DMA_Abort+0x21c>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d040      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a71      	ldr	r2, [pc, #452]	@ (8006090 <HAL_DMA_Abort+0x220>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d03b      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a70      	ldr	r2, [pc, #448]	@ (8006094 <HAL_DMA_Abort+0x224>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d036      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a6e      	ldr	r2, [pc, #440]	@ (8006098 <HAL_DMA_Abort+0x228>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d031      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a6d      	ldr	r2, [pc, #436]	@ (800609c <HAL_DMA_Abort+0x22c>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d02c      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a6b      	ldr	r2, [pc, #428]	@ (80060a0 <HAL_DMA_Abort+0x230>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d027      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	4a6a      	ldr	r2, [pc, #424]	@ (80060a4 <HAL_DMA_Abort+0x234>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d022      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a68      	ldr	r2, [pc, #416]	@ (80060a8 <HAL_DMA_Abort+0x238>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d01d      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	4a67      	ldr	r2, [pc, #412]	@ (80060ac <HAL_DMA_Abort+0x23c>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d018      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	4a65      	ldr	r2, [pc, #404]	@ (80060b0 <HAL_DMA_Abort+0x240>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d013      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	4a64      	ldr	r2, [pc, #400]	@ (80060b4 <HAL_DMA_Abort+0x244>)
 8005f24:	4293      	cmp	r3, r2
 8005f26:	d00e      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4a62      	ldr	r2, [pc, #392]	@ (80060b8 <HAL_DMA_Abort+0x248>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d009      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a61      	ldr	r2, [pc, #388]	@ (80060bc <HAL_DMA_Abort+0x24c>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d004      	beq.n	8005f46 <HAL_DMA_Abort+0xd6>
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a5f      	ldr	r2, [pc, #380]	@ (80060c0 <HAL_DMA_Abort+0x250>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d101      	bne.n	8005f4a <HAL_DMA_Abort+0xda>
 8005f46:	2301      	movs	r3, #1
 8005f48:	e000      	b.n	8005f4c <HAL_DMA_Abort+0xdc>
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d013      	beq.n	8005f78 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f022 021e 	bic.w	r2, r2, #30
 8005f5e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	695a      	ldr	r2, [r3, #20]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005f6e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	617b      	str	r3, [r7, #20]
 8005f76:	e00a      	b.n	8005f8e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f022 020e 	bic.w	r2, r2, #14
 8005f86:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a3c      	ldr	r2, [pc, #240]	@ (8006084 <HAL_DMA_Abort+0x214>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d072      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a3a      	ldr	r2, [pc, #232]	@ (8006088 <HAL_DMA_Abort+0x218>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d06d      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a39      	ldr	r2, [pc, #228]	@ (800608c <HAL_DMA_Abort+0x21c>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d068      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a37      	ldr	r2, [pc, #220]	@ (8006090 <HAL_DMA_Abort+0x220>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d063      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a36      	ldr	r2, [pc, #216]	@ (8006094 <HAL_DMA_Abort+0x224>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d05e      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a34      	ldr	r2, [pc, #208]	@ (8006098 <HAL_DMA_Abort+0x228>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d059      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a33      	ldr	r2, [pc, #204]	@ (800609c <HAL_DMA_Abort+0x22c>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d054      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a31      	ldr	r2, [pc, #196]	@ (80060a0 <HAL_DMA_Abort+0x230>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d04f      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a30      	ldr	r2, [pc, #192]	@ (80060a4 <HAL_DMA_Abort+0x234>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d04a      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a2e      	ldr	r2, [pc, #184]	@ (80060a8 <HAL_DMA_Abort+0x238>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d045      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a2d      	ldr	r2, [pc, #180]	@ (80060ac <HAL_DMA_Abort+0x23c>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d040      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a2b      	ldr	r2, [pc, #172]	@ (80060b0 <HAL_DMA_Abort+0x240>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d03b      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a2a      	ldr	r2, [pc, #168]	@ (80060b4 <HAL_DMA_Abort+0x244>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d036      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a28      	ldr	r2, [pc, #160]	@ (80060b8 <HAL_DMA_Abort+0x248>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d031      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a27      	ldr	r2, [pc, #156]	@ (80060bc <HAL_DMA_Abort+0x24c>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d02c      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a25      	ldr	r2, [pc, #148]	@ (80060c0 <HAL_DMA_Abort+0x250>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d027      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a24      	ldr	r2, [pc, #144]	@ (80060c4 <HAL_DMA_Abort+0x254>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d022      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a22      	ldr	r2, [pc, #136]	@ (80060c8 <HAL_DMA_Abort+0x258>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d01d      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a21      	ldr	r2, [pc, #132]	@ (80060cc <HAL_DMA_Abort+0x25c>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d018      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a1f      	ldr	r2, [pc, #124]	@ (80060d0 <HAL_DMA_Abort+0x260>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d013      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a1e      	ldr	r2, [pc, #120]	@ (80060d4 <HAL_DMA_Abort+0x264>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d00e      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a1c      	ldr	r2, [pc, #112]	@ (80060d8 <HAL_DMA_Abort+0x268>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d009      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a1b      	ldr	r2, [pc, #108]	@ (80060dc <HAL_DMA_Abort+0x26c>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d004      	beq.n	800607e <HAL_DMA_Abort+0x20e>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a19      	ldr	r2, [pc, #100]	@ (80060e0 <HAL_DMA_Abort+0x270>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d132      	bne.n	80060e4 <HAL_DMA_Abort+0x274>
 800607e:	2301      	movs	r3, #1
 8006080:	e031      	b.n	80060e6 <HAL_DMA_Abort+0x276>
 8006082:	bf00      	nop
 8006084:	40020010 	.word	0x40020010
 8006088:	40020028 	.word	0x40020028
 800608c:	40020040 	.word	0x40020040
 8006090:	40020058 	.word	0x40020058
 8006094:	40020070 	.word	0x40020070
 8006098:	40020088 	.word	0x40020088
 800609c:	400200a0 	.word	0x400200a0
 80060a0:	400200b8 	.word	0x400200b8
 80060a4:	40020410 	.word	0x40020410
 80060a8:	40020428 	.word	0x40020428
 80060ac:	40020440 	.word	0x40020440
 80060b0:	40020458 	.word	0x40020458
 80060b4:	40020470 	.word	0x40020470
 80060b8:	40020488 	.word	0x40020488
 80060bc:	400204a0 	.word	0x400204a0
 80060c0:	400204b8 	.word	0x400204b8
 80060c4:	58025408 	.word	0x58025408
 80060c8:	5802541c 	.word	0x5802541c
 80060cc:	58025430 	.word	0x58025430
 80060d0:	58025444 	.word	0x58025444
 80060d4:	58025458 	.word	0x58025458
 80060d8:	5802546c 	.word	0x5802546c
 80060dc:	58025480 	.word	0x58025480
 80060e0:	58025494 	.word	0x58025494
 80060e4:	2300      	movs	r3, #0
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d007      	beq.n	80060fa <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80060f4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a6d      	ldr	r2, [pc, #436]	@ (80062b4 <HAL_DMA_Abort+0x444>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d04a      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a6b      	ldr	r2, [pc, #428]	@ (80062b8 <HAL_DMA_Abort+0x448>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d045      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a6a      	ldr	r2, [pc, #424]	@ (80062bc <HAL_DMA_Abort+0x44c>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d040      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a68      	ldr	r2, [pc, #416]	@ (80062c0 <HAL_DMA_Abort+0x450>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d03b      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a67      	ldr	r2, [pc, #412]	@ (80062c4 <HAL_DMA_Abort+0x454>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d036      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a65      	ldr	r2, [pc, #404]	@ (80062c8 <HAL_DMA_Abort+0x458>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d031      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a64      	ldr	r2, [pc, #400]	@ (80062cc <HAL_DMA_Abort+0x45c>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d02c      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a62      	ldr	r2, [pc, #392]	@ (80062d0 <HAL_DMA_Abort+0x460>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d027      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a61      	ldr	r2, [pc, #388]	@ (80062d4 <HAL_DMA_Abort+0x464>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d022      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a5f      	ldr	r2, [pc, #380]	@ (80062d8 <HAL_DMA_Abort+0x468>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d01d      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a5e      	ldr	r2, [pc, #376]	@ (80062dc <HAL_DMA_Abort+0x46c>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d018      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a5c      	ldr	r2, [pc, #368]	@ (80062e0 <HAL_DMA_Abort+0x470>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d013      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a5b      	ldr	r2, [pc, #364]	@ (80062e4 <HAL_DMA_Abort+0x474>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d00e      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a59      	ldr	r2, [pc, #356]	@ (80062e8 <HAL_DMA_Abort+0x478>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d009      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a58      	ldr	r2, [pc, #352]	@ (80062ec <HAL_DMA_Abort+0x47c>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d004      	beq.n	800619a <HAL_DMA_Abort+0x32a>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a56      	ldr	r2, [pc, #344]	@ (80062f0 <HAL_DMA_Abort+0x480>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d108      	bne.n	80061ac <HAL_DMA_Abort+0x33c>
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	681a      	ldr	r2, [r3, #0]
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f022 0201 	bic.w	r2, r2, #1
 80061a8:	601a      	str	r2, [r3, #0]
 80061aa:	e007      	b.n	80061bc <HAL_DMA_Abort+0x34c>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f022 0201 	bic.w	r2, r2, #1
 80061ba:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80061bc:	e013      	b.n	80061e6 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80061be:	f7fd fcd5 	bl	8003b6c <HAL_GetTick>
 80061c2:	4602      	mov	r2, r0
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	2b05      	cmp	r3, #5
 80061ca:	d90c      	bls.n	80061e6 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2220      	movs	r2, #32
 80061d0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2203      	movs	r2, #3
 80061d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80061e2:	2301      	movs	r3, #1
 80061e4:	e12d      	b.n	8006442 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f003 0301 	and.w	r3, r3, #1
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d1e5      	bne.n	80061be <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a2f      	ldr	r2, [pc, #188]	@ (80062b4 <HAL_DMA_Abort+0x444>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d04a      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a2d      	ldr	r2, [pc, #180]	@ (80062b8 <HAL_DMA_Abort+0x448>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d045      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a2c      	ldr	r2, [pc, #176]	@ (80062bc <HAL_DMA_Abort+0x44c>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d040      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a2a      	ldr	r2, [pc, #168]	@ (80062c0 <HAL_DMA_Abort+0x450>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d03b      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a29      	ldr	r2, [pc, #164]	@ (80062c4 <HAL_DMA_Abort+0x454>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d036      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a27      	ldr	r2, [pc, #156]	@ (80062c8 <HAL_DMA_Abort+0x458>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d031      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a26      	ldr	r2, [pc, #152]	@ (80062cc <HAL_DMA_Abort+0x45c>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d02c      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a24      	ldr	r2, [pc, #144]	@ (80062d0 <HAL_DMA_Abort+0x460>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d027      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a23      	ldr	r2, [pc, #140]	@ (80062d4 <HAL_DMA_Abort+0x464>)
 8006248:	4293      	cmp	r3, r2
 800624a:	d022      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a21      	ldr	r2, [pc, #132]	@ (80062d8 <HAL_DMA_Abort+0x468>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d01d      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	4a20      	ldr	r2, [pc, #128]	@ (80062dc <HAL_DMA_Abort+0x46c>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d018      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	4a1e      	ldr	r2, [pc, #120]	@ (80062e0 <HAL_DMA_Abort+0x470>)
 8006266:	4293      	cmp	r3, r2
 8006268:	d013      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4a1d      	ldr	r2, [pc, #116]	@ (80062e4 <HAL_DMA_Abort+0x474>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d00e      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a1b      	ldr	r2, [pc, #108]	@ (80062e8 <HAL_DMA_Abort+0x478>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d009      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a1a      	ldr	r2, [pc, #104]	@ (80062ec <HAL_DMA_Abort+0x47c>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d004      	beq.n	8006292 <HAL_DMA_Abort+0x422>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a18      	ldr	r2, [pc, #96]	@ (80062f0 <HAL_DMA_Abort+0x480>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d101      	bne.n	8006296 <HAL_DMA_Abort+0x426>
 8006292:	2301      	movs	r3, #1
 8006294:	e000      	b.n	8006298 <HAL_DMA_Abort+0x428>
 8006296:	2300      	movs	r3, #0
 8006298:	2b00      	cmp	r3, #0
 800629a:	d02b      	beq.n	80062f4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062a0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062a6:	f003 031f 	and.w	r3, r3, #31
 80062aa:	223f      	movs	r2, #63	@ 0x3f
 80062ac:	409a      	lsls	r2, r3
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	609a      	str	r2, [r3, #8]
 80062b2:	e02a      	b.n	800630a <HAL_DMA_Abort+0x49a>
 80062b4:	40020010 	.word	0x40020010
 80062b8:	40020028 	.word	0x40020028
 80062bc:	40020040 	.word	0x40020040
 80062c0:	40020058 	.word	0x40020058
 80062c4:	40020070 	.word	0x40020070
 80062c8:	40020088 	.word	0x40020088
 80062cc:	400200a0 	.word	0x400200a0
 80062d0:	400200b8 	.word	0x400200b8
 80062d4:	40020410 	.word	0x40020410
 80062d8:	40020428 	.word	0x40020428
 80062dc:	40020440 	.word	0x40020440
 80062e0:	40020458 	.word	0x40020458
 80062e4:	40020470 	.word	0x40020470
 80062e8:	40020488 	.word	0x40020488
 80062ec:	400204a0 	.word	0x400204a0
 80062f0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062f8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80062fe:	f003 031f 	and.w	r3, r3, #31
 8006302:	2201      	movs	r2, #1
 8006304:	409a      	lsls	r2, r3
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a4f      	ldr	r2, [pc, #316]	@ (800644c <HAL_DMA_Abort+0x5dc>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d072      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a4d      	ldr	r2, [pc, #308]	@ (8006450 <HAL_DMA_Abort+0x5e0>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d06d      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a4c      	ldr	r2, [pc, #304]	@ (8006454 <HAL_DMA_Abort+0x5e4>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d068      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a4a      	ldr	r2, [pc, #296]	@ (8006458 <HAL_DMA_Abort+0x5e8>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d063      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a49      	ldr	r2, [pc, #292]	@ (800645c <HAL_DMA_Abort+0x5ec>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d05e      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a47      	ldr	r2, [pc, #284]	@ (8006460 <HAL_DMA_Abort+0x5f0>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d059      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a46      	ldr	r2, [pc, #280]	@ (8006464 <HAL_DMA_Abort+0x5f4>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d054      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a44      	ldr	r2, [pc, #272]	@ (8006468 <HAL_DMA_Abort+0x5f8>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d04f      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a43      	ldr	r2, [pc, #268]	@ (800646c <HAL_DMA_Abort+0x5fc>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d04a      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a41      	ldr	r2, [pc, #260]	@ (8006470 <HAL_DMA_Abort+0x600>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d045      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a40      	ldr	r2, [pc, #256]	@ (8006474 <HAL_DMA_Abort+0x604>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d040      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a3e      	ldr	r2, [pc, #248]	@ (8006478 <HAL_DMA_Abort+0x608>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d03b      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a3d      	ldr	r2, [pc, #244]	@ (800647c <HAL_DMA_Abort+0x60c>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d036      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a3b      	ldr	r2, [pc, #236]	@ (8006480 <HAL_DMA_Abort+0x610>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d031      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a3a      	ldr	r2, [pc, #232]	@ (8006484 <HAL_DMA_Abort+0x614>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d02c      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a38      	ldr	r2, [pc, #224]	@ (8006488 <HAL_DMA_Abort+0x618>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d027      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a37      	ldr	r2, [pc, #220]	@ (800648c <HAL_DMA_Abort+0x61c>)
 80063b0:	4293      	cmp	r3, r2
 80063b2:	d022      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a35      	ldr	r2, [pc, #212]	@ (8006490 <HAL_DMA_Abort+0x620>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d01d      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a34      	ldr	r2, [pc, #208]	@ (8006494 <HAL_DMA_Abort+0x624>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d018      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	4a32      	ldr	r2, [pc, #200]	@ (8006498 <HAL_DMA_Abort+0x628>)
 80063ce:	4293      	cmp	r3, r2
 80063d0:	d013      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a31      	ldr	r2, [pc, #196]	@ (800649c <HAL_DMA_Abort+0x62c>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d00e      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a2f      	ldr	r2, [pc, #188]	@ (80064a0 <HAL_DMA_Abort+0x630>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d009      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	4a2e      	ldr	r2, [pc, #184]	@ (80064a4 <HAL_DMA_Abort+0x634>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d004      	beq.n	80063fa <HAL_DMA_Abort+0x58a>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a2c      	ldr	r2, [pc, #176]	@ (80064a8 <HAL_DMA_Abort+0x638>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d101      	bne.n	80063fe <HAL_DMA_Abort+0x58e>
 80063fa:	2301      	movs	r3, #1
 80063fc:	e000      	b.n	8006400 <HAL_DMA_Abort+0x590>
 80063fe:	2300      	movs	r3, #0
 8006400:	2b00      	cmp	r3, #0
 8006402:	d015      	beq.n	8006430 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 800640c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00c      	beq.n	8006430 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006420:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006424:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800642a:	687a      	ldr	r2, [r7, #4]
 800642c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800642e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	2201      	movs	r2, #1
 8006434:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	4618      	mov	r0, r3
 8006444:	3718      	adds	r7, #24
 8006446:	46bd      	mov	sp, r7
 8006448:	bd80      	pop	{r7, pc}
 800644a:	bf00      	nop
 800644c:	40020010 	.word	0x40020010
 8006450:	40020028 	.word	0x40020028
 8006454:	40020040 	.word	0x40020040
 8006458:	40020058 	.word	0x40020058
 800645c:	40020070 	.word	0x40020070
 8006460:	40020088 	.word	0x40020088
 8006464:	400200a0 	.word	0x400200a0
 8006468:	400200b8 	.word	0x400200b8
 800646c:	40020410 	.word	0x40020410
 8006470:	40020428 	.word	0x40020428
 8006474:	40020440 	.word	0x40020440
 8006478:	40020458 	.word	0x40020458
 800647c:	40020470 	.word	0x40020470
 8006480:	40020488 	.word	0x40020488
 8006484:	400204a0 	.word	0x400204a0
 8006488:	400204b8 	.word	0x400204b8
 800648c:	58025408 	.word	0x58025408
 8006490:	5802541c 	.word	0x5802541c
 8006494:	58025430 	.word	0x58025430
 8006498:	58025444 	.word	0x58025444
 800649c:	58025458 	.word	0x58025458
 80064a0:	5802546c 	.word	0x5802546c
 80064a4:	58025480 	.word	0x58025480
 80064a8:	58025494 	.word	0x58025494

080064ac <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b084      	sub	sp, #16
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d101      	bne.n	80064be <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80064ba:	2301      	movs	r3, #1
 80064bc:	e237      	b.n	800692e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80064c4:	b2db      	uxtb	r3, r3
 80064c6:	2b02      	cmp	r3, #2
 80064c8:	d004      	beq.n	80064d4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2280      	movs	r2, #128	@ 0x80
 80064ce:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	e22c      	b.n	800692e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a5c      	ldr	r2, [pc, #368]	@ (800664c <HAL_DMA_Abort_IT+0x1a0>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d04a      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a5b      	ldr	r2, [pc, #364]	@ (8006650 <HAL_DMA_Abort_IT+0x1a4>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d045      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a59      	ldr	r2, [pc, #356]	@ (8006654 <HAL_DMA_Abort_IT+0x1a8>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d040      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a58      	ldr	r2, [pc, #352]	@ (8006658 <HAL_DMA_Abort_IT+0x1ac>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d03b      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a56      	ldr	r2, [pc, #344]	@ (800665c <HAL_DMA_Abort_IT+0x1b0>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d036      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a55      	ldr	r2, [pc, #340]	@ (8006660 <HAL_DMA_Abort_IT+0x1b4>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d031      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a53      	ldr	r2, [pc, #332]	@ (8006664 <HAL_DMA_Abort_IT+0x1b8>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d02c      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a52      	ldr	r2, [pc, #328]	@ (8006668 <HAL_DMA_Abort_IT+0x1bc>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d027      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a50      	ldr	r2, [pc, #320]	@ (800666c <HAL_DMA_Abort_IT+0x1c0>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d022      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a4f      	ldr	r2, [pc, #316]	@ (8006670 <HAL_DMA_Abort_IT+0x1c4>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d01d      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a4d      	ldr	r2, [pc, #308]	@ (8006674 <HAL_DMA_Abort_IT+0x1c8>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d018      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a4c      	ldr	r2, [pc, #304]	@ (8006678 <HAL_DMA_Abort_IT+0x1cc>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d013      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a4a      	ldr	r2, [pc, #296]	@ (800667c <HAL_DMA_Abort_IT+0x1d0>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d00e      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	4a49      	ldr	r2, [pc, #292]	@ (8006680 <HAL_DMA_Abort_IT+0x1d4>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d009      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a47      	ldr	r2, [pc, #284]	@ (8006684 <HAL_DMA_Abort_IT+0x1d8>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d004      	beq.n	8006574 <HAL_DMA_Abort_IT+0xc8>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	4a46      	ldr	r2, [pc, #280]	@ (8006688 <HAL_DMA_Abort_IT+0x1dc>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d101      	bne.n	8006578 <HAL_DMA_Abort_IT+0xcc>
 8006574:	2301      	movs	r3, #1
 8006576:	e000      	b.n	800657a <HAL_DMA_Abort_IT+0xce>
 8006578:	2300      	movs	r3, #0
 800657a:	2b00      	cmp	r3, #0
 800657c:	f000 8086 	beq.w	800668c <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	2204      	movs	r2, #4
 8006584:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4a2f      	ldr	r2, [pc, #188]	@ (800664c <HAL_DMA_Abort_IT+0x1a0>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d04a      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4a2e      	ldr	r2, [pc, #184]	@ (8006650 <HAL_DMA_Abort_IT+0x1a4>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d045      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a2c      	ldr	r2, [pc, #176]	@ (8006654 <HAL_DMA_Abort_IT+0x1a8>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d040      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	4a2b      	ldr	r2, [pc, #172]	@ (8006658 <HAL_DMA_Abort_IT+0x1ac>)
 80065ac:	4293      	cmp	r3, r2
 80065ae:	d03b      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a29      	ldr	r2, [pc, #164]	@ (800665c <HAL_DMA_Abort_IT+0x1b0>)
 80065b6:	4293      	cmp	r3, r2
 80065b8:	d036      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	4a28      	ldr	r2, [pc, #160]	@ (8006660 <HAL_DMA_Abort_IT+0x1b4>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d031      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a26      	ldr	r2, [pc, #152]	@ (8006664 <HAL_DMA_Abort_IT+0x1b8>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d02c      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a25      	ldr	r2, [pc, #148]	@ (8006668 <HAL_DMA_Abort_IT+0x1bc>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d027      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	4a23      	ldr	r2, [pc, #140]	@ (800666c <HAL_DMA_Abort_IT+0x1c0>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d022      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a22      	ldr	r2, [pc, #136]	@ (8006670 <HAL_DMA_Abort_IT+0x1c4>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d01d      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a20      	ldr	r2, [pc, #128]	@ (8006674 <HAL_DMA_Abort_IT+0x1c8>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d018      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	4a1f      	ldr	r2, [pc, #124]	@ (8006678 <HAL_DMA_Abort_IT+0x1cc>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d013      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a1d      	ldr	r2, [pc, #116]	@ (800667c <HAL_DMA_Abort_IT+0x1d0>)
 8006606:	4293      	cmp	r3, r2
 8006608:	d00e      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a1c      	ldr	r2, [pc, #112]	@ (8006680 <HAL_DMA_Abort_IT+0x1d4>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d009      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a1a      	ldr	r2, [pc, #104]	@ (8006684 <HAL_DMA_Abort_IT+0x1d8>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d004      	beq.n	8006628 <HAL_DMA_Abort_IT+0x17c>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a19      	ldr	r2, [pc, #100]	@ (8006688 <HAL_DMA_Abort_IT+0x1dc>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d108      	bne.n	800663a <HAL_DMA_Abort_IT+0x18e>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681a      	ldr	r2, [r3, #0]
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f022 0201 	bic.w	r2, r2, #1
 8006636:	601a      	str	r2, [r3, #0]
 8006638:	e178      	b.n	800692c <HAL_DMA_Abort_IT+0x480>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f022 0201 	bic.w	r2, r2, #1
 8006648:	601a      	str	r2, [r3, #0]
 800664a:	e16f      	b.n	800692c <HAL_DMA_Abort_IT+0x480>
 800664c:	40020010 	.word	0x40020010
 8006650:	40020028 	.word	0x40020028
 8006654:	40020040 	.word	0x40020040
 8006658:	40020058 	.word	0x40020058
 800665c:	40020070 	.word	0x40020070
 8006660:	40020088 	.word	0x40020088
 8006664:	400200a0 	.word	0x400200a0
 8006668:	400200b8 	.word	0x400200b8
 800666c:	40020410 	.word	0x40020410
 8006670:	40020428 	.word	0x40020428
 8006674:	40020440 	.word	0x40020440
 8006678:	40020458 	.word	0x40020458
 800667c:	40020470 	.word	0x40020470
 8006680:	40020488 	.word	0x40020488
 8006684:	400204a0 	.word	0x400204a0
 8006688:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	f022 020e 	bic.w	r2, r2, #14
 800669a:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4a6c      	ldr	r2, [pc, #432]	@ (8006854 <HAL_DMA_Abort_IT+0x3a8>)
 80066a2:	4293      	cmp	r3, r2
 80066a4:	d04a      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	4a6b      	ldr	r2, [pc, #428]	@ (8006858 <HAL_DMA_Abort_IT+0x3ac>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d045      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	4a69      	ldr	r2, [pc, #420]	@ (800685c <HAL_DMA_Abort_IT+0x3b0>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d040      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a68      	ldr	r2, [pc, #416]	@ (8006860 <HAL_DMA_Abort_IT+0x3b4>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d03b      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a66      	ldr	r2, [pc, #408]	@ (8006864 <HAL_DMA_Abort_IT+0x3b8>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d036      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	4a65      	ldr	r2, [pc, #404]	@ (8006868 <HAL_DMA_Abort_IT+0x3bc>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d031      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a63      	ldr	r2, [pc, #396]	@ (800686c <HAL_DMA_Abort_IT+0x3c0>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d02c      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	4a62      	ldr	r2, [pc, #392]	@ (8006870 <HAL_DMA_Abort_IT+0x3c4>)
 80066e8:	4293      	cmp	r3, r2
 80066ea:	d027      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a60      	ldr	r2, [pc, #384]	@ (8006874 <HAL_DMA_Abort_IT+0x3c8>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d022      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a5f      	ldr	r2, [pc, #380]	@ (8006878 <HAL_DMA_Abort_IT+0x3cc>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d01d      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a5d      	ldr	r2, [pc, #372]	@ (800687c <HAL_DMA_Abort_IT+0x3d0>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d018      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a5c      	ldr	r2, [pc, #368]	@ (8006880 <HAL_DMA_Abort_IT+0x3d4>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d013      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a5a      	ldr	r2, [pc, #360]	@ (8006884 <HAL_DMA_Abort_IT+0x3d8>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d00e      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a59      	ldr	r2, [pc, #356]	@ (8006888 <HAL_DMA_Abort_IT+0x3dc>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d009      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	4a57      	ldr	r2, [pc, #348]	@ (800688c <HAL_DMA_Abort_IT+0x3e0>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d004      	beq.n	800673c <HAL_DMA_Abort_IT+0x290>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a56      	ldr	r2, [pc, #344]	@ (8006890 <HAL_DMA_Abort_IT+0x3e4>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d108      	bne.n	800674e <HAL_DMA_Abort_IT+0x2a2>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	681a      	ldr	r2, [r3, #0]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f022 0201 	bic.w	r2, r2, #1
 800674a:	601a      	str	r2, [r3, #0]
 800674c:	e007      	b.n	800675e <HAL_DMA_Abort_IT+0x2b2>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 0201 	bic.w	r2, r2, #1
 800675c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	4a3c      	ldr	r2, [pc, #240]	@ (8006854 <HAL_DMA_Abort_IT+0x3a8>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d072      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	4a3a      	ldr	r2, [pc, #232]	@ (8006858 <HAL_DMA_Abort_IT+0x3ac>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d06d      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	4a39      	ldr	r2, [pc, #228]	@ (800685c <HAL_DMA_Abort_IT+0x3b0>)
 8006778:	4293      	cmp	r3, r2
 800677a:	d068      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	4a37      	ldr	r2, [pc, #220]	@ (8006860 <HAL_DMA_Abort_IT+0x3b4>)
 8006782:	4293      	cmp	r3, r2
 8006784:	d063      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a36      	ldr	r2, [pc, #216]	@ (8006864 <HAL_DMA_Abort_IT+0x3b8>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d05e      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a34      	ldr	r2, [pc, #208]	@ (8006868 <HAL_DMA_Abort_IT+0x3bc>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d059      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a33      	ldr	r2, [pc, #204]	@ (800686c <HAL_DMA_Abort_IT+0x3c0>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d054      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a31      	ldr	r2, [pc, #196]	@ (8006870 <HAL_DMA_Abort_IT+0x3c4>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d04f      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	4a30      	ldr	r2, [pc, #192]	@ (8006874 <HAL_DMA_Abort_IT+0x3c8>)
 80067b4:	4293      	cmp	r3, r2
 80067b6:	d04a      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a2e      	ldr	r2, [pc, #184]	@ (8006878 <HAL_DMA_Abort_IT+0x3cc>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d045      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a2d      	ldr	r2, [pc, #180]	@ (800687c <HAL_DMA_Abort_IT+0x3d0>)
 80067c8:	4293      	cmp	r3, r2
 80067ca:	d040      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a2b      	ldr	r2, [pc, #172]	@ (8006880 <HAL_DMA_Abort_IT+0x3d4>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d03b      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a2a      	ldr	r2, [pc, #168]	@ (8006884 <HAL_DMA_Abort_IT+0x3d8>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d036      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a28      	ldr	r2, [pc, #160]	@ (8006888 <HAL_DMA_Abort_IT+0x3dc>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d031      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a27      	ldr	r2, [pc, #156]	@ (800688c <HAL_DMA_Abort_IT+0x3e0>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d02c      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	4a25      	ldr	r2, [pc, #148]	@ (8006890 <HAL_DMA_Abort_IT+0x3e4>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d027      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a24      	ldr	r2, [pc, #144]	@ (8006894 <HAL_DMA_Abort_IT+0x3e8>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d022      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a22      	ldr	r2, [pc, #136]	@ (8006898 <HAL_DMA_Abort_IT+0x3ec>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d01d      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a21      	ldr	r2, [pc, #132]	@ (800689c <HAL_DMA_Abort_IT+0x3f0>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d018      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a1f      	ldr	r2, [pc, #124]	@ (80068a0 <HAL_DMA_Abort_IT+0x3f4>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d013      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a1e      	ldr	r2, [pc, #120]	@ (80068a4 <HAL_DMA_Abort_IT+0x3f8>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d00e      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a1c      	ldr	r2, [pc, #112]	@ (80068a8 <HAL_DMA_Abort_IT+0x3fc>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d009      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a1b      	ldr	r2, [pc, #108]	@ (80068ac <HAL_DMA_Abort_IT+0x400>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d004      	beq.n	800684e <HAL_DMA_Abort_IT+0x3a2>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a19      	ldr	r2, [pc, #100]	@ (80068b0 <HAL_DMA_Abort_IT+0x404>)
 800684a:	4293      	cmp	r3, r2
 800684c:	d132      	bne.n	80068b4 <HAL_DMA_Abort_IT+0x408>
 800684e:	2301      	movs	r3, #1
 8006850:	e031      	b.n	80068b6 <HAL_DMA_Abort_IT+0x40a>
 8006852:	bf00      	nop
 8006854:	40020010 	.word	0x40020010
 8006858:	40020028 	.word	0x40020028
 800685c:	40020040 	.word	0x40020040
 8006860:	40020058 	.word	0x40020058
 8006864:	40020070 	.word	0x40020070
 8006868:	40020088 	.word	0x40020088
 800686c:	400200a0 	.word	0x400200a0
 8006870:	400200b8 	.word	0x400200b8
 8006874:	40020410 	.word	0x40020410
 8006878:	40020428 	.word	0x40020428
 800687c:	40020440 	.word	0x40020440
 8006880:	40020458 	.word	0x40020458
 8006884:	40020470 	.word	0x40020470
 8006888:	40020488 	.word	0x40020488
 800688c:	400204a0 	.word	0x400204a0
 8006890:	400204b8 	.word	0x400204b8
 8006894:	58025408 	.word	0x58025408
 8006898:	5802541c 	.word	0x5802541c
 800689c:	58025430 	.word	0x58025430
 80068a0:	58025444 	.word	0x58025444
 80068a4:	58025458 	.word	0x58025458
 80068a8:	5802546c 	.word	0x5802546c
 80068ac:	58025480 	.word	0x58025480
 80068b0:	58025494 	.word	0x58025494
 80068b4:	2300      	movs	r3, #0
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d028      	beq.n	800690c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80068c8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80068ce:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80068d4:	f003 031f 	and.w	r3, r3, #31
 80068d8:	2201      	movs	r2, #1
 80068da:	409a      	lsls	r2, r3
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80068e8:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d00c      	beq.n	800690c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80068fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006900:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800690a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2201      	movs	r2, #1
 8006910:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2200      	movs	r2, #0
 8006918:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006920:	2b00      	cmp	r3, #0
 8006922:	d003      	beq.n	800692c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3710      	adds	r7, #16
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop

08006938 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006938:	b480      	push	{r7}
 800693a:	b089      	sub	sp, #36	@ 0x24
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006942:	2300      	movs	r3, #0
 8006944:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006946:	4b86      	ldr	r3, [pc, #536]	@ (8006b60 <HAL_GPIO_Init+0x228>)
 8006948:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800694a:	e18c      	b.n	8006c66 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800694c:	683b      	ldr	r3, [r7, #0]
 800694e:	681a      	ldr	r2, [r3, #0]
 8006950:	2101      	movs	r1, #1
 8006952:	69fb      	ldr	r3, [r7, #28]
 8006954:	fa01 f303 	lsl.w	r3, r1, r3
 8006958:	4013      	ands	r3, r2
 800695a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	2b00      	cmp	r3, #0
 8006960:	f000 817e 	beq.w	8006c60 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	f003 0303 	and.w	r3, r3, #3
 800696c:	2b01      	cmp	r3, #1
 800696e:	d005      	beq.n	800697c <HAL_GPIO_Init+0x44>
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	f003 0303 	and.w	r3, r3, #3
 8006978:	2b02      	cmp	r3, #2
 800697a:	d130      	bne.n	80069de <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006982:	69fb      	ldr	r3, [r7, #28]
 8006984:	005b      	lsls	r3, r3, #1
 8006986:	2203      	movs	r2, #3
 8006988:	fa02 f303 	lsl.w	r3, r2, r3
 800698c:	43db      	mvns	r3, r3
 800698e:	69ba      	ldr	r2, [r7, #24]
 8006990:	4013      	ands	r3, r2
 8006992:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	68da      	ldr	r2, [r3, #12]
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	005b      	lsls	r3, r3, #1
 800699c:	fa02 f303 	lsl.w	r3, r2, r3
 80069a0:	69ba      	ldr	r2, [r7, #24]
 80069a2:	4313      	orrs	r3, r2
 80069a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	69ba      	ldr	r2, [r7, #24]
 80069aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80069b2:	2201      	movs	r2, #1
 80069b4:	69fb      	ldr	r3, [r7, #28]
 80069b6:	fa02 f303 	lsl.w	r3, r2, r3
 80069ba:	43db      	mvns	r3, r3
 80069bc:	69ba      	ldr	r2, [r7, #24]
 80069be:	4013      	ands	r3, r2
 80069c0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	091b      	lsrs	r3, r3, #4
 80069c8:	f003 0201 	and.w	r2, r3, #1
 80069cc:	69fb      	ldr	r3, [r7, #28]
 80069ce:	fa02 f303 	lsl.w	r3, r2, r3
 80069d2:	69ba      	ldr	r2, [r7, #24]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	69ba      	ldr	r2, [r7, #24]
 80069dc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	685b      	ldr	r3, [r3, #4]
 80069e2:	f003 0303 	and.w	r3, r3, #3
 80069e6:	2b03      	cmp	r3, #3
 80069e8:	d017      	beq.n	8006a1a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	68db      	ldr	r3, [r3, #12]
 80069ee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80069f0:	69fb      	ldr	r3, [r7, #28]
 80069f2:	005b      	lsls	r3, r3, #1
 80069f4:	2203      	movs	r2, #3
 80069f6:	fa02 f303 	lsl.w	r3, r2, r3
 80069fa:	43db      	mvns	r3, r3
 80069fc:	69ba      	ldr	r2, [r7, #24]
 80069fe:	4013      	ands	r3, r2
 8006a00:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	689a      	ldr	r2, [r3, #8]
 8006a06:	69fb      	ldr	r3, [r7, #28]
 8006a08:	005b      	lsls	r3, r3, #1
 8006a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a0e:	69ba      	ldr	r2, [r7, #24]
 8006a10:	4313      	orrs	r3, r2
 8006a12:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	69ba      	ldr	r2, [r7, #24]
 8006a18:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	685b      	ldr	r3, [r3, #4]
 8006a1e:	f003 0303 	and.w	r3, r3, #3
 8006a22:	2b02      	cmp	r3, #2
 8006a24:	d123      	bne.n	8006a6e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006a26:	69fb      	ldr	r3, [r7, #28]
 8006a28:	08da      	lsrs	r2, r3, #3
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	3208      	adds	r2, #8
 8006a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006a32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006a34:	69fb      	ldr	r3, [r7, #28]
 8006a36:	f003 0307 	and.w	r3, r3, #7
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	220f      	movs	r2, #15
 8006a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a42:	43db      	mvns	r3, r3
 8006a44:	69ba      	ldr	r2, [r7, #24]
 8006a46:	4013      	ands	r3, r2
 8006a48:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	691a      	ldr	r2, [r3, #16]
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	f003 0307 	and.w	r3, r3, #7
 8006a54:	009b      	lsls	r3, r3, #2
 8006a56:	fa02 f303 	lsl.w	r3, r2, r3
 8006a5a:	69ba      	ldr	r2, [r7, #24]
 8006a5c:	4313      	orrs	r3, r2
 8006a5e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	08da      	lsrs	r2, r3, #3
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	3208      	adds	r2, #8
 8006a68:	69b9      	ldr	r1, [r7, #24]
 8006a6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006a74:	69fb      	ldr	r3, [r7, #28]
 8006a76:	005b      	lsls	r3, r3, #1
 8006a78:	2203      	movs	r2, #3
 8006a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8006a7e:	43db      	mvns	r3, r3
 8006a80:	69ba      	ldr	r2, [r7, #24]
 8006a82:	4013      	ands	r3, r2
 8006a84:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	f003 0203 	and.w	r2, r3, #3
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	005b      	lsls	r3, r3, #1
 8006a92:	fa02 f303 	lsl.w	r3, r2, r3
 8006a96:	69ba      	ldr	r2, [r7, #24]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	69ba      	ldr	r2, [r7, #24]
 8006aa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f000 80d8 	beq.w	8006c60 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ab0:	4b2c      	ldr	r3, [pc, #176]	@ (8006b64 <HAL_GPIO_Init+0x22c>)
 8006ab2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006ab6:	4a2b      	ldr	r2, [pc, #172]	@ (8006b64 <HAL_GPIO_Init+0x22c>)
 8006ab8:	f043 0302 	orr.w	r3, r3, #2
 8006abc:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006ac0:	4b28      	ldr	r3, [pc, #160]	@ (8006b64 <HAL_GPIO_Init+0x22c>)
 8006ac2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006ac6:	f003 0302 	and.w	r3, r3, #2
 8006aca:	60fb      	str	r3, [r7, #12]
 8006acc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006ace:	4a26      	ldr	r2, [pc, #152]	@ (8006b68 <HAL_GPIO_Init+0x230>)
 8006ad0:	69fb      	ldr	r3, [r7, #28]
 8006ad2:	089b      	lsrs	r3, r3, #2
 8006ad4:	3302      	adds	r3, #2
 8006ad6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ada:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006adc:	69fb      	ldr	r3, [r7, #28]
 8006ade:	f003 0303 	and.w	r3, r3, #3
 8006ae2:	009b      	lsls	r3, r3, #2
 8006ae4:	220f      	movs	r2, #15
 8006ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8006aea:	43db      	mvns	r3, r3
 8006aec:	69ba      	ldr	r2, [r7, #24]
 8006aee:	4013      	ands	r3, r2
 8006af0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a1d      	ldr	r2, [pc, #116]	@ (8006b6c <HAL_GPIO_Init+0x234>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d04a      	beq.n	8006b90 <HAL_GPIO_Init+0x258>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a1c      	ldr	r2, [pc, #112]	@ (8006b70 <HAL_GPIO_Init+0x238>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d02b      	beq.n	8006b5a <HAL_GPIO_Init+0x222>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a1b      	ldr	r2, [pc, #108]	@ (8006b74 <HAL_GPIO_Init+0x23c>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d025      	beq.n	8006b56 <HAL_GPIO_Init+0x21e>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a1a      	ldr	r2, [pc, #104]	@ (8006b78 <HAL_GPIO_Init+0x240>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d01f      	beq.n	8006b52 <HAL_GPIO_Init+0x21a>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a19      	ldr	r2, [pc, #100]	@ (8006b7c <HAL_GPIO_Init+0x244>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d019      	beq.n	8006b4e <HAL_GPIO_Init+0x216>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a18      	ldr	r2, [pc, #96]	@ (8006b80 <HAL_GPIO_Init+0x248>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d013      	beq.n	8006b4a <HAL_GPIO_Init+0x212>
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a17      	ldr	r2, [pc, #92]	@ (8006b84 <HAL_GPIO_Init+0x24c>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d00d      	beq.n	8006b46 <HAL_GPIO_Init+0x20e>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	4a16      	ldr	r2, [pc, #88]	@ (8006b88 <HAL_GPIO_Init+0x250>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d007      	beq.n	8006b42 <HAL_GPIO_Init+0x20a>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a15      	ldr	r2, [pc, #84]	@ (8006b8c <HAL_GPIO_Init+0x254>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d101      	bne.n	8006b3e <HAL_GPIO_Init+0x206>
 8006b3a:	2309      	movs	r3, #9
 8006b3c:	e029      	b.n	8006b92 <HAL_GPIO_Init+0x25a>
 8006b3e:	230a      	movs	r3, #10
 8006b40:	e027      	b.n	8006b92 <HAL_GPIO_Init+0x25a>
 8006b42:	2307      	movs	r3, #7
 8006b44:	e025      	b.n	8006b92 <HAL_GPIO_Init+0x25a>
 8006b46:	2306      	movs	r3, #6
 8006b48:	e023      	b.n	8006b92 <HAL_GPIO_Init+0x25a>
 8006b4a:	2305      	movs	r3, #5
 8006b4c:	e021      	b.n	8006b92 <HAL_GPIO_Init+0x25a>
 8006b4e:	2304      	movs	r3, #4
 8006b50:	e01f      	b.n	8006b92 <HAL_GPIO_Init+0x25a>
 8006b52:	2303      	movs	r3, #3
 8006b54:	e01d      	b.n	8006b92 <HAL_GPIO_Init+0x25a>
 8006b56:	2302      	movs	r3, #2
 8006b58:	e01b      	b.n	8006b92 <HAL_GPIO_Init+0x25a>
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	e019      	b.n	8006b92 <HAL_GPIO_Init+0x25a>
 8006b5e:	bf00      	nop
 8006b60:	58000080 	.word	0x58000080
 8006b64:	58024400 	.word	0x58024400
 8006b68:	58000400 	.word	0x58000400
 8006b6c:	58020000 	.word	0x58020000
 8006b70:	58020400 	.word	0x58020400
 8006b74:	58020800 	.word	0x58020800
 8006b78:	58020c00 	.word	0x58020c00
 8006b7c:	58021000 	.word	0x58021000
 8006b80:	58021400 	.word	0x58021400
 8006b84:	58021800 	.word	0x58021800
 8006b88:	58021c00 	.word	0x58021c00
 8006b8c:	58022400 	.word	0x58022400
 8006b90:	2300      	movs	r3, #0
 8006b92:	69fa      	ldr	r2, [r7, #28]
 8006b94:	f002 0203 	and.w	r2, r2, #3
 8006b98:	0092      	lsls	r2, r2, #2
 8006b9a:	4093      	lsls	r3, r2
 8006b9c:	69ba      	ldr	r2, [r7, #24]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006ba2:	4938      	ldr	r1, [pc, #224]	@ (8006c84 <HAL_GPIO_Init+0x34c>)
 8006ba4:	69fb      	ldr	r3, [r7, #28]
 8006ba6:	089b      	lsrs	r3, r3, #2
 8006ba8:	3302      	adds	r3, #2
 8006baa:	69ba      	ldr	r2, [r7, #24]
 8006bac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006bb0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	43db      	mvns	r3, r3
 8006bbc:	69ba      	ldr	r2, [r7, #24]
 8006bbe:	4013      	ands	r3, r2
 8006bc0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006bc2:	683b      	ldr	r3, [r7, #0]
 8006bc4:	685b      	ldr	r3, [r3, #4]
 8006bc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d003      	beq.n	8006bd6 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8006bce:	69ba      	ldr	r2, [r7, #24]
 8006bd0:	693b      	ldr	r3, [r7, #16]
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8006bd6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006bda:	69bb      	ldr	r3, [r7, #24]
 8006bdc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8006bde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006be2:	685b      	ldr	r3, [r3, #4]
 8006be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	43db      	mvns	r3, r3
 8006bea:	69ba      	ldr	r2, [r7, #24]
 8006bec:	4013      	ands	r3, r2
 8006bee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	685b      	ldr	r3, [r3, #4]
 8006bf4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d003      	beq.n	8006c04 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8006bfc:	69ba      	ldr	r2, [r7, #24]
 8006bfe:	693b      	ldr	r3, [r7, #16]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8006c04:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c08:	69bb      	ldr	r3, [r7, #24]
 8006c0a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8006c0c:	697b      	ldr	r3, [r7, #20]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	43db      	mvns	r3, r3
 8006c16:	69ba      	ldr	r2, [r7, #24]
 8006c18:	4013      	ands	r3, r2
 8006c1a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	685b      	ldr	r3, [r3, #4]
 8006c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d003      	beq.n	8006c30 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8006c28:	69ba      	ldr	r2, [r7, #24]
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	69ba      	ldr	r2, [r7, #24]
 8006c34:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8006c3c:	693b      	ldr	r3, [r7, #16]
 8006c3e:	43db      	mvns	r3, r3
 8006c40:	69ba      	ldr	r2, [r7, #24]
 8006c42:	4013      	ands	r3, r2
 8006c44:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d003      	beq.n	8006c5a <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8006c52:	69ba      	ldr	r2, [r7, #24]
 8006c54:	693b      	ldr	r3, [r7, #16]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8006c5a:	697b      	ldr	r3, [r7, #20]
 8006c5c:	69ba      	ldr	r2, [r7, #24]
 8006c5e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	3301      	adds	r3, #1
 8006c64:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	69fb      	ldr	r3, [r7, #28]
 8006c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	f47f ae6b 	bne.w	800694c <HAL_GPIO_Init+0x14>
  }
}
 8006c76:	bf00      	nop
 8006c78:	bf00      	nop
 8006c7a:	3724      	adds	r7, #36	@ 0x24
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr
 8006c84:	58000400 	.word	0x58000400

08006c88 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b087      	sub	sp, #28
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
 8006c90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8006c92:	2300      	movs	r3, #0
 8006c94:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8006c96:	4b72      	ldr	r3, [pc, #456]	@ (8006e60 <HAL_GPIO_DeInit+0x1d8>)
 8006c98:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 8006c9a:	e0d3      	b.n	8006e44 <HAL_GPIO_DeInit+0x1bc>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ca4:	683a      	ldr	r2, [r7, #0]
 8006ca6:	4013      	ands	r3, r2
 8006ca8:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	f000 80c6 	beq.w	8006e3e <HAL_GPIO_DeInit+0x1b6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006cb2:	4a6c      	ldr	r2, [pc, #432]	@ (8006e64 <HAL_GPIO_DeInit+0x1dc>)
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	089b      	lsrs	r3, r3, #2
 8006cb8:	3302      	adds	r3, #2
 8006cba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cbe:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	f003 0303 	and.w	r3, r3, #3
 8006cc6:	009b      	lsls	r3, r3, #2
 8006cc8:	220f      	movs	r2, #15
 8006cca:	fa02 f303 	lsl.w	r3, r2, r3
 8006cce:	68ba      	ldr	r2, [r7, #8]
 8006cd0:	4013      	ands	r3, r2
 8006cd2:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	4a64      	ldr	r2, [pc, #400]	@ (8006e68 <HAL_GPIO_DeInit+0x1e0>)
 8006cd8:	4293      	cmp	r3, r2
 8006cda:	d031      	beq.n	8006d40 <HAL_GPIO_DeInit+0xb8>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a63      	ldr	r2, [pc, #396]	@ (8006e6c <HAL_GPIO_DeInit+0x1e4>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d02b      	beq.n	8006d3c <HAL_GPIO_DeInit+0xb4>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4a62      	ldr	r2, [pc, #392]	@ (8006e70 <HAL_GPIO_DeInit+0x1e8>)
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	d025      	beq.n	8006d38 <HAL_GPIO_DeInit+0xb0>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	4a61      	ldr	r2, [pc, #388]	@ (8006e74 <HAL_GPIO_DeInit+0x1ec>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d01f      	beq.n	8006d34 <HAL_GPIO_DeInit+0xac>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	4a60      	ldr	r2, [pc, #384]	@ (8006e78 <HAL_GPIO_DeInit+0x1f0>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d019      	beq.n	8006d30 <HAL_GPIO_DeInit+0xa8>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4a5f      	ldr	r2, [pc, #380]	@ (8006e7c <HAL_GPIO_DeInit+0x1f4>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d013      	beq.n	8006d2c <HAL_GPIO_DeInit+0xa4>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	4a5e      	ldr	r2, [pc, #376]	@ (8006e80 <HAL_GPIO_DeInit+0x1f8>)
 8006d08:	4293      	cmp	r3, r2
 8006d0a:	d00d      	beq.n	8006d28 <HAL_GPIO_DeInit+0xa0>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	4a5d      	ldr	r2, [pc, #372]	@ (8006e84 <HAL_GPIO_DeInit+0x1fc>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d007      	beq.n	8006d24 <HAL_GPIO_DeInit+0x9c>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	4a5c      	ldr	r2, [pc, #368]	@ (8006e88 <HAL_GPIO_DeInit+0x200>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d101      	bne.n	8006d20 <HAL_GPIO_DeInit+0x98>
 8006d1c:	2309      	movs	r3, #9
 8006d1e:	e010      	b.n	8006d42 <HAL_GPIO_DeInit+0xba>
 8006d20:	230a      	movs	r3, #10
 8006d22:	e00e      	b.n	8006d42 <HAL_GPIO_DeInit+0xba>
 8006d24:	2307      	movs	r3, #7
 8006d26:	e00c      	b.n	8006d42 <HAL_GPIO_DeInit+0xba>
 8006d28:	2306      	movs	r3, #6
 8006d2a:	e00a      	b.n	8006d42 <HAL_GPIO_DeInit+0xba>
 8006d2c:	2305      	movs	r3, #5
 8006d2e:	e008      	b.n	8006d42 <HAL_GPIO_DeInit+0xba>
 8006d30:	2304      	movs	r3, #4
 8006d32:	e006      	b.n	8006d42 <HAL_GPIO_DeInit+0xba>
 8006d34:	2303      	movs	r3, #3
 8006d36:	e004      	b.n	8006d42 <HAL_GPIO_DeInit+0xba>
 8006d38:	2302      	movs	r3, #2
 8006d3a:	e002      	b.n	8006d42 <HAL_GPIO_DeInit+0xba>
 8006d3c:	2301      	movs	r3, #1
 8006d3e:	e000      	b.n	8006d42 <HAL_GPIO_DeInit+0xba>
 8006d40:	2300      	movs	r3, #0
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	f002 0203 	and.w	r2, r2, #3
 8006d48:	0092      	lsls	r2, r2, #2
 8006d4a:	4093      	lsls	r3, r2
 8006d4c:	68ba      	ldr	r2, [r7, #8]
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d136      	bne.n	8006dc0 <HAL_GPIO_DeInit+0x138>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 8006d52:	693b      	ldr	r3, [r7, #16]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	43db      	mvns	r3, r3
 8006d5a:	401a      	ands	r2, r3
 8006d5c:	693b      	ldr	r3, [r7, #16]
 8006d5e:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 8006d60:	693b      	ldr	r3, [r7, #16]
 8006d62:	685a      	ldr	r2, [r3, #4]
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	43db      	mvns	r3, r3
 8006d68:	401a      	ands	r2, r3
 8006d6a:	693b      	ldr	r3, [r7, #16]
 8006d6c:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8006d6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d72:	685a      	ldr	r2, [r3, #4]
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	43db      	mvns	r3, r3
 8006d78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006d7c:	4013      	ands	r3, r2
 8006d7e:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8006d80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	43db      	mvns	r3, r3
 8006d8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006d8e:	4013      	ands	r3, r2
 8006d90:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	f003 0303 	and.w	r3, r3, #3
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	220f      	movs	r2, #15
 8006d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8006da0:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8006da2:	4a30      	ldr	r2, [pc, #192]	@ (8006e64 <HAL_GPIO_DeInit+0x1dc>)
 8006da4:	697b      	ldr	r3, [r7, #20]
 8006da6:	089b      	lsrs	r3, r3, #2
 8006da8:	3302      	adds	r3, #2
 8006daa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	43da      	mvns	r2, r3
 8006db2:	482c      	ldr	r0, [pc, #176]	@ (8006e64 <HAL_GPIO_DeInit+0x1dc>)
 8006db4:	697b      	ldr	r3, [r7, #20]
 8006db6:	089b      	lsrs	r3, r3, #2
 8006db8:	400a      	ands	r2, r1
 8006dba:	3302      	adds	r3, #2
 8006dbc:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	697b      	ldr	r3, [r7, #20]
 8006dc6:	005b      	lsls	r3, r3, #1
 8006dc8:	2103      	movs	r1, #3
 8006dca:	fa01 f303 	lsl.w	r3, r1, r3
 8006dce:	431a      	orrs	r2, r3
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	08da      	lsrs	r2, r3, #3
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	3208      	adds	r2, #8
 8006ddc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006de0:	697b      	ldr	r3, [r7, #20]
 8006de2:	f003 0307 	and.w	r3, r3, #7
 8006de6:	009b      	lsls	r3, r3, #2
 8006de8:	220f      	movs	r2, #15
 8006dea:	fa02 f303 	lsl.w	r3, r2, r3
 8006dee:	43db      	mvns	r3, r3
 8006df0:	697a      	ldr	r2, [r7, #20]
 8006df2:	08d2      	lsrs	r2, r2, #3
 8006df4:	4019      	ands	r1, r3
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	3208      	adds	r2, #8
 8006dfa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	68da      	ldr	r2, [r3, #12]
 8006e02:	697b      	ldr	r3, [r7, #20]
 8006e04:	005b      	lsls	r3, r3, #1
 8006e06:	2103      	movs	r1, #3
 8006e08:	fa01 f303 	lsl.w	r3, r1, r3
 8006e0c:	43db      	mvns	r3, r3
 8006e0e:	401a      	ands	r2, r3
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	685a      	ldr	r2, [r3, #4]
 8006e18:	2101      	movs	r1, #1
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	fa01 f303 	lsl.w	r3, r1, r3
 8006e20:	43db      	mvns	r3, r3
 8006e22:	401a      	ands	r2, r3
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	689a      	ldr	r2, [r3, #8]
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	005b      	lsls	r3, r3, #1
 8006e30:	2103      	movs	r1, #3
 8006e32:	fa01 f303 	lsl.w	r3, r1, r3
 8006e36:	43db      	mvns	r3, r3
 8006e38:	401a      	ands	r2, r3
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	609a      	str	r2, [r3, #8]
    }

    position++;
 8006e3e:	697b      	ldr	r3, [r7, #20]
 8006e40:	3301      	adds	r3, #1
 8006e42:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8006e44:	683a      	ldr	r2, [r7, #0]
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	fa22 f303 	lsr.w	r3, r2, r3
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	f47f af25 	bne.w	8006c9c <HAL_GPIO_DeInit+0x14>
  }
}
 8006e52:	bf00      	nop
 8006e54:	bf00      	nop
 8006e56:	371c      	adds	r7, #28
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5e:	4770      	bx	lr
 8006e60:	58000080 	.word	0x58000080
 8006e64:	58000400 	.word	0x58000400
 8006e68:	58020000 	.word	0x58020000
 8006e6c:	58020400 	.word	0x58020400
 8006e70:	58020800 	.word	0x58020800
 8006e74:	58020c00 	.word	0x58020c00
 8006e78:	58021000 	.word	0x58021000
 8006e7c:	58021400 	.word	0x58021400
 8006e80:	58021800 	.word	0x58021800
 8006e84:	58021c00 	.word	0x58021c00
 8006e88:	58022400 	.word	0x58022400

08006e8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b083      	sub	sp, #12
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	460b      	mov	r3, r1
 8006e96:	807b      	strh	r3, [r7, #2]
 8006e98:	4613      	mov	r3, r2
 8006e9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8006e9c:	787b      	ldrb	r3, [r7, #1]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d003      	beq.n	8006eaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006ea2:	887a      	ldrh	r2, [r7, #2]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8006ea8:	e003      	b.n	8006eb2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8006eaa:	887b      	ldrh	r3, [r7, #2]
 8006eac:	041a      	lsls	r2, r3, #16
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	619a      	str	r2, [r3, #24]
}
 8006eb2:	bf00      	nop
 8006eb4:	370c      	adds	r7, #12
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebc:	4770      	bx	lr
	...

08006ec0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b084      	sub	sp, #16
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006ec8:	4b19      	ldr	r3, [pc, #100]	@ (8006f30 <HAL_PWREx_ConfigSupply+0x70>)
 8006eca:	68db      	ldr	r3, [r3, #12]
 8006ecc:	f003 0304 	and.w	r3, r3, #4
 8006ed0:	2b04      	cmp	r3, #4
 8006ed2:	d00a      	beq.n	8006eea <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006ed4:	4b16      	ldr	r3, [pc, #88]	@ (8006f30 <HAL_PWREx_ConfigSupply+0x70>)
 8006ed6:	68db      	ldr	r3, [r3, #12]
 8006ed8:	f003 0307 	and.w	r3, r3, #7
 8006edc:	687a      	ldr	r2, [r7, #4]
 8006ede:	429a      	cmp	r2, r3
 8006ee0:	d001      	beq.n	8006ee6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e01f      	b.n	8006f26 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	e01d      	b.n	8006f26 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006eea:	4b11      	ldr	r3, [pc, #68]	@ (8006f30 <HAL_PWREx_ConfigSupply+0x70>)
 8006eec:	68db      	ldr	r3, [r3, #12]
 8006eee:	f023 0207 	bic.w	r2, r3, #7
 8006ef2:	490f      	ldr	r1, [pc, #60]	@ (8006f30 <HAL_PWREx_ConfigSupply+0x70>)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006efa:	f7fc fe37 	bl	8003b6c <HAL_GetTick>
 8006efe:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006f00:	e009      	b.n	8006f16 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006f02:	f7fc fe33 	bl	8003b6c <HAL_GetTick>
 8006f06:	4602      	mov	r2, r0
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006f10:	d901      	bls.n	8006f16 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006f12:	2301      	movs	r3, #1
 8006f14:	e007      	b.n	8006f26 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006f16:	4b06      	ldr	r3, [pc, #24]	@ (8006f30 <HAL_PWREx_ConfigSupply+0x70>)
 8006f18:	685b      	ldr	r3, [r3, #4]
 8006f1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006f1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006f22:	d1ee      	bne.n	8006f02 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006f24:	2300      	movs	r3, #0
}
 8006f26:	4618      	mov	r0, r3
 8006f28:	3710      	adds	r7, #16
 8006f2a:	46bd      	mov	sp, r7
 8006f2c:	bd80      	pop	{r7, pc}
 8006f2e:	bf00      	nop
 8006f30:	58024800 	.word	0x58024800

08006f34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b08c      	sub	sp, #48	@ 0x30
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d101      	bne.n	8006f46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e39d      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f003 0301 	and.w	r3, r3, #1
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	f000 8087 	beq.w	8007062 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006f54:	4b88      	ldr	r3, [pc, #544]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006f56:	691b      	ldr	r3, [r3, #16]
 8006f58:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006f5e:	4b86      	ldr	r3, [pc, #536]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006f60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f62:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f66:	2b10      	cmp	r3, #16
 8006f68:	d007      	beq.n	8006f7a <HAL_RCC_OscConfig+0x46>
 8006f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f6c:	2b18      	cmp	r3, #24
 8006f6e:	d110      	bne.n	8006f92 <HAL_RCC_OscConfig+0x5e>
 8006f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f72:	f003 0303 	and.w	r3, r3, #3
 8006f76:	2b02      	cmp	r3, #2
 8006f78:	d10b      	bne.n	8006f92 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f7a:	4b7f      	ldr	r3, [pc, #508]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d06c      	beq.n	8007060 <HAL_RCC_OscConfig+0x12c>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d168      	bne.n	8007060 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006f8e:	2301      	movs	r3, #1
 8006f90:	e377      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f9a:	d106      	bne.n	8006faa <HAL_RCC_OscConfig+0x76>
 8006f9c:	4b76      	ldr	r3, [pc, #472]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	4a75      	ldr	r2, [pc, #468]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006fa2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fa6:	6013      	str	r3, [r2, #0]
 8006fa8:	e02e      	b.n	8007008 <HAL_RCC_OscConfig+0xd4>
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d10c      	bne.n	8006fcc <HAL_RCC_OscConfig+0x98>
 8006fb2:	4b71      	ldr	r3, [pc, #452]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a70      	ldr	r2, [pc, #448]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006fb8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006fbc:	6013      	str	r3, [r2, #0]
 8006fbe:	4b6e      	ldr	r3, [pc, #440]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a6d      	ldr	r2, [pc, #436]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006fc4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006fc8:	6013      	str	r3, [r2, #0]
 8006fca:	e01d      	b.n	8007008 <HAL_RCC_OscConfig+0xd4>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	685b      	ldr	r3, [r3, #4]
 8006fd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006fd4:	d10c      	bne.n	8006ff0 <HAL_RCC_OscConfig+0xbc>
 8006fd6:	4b68      	ldr	r3, [pc, #416]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a67      	ldr	r2, [pc, #412]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006fdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006fe0:	6013      	str	r3, [r2, #0]
 8006fe2:	4b65      	ldr	r3, [pc, #404]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	4a64      	ldr	r2, [pc, #400]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fec:	6013      	str	r3, [r2, #0]
 8006fee:	e00b      	b.n	8007008 <HAL_RCC_OscConfig+0xd4>
 8006ff0:	4b61      	ldr	r3, [pc, #388]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a60      	ldr	r2, [pc, #384]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006ff6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ffa:	6013      	str	r3, [r2, #0]
 8006ffc:	4b5e      	ldr	r3, [pc, #376]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a5d      	ldr	r2, [pc, #372]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8007002:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007006:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d013      	beq.n	8007038 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007010:	f7fc fdac 	bl	8003b6c <HAL_GetTick>
 8007014:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8007016:	e008      	b.n	800702a <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007018:	f7fc fda8 	bl	8003b6c <HAL_GetTick>
 800701c:	4602      	mov	r2, r0
 800701e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007020:	1ad3      	subs	r3, r2, r3
 8007022:	2b64      	cmp	r3, #100	@ 0x64
 8007024:	d901      	bls.n	800702a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8007026:	2303      	movs	r3, #3
 8007028:	e32b      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800702a:	4b53      	ldr	r3, [pc, #332]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007032:	2b00      	cmp	r3, #0
 8007034:	d0f0      	beq.n	8007018 <HAL_RCC_OscConfig+0xe4>
 8007036:	e014      	b.n	8007062 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007038:	f7fc fd98 	bl	8003b6c <HAL_GetTick>
 800703c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800703e:	e008      	b.n	8007052 <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007040:	f7fc fd94 	bl	8003b6c <HAL_GetTick>
 8007044:	4602      	mov	r2, r0
 8007046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007048:	1ad3      	subs	r3, r2, r3
 800704a:	2b64      	cmp	r3, #100	@ 0x64
 800704c:	d901      	bls.n	8007052 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800704e:	2303      	movs	r3, #3
 8007050:	e317      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8007052:	4b49      	ldr	r3, [pc, #292]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800705a:	2b00      	cmp	r3, #0
 800705c:	d1f0      	bne.n	8007040 <HAL_RCC_OscConfig+0x10c>
 800705e:	e000      	b.n	8007062 <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007060:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f003 0302 	and.w	r3, r3, #2
 800706a:	2b00      	cmp	r3, #0
 800706c:	f000 808c 	beq.w	8007188 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007070:	4b41      	ldr	r3, [pc, #260]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8007072:	691b      	ldr	r3, [r3, #16]
 8007074:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007078:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800707a:	4b3f      	ldr	r3, [pc, #252]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 800707c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800707e:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8007080:	6a3b      	ldr	r3, [r7, #32]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d007      	beq.n	8007096 <HAL_RCC_OscConfig+0x162>
 8007086:	6a3b      	ldr	r3, [r7, #32]
 8007088:	2b18      	cmp	r3, #24
 800708a:	d137      	bne.n	80070fc <HAL_RCC_OscConfig+0x1c8>
 800708c:	69fb      	ldr	r3, [r7, #28]
 800708e:	f003 0303 	and.w	r3, r3, #3
 8007092:	2b00      	cmp	r3, #0
 8007094:	d132      	bne.n	80070fc <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007096:	4b38      	ldr	r3, [pc, #224]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	f003 0304 	and.w	r3, r3, #4
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d005      	beq.n	80070ae <HAL_RCC_OscConfig+0x17a>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d101      	bne.n	80070ae <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e2e9      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
          /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80070ae:	4b32      	ldr	r3, [pc, #200]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f023 0219 	bic.w	r2, r3, #25
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	492f      	ldr	r1, [pc, #188]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 80070bc:	4313      	orrs	r3, r2
 80070be:	600b      	str	r3, [r1, #0]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80070c0:	f7fc fd54 	bl	8003b6c <HAL_GetTick>
 80070c4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till HSI is ready */
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80070c6:	e008      	b.n	80070da <HAL_RCC_OscConfig+0x1a6>
          {
            if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80070c8:	f7fc fd50 	bl	8003b6c <HAL_GetTick>
 80070cc:	4602      	mov	r2, r0
 80070ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070d0:	1ad3      	subs	r3, r2, r3
 80070d2:	2b02      	cmp	r3, #2
 80070d4:	d901      	bls.n	80070da <HAL_RCC_OscConfig+0x1a6>
            {
              return HAL_TIMEOUT;
 80070d6:	2303      	movs	r3, #3
 80070d8:	e2d3      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
          while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80070da:	4b27      	ldr	r3, [pc, #156]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f003 0304 	and.w	r3, r3, #4
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d0f0      	beq.n	80070c8 <HAL_RCC_OscConfig+0x194>
            }
          }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80070e6:	4b24      	ldr	r3, [pc, #144]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	691b      	ldr	r3, [r3, #16]
 80070f2:	061b      	lsls	r3, r3, #24
 80070f4:	4920      	ldr	r1, [pc, #128]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 80070f6:	4313      	orrs	r3, r2
 80070f8:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80070fa:	e045      	b.n	8007188 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	68db      	ldr	r3, [r3, #12]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d026      	beq.n	8007152 <HAL_RCC_OscConfig+0x21e>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8007104:	4b1c      	ldr	r3, [pc, #112]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f023 0219 	bic.w	r2, r3, #25
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	68db      	ldr	r3, [r3, #12]
 8007110:	4919      	ldr	r1, [pc, #100]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8007112:	4313      	orrs	r3, r2
 8007114:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007116:	f7fc fd29 	bl	8003b6c <HAL_GetTick>
 800711a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800711c:	e008      	b.n	8007130 <HAL_RCC_OscConfig+0x1fc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800711e:	f7fc fd25 	bl	8003b6c <HAL_GetTick>
 8007122:	4602      	mov	r2, r0
 8007124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007126:	1ad3      	subs	r3, r2, r3
 8007128:	2b02      	cmp	r3, #2
 800712a:	d901      	bls.n	8007130 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 800712c:	2303      	movs	r3, #3
 800712e:	e2a8      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007130:	4b11      	ldr	r3, [pc, #68]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	f003 0304 	and.w	r3, r3, #4
 8007138:	2b00      	cmp	r3, #0
 800713a:	d0f0      	beq.n	800711e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800713c:	4b0e      	ldr	r3, [pc, #56]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 800713e:	685b      	ldr	r3, [r3, #4]
 8007140:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	691b      	ldr	r3, [r3, #16]
 8007148:	061b      	lsls	r3, r3, #24
 800714a:	490b      	ldr	r1, [pc, #44]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 800714c:	4313      	orrs	r3, r2
 800714e:	604b      	str	r3, [r1, #4]
 8007150:	e01a      	b.n	8007188 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007152:	4b09      	ldr	r3, [pc, #36]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	4a08      	ldr	r2, [pc, #32]	@ (8007178 <HAL_RCC_OscConfig+0x244>)
 8007158:	f023 0301 	bic.w	r3, r3, #1
 800715c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800715e:	f7fc fd05 	bl	8003b6c <HAL_GetTick>
 8007162:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8007164:	e00a      	b.n	800717c <HAL_RCC_OscConfig+0x248>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007166:	f7fc fd01 	bl	8003b6c <HAL_GetTick>
 800716a:	4602      	mov	r2, r0
 800716c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800716e:	1ad3      	subs	r3, r2, r3
 8007170:	2b02      	cmp	r3, #2
 8007172:	d903      	bls.n	800717c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8007174:	2303      	movs	r3, #3
 8007176:	e284      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
 8007178:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800717c:	4b96      	ldr	r3, [pc, #600]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	f003 0304 	and.w	r3, r3, #4
 8007184:	2b00      	cmp	r3, #0
 8007186:	d1ee      	bne.n	8007166 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f003 0310 	and.w	r3, r3, #16
 8007190:	2b00      	cmp	r3, #0
 8007192:	d06a      	beq.n	800726a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007194:	4b90      	ldr	r3, [pc, #576]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 8007196:	691b      	ldr	r3, [r3, #16]
 8007198:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800719c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800719e:	4b8e      	ldr	r3, [pc, #568]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80071a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a2:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80071a4:	69bb      	ldr	r3, [r7, #24]
 80071a6:	2b08      	cmp	r3, #8
 80071a8:	d007      	beq.n	80071ba <HAL_RCC_OscConfig+0x286>
 80071aa:	69bb      	ldr	r3, [r7, #24]
 80071ac:	2b18      	cmp	r3, #24
 80071ae:	d11b      	bne.n	80071e8 <HAL_RCC_OscConfig+0x2b4>
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	f003 0303 	and.w	r3, r3, #3
 80071b6:	2b01      	cmp	r3, #1
 80071b8:	d116      	bne.n	80071e8 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80071ba:	4b87      	ldr	r3, [pc, #540]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d005      	beq.n	80071d2 <HAL_RCC_OscConfig+0x29e>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	69db      	ldr	r3, [r3, #28]
 80071ca:	2b80      	cmp	r3, #128	@ 0x80
 80071cc:	d001      	beq.n	80071d2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 80071ce:	2301      	movs	r3, #1
 80071d0:	e257      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80071d2:	4b81      	ldr	r3, [pc, #516]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6a1b      	ldr	r3, [r3, #32]
 80071de:	061b      	lsls	r3, r3, #24
 80071e0:	497d      	ldr	r1, [pc, #500]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80071e2:	4313      	orrs	r3, r2
 80071e4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80071e6:	e040      	b.n	800726a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	69db      	ldr	r3, [r3, #28]
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d023      	beq.n	8007238 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80071f0:	4b79      	ldr	r3, [pc, #484]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a78      	ldr	r2, [pc, #480]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80071f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071fc:	f7fc fcb6 	bl	8003b6c <HAL_GetTick>
 8007200:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007202:	e008      	b.n	8007216 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8007204:	f7fc fcb2 	bl	8003b6c <HAL_GetTick>
 8007208:	4602      	mov	r2, r0
 800720a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800720c:	1ad3      	subs	r3, r2, r3
 800720e:	2b02      	cmp	r3, #2
 8007210:	d901      	bls.n	8007216 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8007212:	2303      	movs	r3, #3
 8007214:	e235      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007216:	4b70      	ldr	r3, [pc, #448]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800721e:	2b00      	cmp	r3, #0
 8007220:	d0f0      	beq.n	8007204 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8007222:	4b6d      	ldr	r3, [pc, #436]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6a1b      	ldr	r3, [r3, #32]
 800722e:	061b      	lsls	r3, r3, #24
 8007230:	4969      	ldr	r1, [pc, #420]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 8007232:	4313      	orrs	r3, r2
 8007234:	60cb      	str	r3, [r1, #12]
 8007236:	e018      	b.n	800726a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8007238:	4b67      	ldr	r3, [pc, #412]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a66      	ldr	r2, [pc, #408]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 800723e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007242:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007244:	f7fc fc92 	bl	8003b6c <HAL_GetTick>
 8007248:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800724a:	e008      	b.n	800725e <HAL_RCC_OscConfig+0x32a>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800724c:	f7fc fc8e 	bl	8003b6c <HAL_GetTick>
 8007250:	4602      	mov	r2, r0
 8007252:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007254:	1ad3      	subs	r3, r2, r3
 8007256:	2b02      	cmp	r3, #2
 8007258:	d901      	bls.n	800725e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800725a:	2303      	movs	r3, #3
 800725c:	e211      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800725e:	4b5e      	ldr	r3, [pc, #376]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1f0      	bne.n	800724c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f003 0308 	and.w	r3, r3, #8
 8007272:	2b00      	cmp	r3, #0
 8007274:	d036      	beq.n	80072e4 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	695b      	ldr	r3, [r3, #20]
 800727a:	2b00      	cmp	r3, #0
 800727c:	d019      	beq.n	80072b2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800727e:	4b56      	ldr	r3, [pc, #344]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 8007280:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007282:	4a55      	ldr	r2, [pc, #340]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 8007284:	f043 0301 	orr.w	r3, r3, #1
 8007288:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800728a:	f7fc fc6f 	bl	8003b6c <HAL_GetTick>
 800728e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8007290:	e008      	b.n	80072a4 <HAL_RCC_OscConfig+0x370>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007292:	f7fc fc6b 	bl	8003b6c <HAL_GetTick>
 8007296:	4602      	mov	r2, r0
 8007298:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800729a:	1ad3      	subs	r3, r2, r3
 800729c:	2b02      	cmp	r3, #2
 800729e:	d901      	bls.n	80072a4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80072a0:	2303      	movs	r3, #3
 80072a2:	e1ee      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80072a4:	4b4c      	ldr	r3, [pc, #304]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80072a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072a8:	f003 0302 	and.w	r3, r3, #2
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d0f0      	beq.n	8007292 <HAL_RCC_OscConfig+0x35e>
 80072b0:	e018      	b.n	80072e4 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072b2:	4b49      	ldr	r3, [pc, #292]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80072b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072b6:	4a48      	ldr	r2, [pc, #288]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80072b8:	f023 0301 	bic.w	r3, r3, #1
 80072bc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80072be:	f7fc fc55 	bl	8003b6c <HAL_GetTick>
 80072c2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80072c4:	e008      	b.n	80072d8 <HAL_RCC_OscConfig+0x3a4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072c6:	f7fc fc51 	bl	8003b6c <HAL_GetTick>
 80072ca:	4602      	mov	r2, r0
 80072cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	2b02      	cmp	r3, #2
 80072d2:	d901      	bls.n	80072d8 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 80072d4:	2303      	movs	r3, #3
 80072d6:	e1d4      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80072d8:	4b3f      	ldr	r3, [pc, #252]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80072da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072dc:	f003 0302 	and.w	r3, r3, #2
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d1f0      	bne.n	80072c6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0320 	and.w	r3, r3, #32
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d036      	beq.n	800735e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	699b      	ldr	r3, [r3, #24]
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d019      	beq.n	800732c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80072f8:	4b37      	ldr	r3, [pc, #220]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4a36      	ldr	r2, [pc, #216]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80072fe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007302:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007304:	f7fc fc32 	bl	8003b6c <HAL_GetTick>
 8007308:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800730a:	e008      	b.n	800731e <HAL_RCC_OscConfig+0x3ea>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800730c:	f7fc fc2e 	bl	8003b6c <HAL_GetTick>
 8007310:	4602      	mov	r2, r0
 8007312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	2b02      	cmp	r3, #2
 8007318:	d901      	bls.n	800731e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800731a:	2303      	movs	r3, #3
 800731c:	e1b1      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800731e:	4b2e      	ldr	r3, [pc, #184]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007326:	2b00      	cmp	r3, #0
 8007328:	d0f0      	beq.n	800730c <HAL_RCC_OscConfig+0x3d8>
 800732a:	e018      	b.n	800735e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800732c:	4b2a      	ldr	r3, [pc, #168]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a29      	ldr	r2, [pc, #164]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 8007332:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007336:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007338:	f7fc fc18 	bl	8003b6c <HAL_GetTick>
 800733c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800733e:	e008      	b.n	8007352 <HAL_RCC_OscConfig+0x41e>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8007340:	f7fc fc14 	bl	8003b6c <HAL_GetTick>
 8007344:	4602      	mov	r2, r0
 8007346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007348:	1ad3      	subs	r3, r2, r3
 800734a:	2b02      	cmp	r3, #2
 800734c:	d901      	bls.n	8007352 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800734e:	2303      	movs	r3, #3
 8007350:	e197      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007352:	4b21      	ldr	r3, [pc, #132]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800735a:	2b00      	cmp	r3, #0
 800735c:	d1f0      	bne.n	8007340 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 0304 	and.w	r3, r3, #4
 8007366:	2b00      	cmp	r3, #0
 8007368:	f000 8086 	beq.w	8007478 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800736c:	4b1b      	ldr	r3, [pc, #108]	@ (80073dc <HAL_RCC_OscConfig+0x4a8>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a1a      	ldr	r2, [pc, #104]	@ (80073dc <HAL_RCC_OscConfig+0x4a8>)
 8007372:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007376:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007378:	f7fc fbf8 	bl	8003b6c <HAL_GetTick>
 800737c:	6278      	str	r0, [r7, #36]	@ 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800737e:	e008      	b.n	8007392 <HAL_RCC_OscConfig+0x45e>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007380:	f7fc fbf4 	bl	8003b6c <HAL_GetTick>
 8007384:	4602      	mov	r2, r0
 8007386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007388:	1ad3      	subs	r3, r2, r3
 800738a:	2b64      	cmp	r3, #100	@ 0x64
 800738c:	d901      	bls.n	8007392 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 800738e:	2303      	movs	r3, #3
 8007390:	e177      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007392:	4b12      	ldr	r3, [pc, #72]	@ (80073dc <HAL_RCC_OscConfig+0x4a8>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800739a:	2b00      	cmp	r3, #0
 800739c:	d0f0      	beq.n	8007380 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	d106      	bne.n	80073b4 <HAL_RCC_OscConfig+0x480>
 80073a6:	4b0c      	ldr	r3, [pc, #48]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80073a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073aa:	4a0b      	ldr	r2, [pc, #44]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80073ac:	f043 0301 	orr.w	r3, r3, #1
 80073b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80073b2:	e032      	b.n	800741a <HAL_RCC_OscConfig+0x4e6>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d111      	bne.n	80073e0 <HAL_RCC_OscConfig+0x4ac>
 80073bc:	4b06      	ldr	r3, [pc, #24]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80073be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073c0:	4a05      	ldr	r2, [pc, #20]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80073c2:	f023 0301 	bic.w	r3, r3, #1
 80073c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80073c8:	4b03      	ldr	r3, [pc, #12]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80073ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073cc:	4a02      	ldr	r2, [pc, #8]	@ (80073d8 <HAL_RCC_OscConfig+0x4a4>)
 80073ce:	f023 0304 	bic.w	r3, r3, #4
 80073d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80073d4:	e021      	b.n	800741a <HAL_RCC_OscConfig+0x4e6>
 80073d6:	bf00      	nop
 80073d8:	58024400 	.word	0x58024400
 80073dc:	58024800 	.word	0x58024800
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	2b05      	cmp	r3, #5
 80073e6:	d10c      	bne.n	8007402 <HAL_RCC_OscConfig+0x4ce>
 80073e8:	4b83      	ldr	r3, [pc, #524]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80073ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073ec:	4a82      	ldr	r2, [pc, #520]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80073ee:	f043 0304 	orr.w	r3, r3, #4
 80073f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80073f4:	4b80      	ldr	r3, [pc, #512]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80073f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80073f8:	4a7f      	ldr	r2, [pc, #508]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80073fa:	f043 0301 	orr.w	r3, r3, #1
 80073fe:	6713      	str	r3, [r2, #112]	@ 0x70
 8007400:	e00b      	b.n	800741a <HAL_RCC_OscConfig+0x4e6>
 8007402:	4b7d      	ldr	r3, [pc, #500]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007404:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007406:	4a7c      	ldr	r2, [pc, #496]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007408:	f023 0301 	bic.w	r3, r3, #1
 800740c:	6713      	str	r3, [r2, #112]	@ 0x70
 800740e:	4b7a      	ldr	r3, [pc, #488]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007410:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007412:	4a79      	ldr	r2, [pc, #484]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007414:	f023 0304 	bic.w	r3, r3, #4
 8007418:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	689b      	ldr	r3, [r3, #8]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d015      	beq.n	800744e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007422:	f7fc fba3 	bl	8003b6c <HAL_GetTick>
 8007426:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007428:	e00a      	b.n	8007440 <HAL_RCC_OscConfig+0x50c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800742a:	f7fc fb9f 	bl	8003b6c <HAL_GetTick>
 800742e:	4602      	mov	r2, r0
 8007430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007432:	1ad3      	subs	r3, r2, r3
 8007434:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007438:	4293      	cmp	r3, r2
 800743a:	d901      	bls.n	8007440 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800743c:	2303      	movs	r3, #3
 800743e:	e120      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007440:	4b6d      	ldr	r3, [pc, #436]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d0ee      	beq.n	800742a <HAL_RCC_OscConfig+0x4f6>
 800744c:	e014      	b.n	8007478 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800744e:	f7fc fb8d 	bl	8003b6c <HAL_GetTick>
 8007452:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007454:	e00a      	b.n	800746c <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007456:	f7fc fb89 	bl	8003b6c <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007464:	4293      	cmp	r3, r2
 8007466:	d901      	bls.n	800746c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e10a      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800746c:	4b62      	ldr	r3, [pc, #392]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 800746e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007470:	f003 0302 	and.w	r3, r3, #2
 8007474:	2b00      	cmp	r3, #0
 8007476:	d1ee      	bne.n	8007456 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800747c:	2b00      	cmp	r3, #0
 800747e:	f000 80ff 	beq.w	8007680 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8007482:	4b5d      	ldr	r3, [pc, #372]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007484:	691b      	ldr	r3, [r3, #16]
 8007486:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800748a:	2b18      	cmp	r3, #24
 800748c:	f000 80ba 	beq.w	8007604 <HAL_RCC_OscConfig+0x6d0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007494:	2b02      	cmp	r3, #2
 8007496:	f040 8095 	bne.w	80075c4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800749a:	4b57      	ldr	r3, [pc, #348]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	4a56      	ldr	r2, [pc, #344]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80074a0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80074a4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074a6:	f7fc fb61 	bl	8003b6c <HAL_GetTick>
 80074aa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80074ac:	e008      	b.n	80074c0 <HAL_RCC_OscConfig+0x58c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074ae:	f7fc fb5d 	bl	8003b6c <HAL_GetTick>
 80074b2:	4602      	mov	r2, r0
 80074b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b6:	1ad3      	subs	r3, r2, r3
 80074b8:	2b02      	cmp	r3, #2
 80074ba:	d901      	bls.n	80074c0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80074bc:	2303      	movs	r3, #3
 80074be:	e0e0      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80074c0:	4b4d      	ldr	r3, [pc, #308]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d1f0      	bne.n	80074ae <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80074cc:	4b4a      	ldr	r3, [pc, #296]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80074ce:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80074d0:	4b4a      	ldr	r3, [pc, #296]	@ (80075fc <HAL_RCC_OscConfig+0x6c8>)
 80074d2:	4013      	ands	r3, r2
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80074dc:	0112      	lsls	r2, r2, #4
 80074de:	430a      	orrs	r2, r1
 80074e0:	4945      	ldr	r1, [pc, #276]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80074e2:	4313      	orrs	r3, r2
 80074e4:	628b      	str	r3, [r1, #40]	@ 0x28
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ea:	3b01      	subs	r3, #1
 80074ec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074f4:	3b01      	subs	r3, #1
 80074f6:	025b      	lsls	r3, r3, #9
 80074f8:	b29b      	uxth	r3, r3
 80074fa:	431a      	orrs	r2, r3
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007500:	3b01      	subs	r3, #1
 8007502:	041b      	lsls	r3, r3, #16
 8007504:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007508:	431a      	orrs	r2, r3
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800750e:	3b01      	subs	r3, #1
 8007510:	061b      	lsls	r3, r3, #24
 8007512:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007516:	4938      	ldr	r1, [pc, #224]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007518:	4313      	orrs	r3, r2
 800751a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800751c:	4b36      	ldr	r3, [pc, #216]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 800751e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007520:	4a35      	ldr	r2, [pc, #212]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007522:	f023 0301 	bic.w	r3, r3, #1
 8007526:	62d3      	str	r3, [r2, #44]	@ 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8007528:	4b33      	ldr	r3, [pc, #204]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 800752a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800752c:	4b34      	ldr	r3, [pc, #208]	@ (8007600 <HAL_RCC_OscConfig+0x6cc>)
 800752e:	4013      	ands	r3, r2
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007534:	00d2      	lsls	r2, r2, #3
 8007536:	4930      	ldr	r1, [pc, #192]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007538:	4313      	orrs	r3, r2
 800753a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800753c:	4b2e      	ldr	r3, [pc, #184]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 800753e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007540:	f023 020c 	bic.w	r2, r3, #12
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007548:	492b      	ldr	r1, [pc, #172]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 800754a:	4313      	orrs	r3, r2
 800754c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800754e:	4b2a      	ldr	r3, [pc, #168]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007552:	f023 0202 	bic.w	r2, r3, #2
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800755a:	4927      	ldr	r1, [pc, #156]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 800755c:	4313      	orrs	r3, r2
 800755e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007560:	4b25      	ldr	r3, [pc, #148]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007564:	4a24      	ldr	r2, [pc, #144]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007566:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800756a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800756c:	4b22      	ldr	r3, [pc, #136]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 800756e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007570:	4a21      	ldr	r2, [pc, #132]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007572:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007576:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8007578:	4b1f      	ldr	r3, [pc, #124]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 800757a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800757c:	4a1e      	ldr	r2, [pc, #120]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 800757e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007582:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8007584:	4b1c      	ldr	r3, [pc, #112]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007588:	4a1b      	ldr	r2, [pc, #108]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 800758a:	f043 0301 	orr.w	r3, r3, #1
 800758e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007590:	4b19      	ldr	r3, [pc, #100]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	4a18      	ldr	r2, [pc, #96]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 8007596:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800759a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800759c:	f7fc fae6 	bl	8003b6c <HAL_GetTick>
 80075a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80075a2:	e008      	b.n	80075b6 <HAL_RCC_OscConfig+0x682>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80075a4:	f7fc fae2 	bl	8003b6c <HAL_GetTick>
 80075a8:	4602      	mov	r2, r0
 80075aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ac:	1ad3      	subs	r3, r2, r3
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d901      	bls.n	80075b6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80075b2:	2303      	movs	r3, #3
 80075b4:	e065      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80075b6:	4b10      	ldr	r3, [pc, #64]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d0f0      	beq.n	80075a4 <HAL_RCC_OscConfig+0x670>
 80075c2:	e05d      	b.n	8007680 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80075c4:	4b0c      	ldr	r3, [pc, #48]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a0b      	ldr	r2, [pc, #44]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80075ca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80075ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075d0:	f7fc facc 	bl	8003b6c <HAL_GetTick>
 80075d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80075d6:	e008      	b.n	80075ea <HAL_RCC_OscConfig+0x6b6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80075d8:	f7fc fac8 	bl	8003b6c <HAL_GetTick>
 80075dc:	4602      	mov	r2, r0
 80075de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	2b02      	cmp	r3, #2
 80075e4:	d901      	bls.n	80075ea <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 80075e6:	2303      	movs	r3, #3
 80075e8:	e04b      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80075ea:	4b03      	ldr	r3, [pc, #12]	@ (80075f8 <HAL_RCC_OscConfig+0x6c4>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d1f0      	bne.n	80075d8 <HAL_RCC_OscConfig+0x6a4>
 80075f6:	e043      	b.n	8007680 <HAL_RCC_OscConfig+0x74c>
 80075f8:	58024400 	.word	0x58024400
 80075fc:	fffffc0c 	.word	0xfffffc0c
 8007600:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007604:	4b21      	ldr	r3, [pc, #132]	@ (800768c <HAL_RCC_OscConfig+0x758>)
 8007606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007608:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800760a:	4b20      	ldr	r3, [pc, #128]	@ (800768c <HAL_RCC_OscConfig+0x758>)
 800760c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800760e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007614:	2b01      	cmp	r3, #1
 8007616:	d031      	beq.n	800767c <HAL_RCC_OscConfig+0x748>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	f003 0203 	and.w	r2, r3, #3
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007622:	429a      	cmp	r2, r3
 8007624:	d12a      	bne.n	800767c <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	091b      	lsrs	r3, r3, #4
 800762a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007632:	429a      	cmp	r2, r3
 8007634:	d122      	bne.n	800767c <HAL_RCC_OscConfig+0x748>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007640:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007642:	429a      	cmp	r2, r3
 8007644:	d11a      	bne.n	800767c <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	0a5b      	lsrs	r3, r3, #9
 800764a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007652:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8007654:	429a      	cmp	r2, r3
 8007656:	d111      	bne.n	800767c <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	0c1b      	lsrs	r3, r3, #16
 800765c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007664:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8007666:	429a      	cmp	r2, r3
 8007668:	d108      	bne.n	800767c <HAL_RCC_OscConfig+0x748>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	0e1b      	lsrs	r3, r3, #24
 800766e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007676:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8007678:	429a      	cmp	r2, r3
 800767a:	d001      	beq.n	8007680 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	e000      	b.n	8007682 <HAL_RCC_OscConfig+0x74e>
      }
    }
  }
  return HAL_OK;
 8007680:	2300      	movs	r3, #0
}
 8007682:	4618      	mov	r0, r3
 8007684:	3730      	adds	r7, #48	@ 0x30
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	58024400 	.word	0x58024400

08007690 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b086      	sub	sp, #24
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d101      	bne.n	80076a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80076a0:	2301      	movs	r3, #1
 80076a2:	e19c      	b.n	80079de <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80076a4:	4b8a      	ldr	r3, [pc, #552]	@ (80078d0 <HAL_RCC_ClockConfig+0x240>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	f003 030f 	and.w	r3, r3, #15
 80076ac:	683a      	ldr	r2, [r7, #0]
 80076ae:	429a      	cmp	r2, r3
 80076b0:	d910      	bls.n	80076d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076b2:	4b87      	ldr	r3, [pc, #540]	@ (80078d0 <HAL_RCC_ClockConfig+0x240>)
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f023 020f 	bic.w	r2, r3, #15
 80076ba:	4985      	ldr	r1, [pc, #532]	@ (80078d0 <HAL_RCC_ClockConfig+0x240>)
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	4313      	orrs	r3, r2
 80076c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076c2:	4b83      	ldr	r3, [pc, #524]	@ (80078d0 <HAL_RCC_ClockConfig+0x240>)
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f003 030f 	and.w	r3, r3, #15
 80076ca:	683a      	ldr	r2, [r7, #0]
 80076cc:	429a      	cmp	r2, r3
 80076ce:	d001      	beq.n	80076d4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80076d0:	2301      	movs	r3, #1
 80076d2:	e184      	b.n	80079de <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f003 0304 	and.w	r3, r3, #4
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d010      	beq.n	8007702 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	691a      	ldr	r2, [r3, #16]
 80076e4:	4b7b      	ldr	r3, [pc, #492]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 80076e6:	699b      	ldr	r3, [r3, #24]
 80076e8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d908      	bls.n	8007702 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80076f0:	4b78      	ldr	r3, [pc, #480]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 80076f2:	699b      	ldr	r3, [r3, #24]
 80076f4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	691b      	ldr	r3, [r3, #16]
 80076fc:	4975      	ldr	r1, [pc, #468]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 80076fe:	4313      	orrs	r3, r2
 8007700:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f003 0308 	and.w	r3, r3, #8
 800770a:	2b00      	cmp	r3, #0
 800770c:	d010      	beq.n	8007730 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	695a      	ldr	r2, [r3, #20]
 8007712:	4b70      	ldr	r3, [pc, #448]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 8007714:	69db      	ldr	r3, [r3, #28]
 8007716:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800771a:	429a      	cmp	r2, r3
 800771c:	d908      	bls.n	8007730 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800771e:	4b6d      	ldr	r3, [pc, #436]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 8007720:	69db      	ldr	r3, [r3, #28]
 8007722:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	695b      	ldr	r3, [r3, #20]
 800772a:	496a      	ldr	r1, [pc, #424]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 800772c:	4313      	orrs	r3, r2
 800772e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f003 0310 	and.w	r3, r3, #16
 8007738:	2b00      	cmp	r3, #0
 800773a:	d010      	beq.n	800775e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	699a      	ldr	r2, [r3, #24]
 8007740:	4b64      	ldr	r3, [pc, #400]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 8007742:	69db      	ldr	r3, [r3, #28]
 8007744:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007748:	429a      	cmp	r2, r3
 800774a:	d908      	bls.n	800775e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800774c:	4b61      	ldr	r3, [pc, #388]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 800774e:	69db      	ldr	r3, [r3, #28]
 8007750:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	699b      	ldr	r3, [r3, #24]
 8007758:	495e      	ldr	r1, [pc, #376]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 800775a:	4313      	orrs	r3, r2
 800775c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f003 0320 	and.w	r3, r3, #32
 8007766:	2b00      	cmp	r3, #0
 8007768:	d010      	beq.n	800778c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	69da      	ldr	r2, [r3, #28]
 800776e:	4b59      	ldr	r3, [pc, #356]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 8007770:	6a1b      	ldr	r3, [r3, #32]
 8007772:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007776:	429a      	cmp	r2, r3
 8007778:	d908      	bls.n	800778c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800777a:	4b56      	ldr	r3, [pc, #344]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 800777c:	6a1b      	ldr	r3, [r3, #32]
 800777e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	69db      	ldr	r3, [r3, #28]
 8007786:	4953      	ldr	r1, [pc, #332]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 8007788:	4313      	orrs	r3, r2
 800778a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f003 0302 	and.w	r3, r3, #2
 8007794:	2b00      	cmp	r3, #0
 8007796:	d010      	beq.n	80077ba <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	68da      	ldr	r2, [r3, #12]
 800779c:	4b4d      	ldr	r3, [pc, #308]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 800779e:	699b      	ldr	r3, [r3, #24]
 80077a0:	f003 030f 	and.w	r3, r3, #15
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d908      	bls.n	80077ba <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80077a8:	4b4a      	ldr	r3, [pc, #296]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 80077aa:	699b      	ldr	r3, [r3, #24]
 80077ac:	f023 020f 	bic.w	r2, r3, #15
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	4947      	ldr	r1, [pc, #284]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 80077b6:	4313      	orrs	r3, r2
 80077b8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f003 0301 	and.w	r3, r3, #1
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d055      	beq.n	8007872 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80077c6:	4b43      	ldr	r3, [pc, #268]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 80077c8:	699b      	ldr	r3, [r3, #24]
 80077ca:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	689b      	ldr	r3, [r3, #8]
 80077d2:	4940      	ldr	r1, [pc, #256]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 80077d4:	4313      	orrs	r3, r2
 80077d6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	685b      	ldr	r3, [r3, #4]
 80077dc:	2b02      	cmp	r3, #2
 80077de:	d107      	bne.n	80077f0 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80077e0:	4b3c      	ldr	r3, [pc, #240]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d121      	bne.n	8007830 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 80077ec:	2301      	movs	r3, #1
 80077ee:	e0f6      	b.n	80079de <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	685b      	ldr	r3, [r3, #4]
 80077f4:	2b03      	cmp	r3, #3
 80077f6:	d107      	bne.n	8007808 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80077f8:	4b36      	ldr	r3, [pc, #216]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007800:	2b00      	cmp	r3, #0
 8007802:	d115      	bne.n	8007830 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e0ea      	b.n	80079de <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	685b      	ldr	r3, [r3, #4]
 800780c:	2b01      	cmp	r3, #1
 800780e:	d107      	bne.n	8007820 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8007810:	4b30      	ldr	r3, [pc, #192]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007818:	2b00      	cmp	r3, #0
 800781a:	d109      	bne.n	8007830 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800781c:	2301      	movs	r3, #1
 800781e:	e0de      	b.n	80079de <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8007820:	4b2c      	ldr	r3, [pc, #176]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f003 0304 	and.w	r3, r3, #4
 8007828:	2b00      	cmp	r3, #0
 800782a:	d101      	bne.n	8007830 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800782c:	2301      	movs	r3, #1
 800782e:	e0d6      	b.n	80079de <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007830:	4b28      	ldr	r3, [pc, #160]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 8007832:	691b      	ldr	r3, [r3, #16]
 8007834:	f023 0207 	bic.w	r2, r3, #7
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	4925      	ldr	r1, [pc, #148]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 800783e:	4313      	orrs	r3, r2
 8007840:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007842:	f7fc f993 	bl	8003b6c <HAL_GetTick>
 8007846:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007848:	e00a      	b.n	8007860 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800784a:	f7fc f98f 	bl	8003b6c <HAL_GetTick>
 800784e:	4602      	mov	r2, r0
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	1ad3      	subs	r3, r2, r3
 8007854:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007858:	4293      	cmp	r3, r2
 800785a:	d901      	bls.n	8007860 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800785c:	2303      	movs	r3, #3
 800785e:	e0be      	b.n	80079de <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007860:	4b1c      	ldr	r3, [pc, #112]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 8007862:	691b      	ldr	r3, [r3, #16]
 8007864:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	00db      	lsls	r3, r3, #3
 800786e:	429a      	cmp	r2, r3
 8007870:	d1eb      	bne.n	800784a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f003 0302 	and.w	r3, r3, #2
 800787a:	2b00      	cmp	r3, #0
 800787c:	d010      	beq.n	80078a0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	68da      	ldr	r2, [r3, #12]
 8007882:	4b14      	ldr	r3, [pc, #80]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	f003 030f 	and.w	r3, r3, #15
 800788a:	429a      	cmp	r2, r3
 800788c:	d208      	bcs.n	80078a0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800788e:	4b11      	ldr	r3, [pc, #68]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 8007890:	699b      	ldr	r3, [r3, #24]
 8007892:	f023 020f 	bic.w	r2, r3, #15
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	68db      	ldr	r3, [r3, #12]
 800789a:	490e      	ldr	r1, [pc, #56]	@ (80078d4 <HAL_RCC_ClockConfig+0x244>)
 800789c:	4313      	orrs	r3, r2
 800789e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80078a0:	4b0b      	ldr	r3, [pc, #44]	@ (80078d0 <HAL_RCC_ClockConfig+0x240>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f003 030f 	and.w	r3, r3, #15
 80078a8:	683a      	ldr	r2, [r7, #0]
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d214      	bcs.n	80078d8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078ae:	4b08      	ldr	r3, [pc, #32]	@ (80078d0 <HAL_RCC_ClockConfig+0x240>)
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f023 020f 	bic.w	r2, r3, #15
 80078b6:	4906      	ldr	r1, [pc, #24]	@ (80078d0 <HAL_RCC_ClockConfig+0x240>)
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	4313      	orrs	r3, r2
 80078bc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80078be:	4b04      	ldr	r3, [pc, #16]	@ (80078d0 <HAL_RCC_ClockConfig+0x240>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f003 030f 	and.w	r3, r3, #15
 80078c6:	683a      	ldr	r2, [r7, #0]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d005      	beq.n	80078d8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	e086      	b.n	80079de <HAL_RCC_ClockConfig+0x34e>
 80078d0:	52002000 	.word	0x52002000
 80078d4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f003 0304 	and.w	r3, r3, #4
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d010      	beq.n	8007906 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	691a      	ldr	r2, [r3, #16]
 80078e8:	4b3f      	ldr	r3, [pc, #252]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 80078ea:	699b      	ldr	r3, [r3, #24]
 80078ec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80078f0:	429a      	cmp	r2, r3
 80078f2:	d208      	bcs.n	8007906 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80078f4:	4b3c      	ldr	r3, [pc, #240]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 80078f6:	699b      	ldr	r3, [r3, #24]
 80078f8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	691b      	ldr	r3, [r3, #16]
 8007900:	4939      	ldr	r1, [pc, #228]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 8007902:	4313      	orrs	r3, r2
 8007904:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f003 0308 	and.w	r3, r3, #8
 800790e:	2b00      	cmp	r3, #0
 8007910:	d010      	beq.n	8007934 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	695a      	ldr	r2, [r3, #20]
 8007916:	4b34      	ldr	r3, [pc, #208]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 8007918:	69db      	ldr	r3, [r3, #28]
 800791a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800791e:	429a      	cmp	r2, r3
 8007920:	d208      	bcs.n	8007934 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8007922:	4b31      	ldr	r3, [pc, #196]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 8007924:	69db      	ldr	r3, [r3, #28]
 8007926:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	695b      	ldr	r3, [r3, #20]
 800792e:	492e      	ldr	r1, [pc, #184]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 8007930:	4313      	orrs	r3, r2
 8007932:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f003 0310 	and.w	r3, r3, #16
 800793c:	2b00      	cmp	r3, #0
 800793e:	d010      	beq.n	8007962 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	699a      	ldr	r2, [r3, #24]
 8007944:	4b28      	ldr	r3, [pc, #160]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 8007946:	69db      	ldr	r3, [r3, #28]
 8007948:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800794c:	429a      	cmp	r2, r3
 800794e:	d208      	bcs.n	8007962 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8007950:	4b25      	ldr	r3, [pc, #148]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 8007952:	69db      	ldr	r3, [r3, #28]
 8007954:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	699b      	ldr	r3, [r3, #24]
 800795c:	4922      	ldr	r1, [pc, #136]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 800795e:	4313      	orrs	r3, r2
 8007960:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 0320 	and.w	r3, r3, #32
 800796a:	2b00      	cmp	r3, #0
 800796c:	d010      	beq.n	8007990 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	69da      	ldr	r2, [r3, #28]
 8007972:	4b1d      	ldr	r3, [pc, #116]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 8007974:	6a1b      	ldr	r3, [r3, #32]
 8007976:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800797a:	429a      	cmp	r2, r3
 800797c:	d208      	bcs.n	8007990 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800797e:	4b1a      	ldr	r3, [pc, #104]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 8007980:	6a1b      	ldr	r3, [r3, #32]
 8007982:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	69db      	ldr	r3, [r3, #28]
 800798a:	4917      	ldr	r1, [pc, #92]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 800798c:	4313      	orrs	r3, r2
 800798e:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8007990:	f000 f834 	bl	80079fc <HAL_RCC_GetSysClockFreq>
 8007994:	4602      	mov	r2, r0
 8007996:	4b14      	ldr	r3, [pc, #80]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 8007998:	699b      	ldr	r3, [r3, #24]
 800799a:	0a1b      	lsrs	r3, r3, #8
 800799c:	f003 030f 	and.w	r3, r3, #15
 80079a0:	4912      	ldr	r1, [pc, #72]	@ (80079ec <HAL_RCC_ClockConfig+0x35c>)
 80079a2:	5ccb      	ldrb	r3, [r1, r3]
 80079a4:	f003 031f 	and.w	r3, r3, #31
 80079a8:	fa22 f303 	lsr.w	r3, r2, r3
 80079ac:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80079ae:	4b0e      	ldr	r3, [pc, #56]	@ (80079e8 <HAL_RCC_ClockConfig+0x358>)
 80079b0:	699b      	ldr	r3, [r3, #24]
 80079b2:	f003 030f 	and.w	r3, r3, #15
 80079b6:	4a0d      	ldr	r2, [pc, #52]	@ (80079ec <HAL_RCC_ClockConfig+0x35c>)
 80079b8:	5cd3      	ldrb	r3, [r2, r3]
 80079ba:	f003 031f 	and.w	r3, r3, #31
 80079be:	693a      	ldr	r2, [r7, #16]
 80079c0:	fa22 f303 	lsr.w	r3, r2, r3
 80079c4:	4a0a      	ldr	r2, [pc, #40]	@ (80079f0 <HAL_RCC_ClockConfig+0x360>)
 80079c6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80079c8:	4a0a      	ldr	r2, [pc, #40]	@ (80079f4 <HAL_RCC_ClockConfig+0x364>)
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 80079ce:	4b0a      	ldr	r3, [pc, #40]	@ (80079f8 <HAL_RCC_ClockConfig+0x368>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	4618      	mov	r0, r3
 80079d4:	f7fc f880 	bl	8003ad8 <HAL_InitTick>
 80079d8:	4603      	mov	r3, r0
 80079da:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80079dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3718      	adds	r7, #24
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}
 80079e6:	bf00      	nop
 80079e8:	58024400 	.word	0x58024400
 80079ec:	0801204c 	.word	0x0801204c
 80079f0:	240000f4 	.word	0x240000f4
 80079f4:	240000f0 	.word	0x240000f0
 80079f8:	240000f8 	.word	0x240000f8

080079fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b089      	sub	sp, #36	@ 0x24
 8007a00:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a02:	4bb3      	ldr	r3, [pc, #716]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a04:	691b      	ldr	r3, [r3, #16]
 8007a06:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007a0a:	2b18      	cmp	r3, #24
 8007a0c:	f200 8155 	bhi.w	8007cba <HAL_RCC_GetSysClockFreq+0x2be>
 8007a10:	a201      	add	r2, pc, #4	@ (adr r2, 8007a18 <HAL_RCC_GetSysClockFreq+0x1c>)
 8007a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a16:	bf00      	nop
 8007a18:	08007a7d 	.word	0x08007a7d
 8007a1c:	08007cbb 	.word	0x08007cbb
 8007a20:	08007cbb 	.word	0x08007cbb
 8007a24:	08007cbb 	.word	0x08007cbb
 8007a28:	08007cbb 	.word	0x08007cbb
 8007a2c:	08007cbb 	.word	0x08007cbb
 8007a30:	08007cbb 	.word	0x08007cbb
 8007a34:	08007cbb 	.word	0x08007cbb
 8007a38:	08007aa3 	.word	0x08007aa3
 8007a3c:	08007cbb 	.word	0x08007cbb
 8007a40:	08007cbb 	.word	0x08007cbb
 8007a44:	08007cbb 	.word	0x08007cbb
 8007a48:	08007cbb 	.word	0x08007cbb
 8007a4c:	08007cbb 	.word	0x08007cbb
 8007a50:	08007cbb 	.word	0x08007cbb
 8007a54:	08007cbb 	.word	0x08007cbb
 8007a58:	08007aa9 	.word	0x08007aa9
 8007a5c:	08007cbb 	.word	0x08007cbb
 8007a60:	08007cbb 	.word	0x08007cbb
 8007a64:	08007cbb 	.word	0x08007cbb
 8007a68:	08007cbb 	.word	0x08007cbb
 8007a6c:	08007cbb 	.word	0x08007cbb
 8007a70:	08007cbb 	.word	0x08007cbb
 8007a74:	08007cbb 	.word	0x08007cbb
 8007a78:	08007aaf 	.word	0x08007aaf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007a7c:	4b94      	ldr	r3, [pc, #592]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f003 0320 	and.w	r3, r3, #32
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d009      	beq.n	8007a9c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007a88:	4b91      	ldr	r3, [pc, #580]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	08db      	lsrs	r3, r3, #3
 8007a8e:	f003 0303 	and.w	r3, r3, #3
 8007a92:	4a90      	ldr	r2, [pc, #576]	@ (8007cd4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007a94:	fa22 f303 	lsr.w	r3, r2, r3
 8007a98:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8007a9a:	e111      	b.n	8007cc0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007a9c:	4b8d      	ldr	r3, [pc, #564]	@ (8007cd4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007a9e:	61bb      	str	r3, [r7, #24]
    break;
 8007aa0:	e10e      	b.n	8007cc0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8007aa2:	4b8d      	ldr	r3, [pc, #564]	@ (8007cd8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007aa4:	61bb      	str	r3, [r7, #24]
    break;
 8007aa6:	e10b      	b.n	8007cc0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8007aa8:	4b8c      	ldr	r3, [pc, #560]	@ (8007cdc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007aaa:	61bb      	str	r3, [r7, #24]
    break;
 8007aac:	e108      	b.n	8007cc0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007aae:	4b88      	ldr	r3, [pc, #544]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ab2:	f003 0303 	and.w	r3, r3, #3
 8007ab6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8007ab8:	4b85      	ldr	r3, [pc, #532]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007abc:	091b      	lsrs	r3, r3, #4
 8007abe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ac2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007ac4:	4b82      	ldr	r3, [pc, #520]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ac8:	f003 0301 	and.w	r3, r3, #1
 8007acc:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8007ace:	4b80      	ldr	r3, [pc, #512]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007ad0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ad2:	08db      	lsrs	r3, r3, #3
 8007ad4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007ad8:	68fa      	ldr	r2, [r7, #12]
 8007ada:	fb02 f303 	mul.w	r3, r2, r3
 8007ade:	ee07 3a90 	vmov	s15, r3
 8007ae2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007ae6:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f000 80e1 	beq.w	8007cb4 <HAL_RCC_GetSysClockFreq+0x2b8>
    {
      switch (pllsource)
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	2b02      	cmp	r3, #2
 8007af6:	f000 8083 	beq.w	8007c00 <HAL_RCC_GetSysClockFreq+0x204>
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	f200 80a1 	bhi.w	8007c44 <HAL_RCC_GetSysClockFreq+0x248>
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d003      	beq.n	8007b10 <HAL_RCC_GetSysClockFreq+0x114>
 8007b08:	697b      	ldr	r3, [r7, #20]
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d056      	beq.n	8007bbc <HAL_RCC_GetSysClockFreq+0x1c0>
 8007b0e:	e099      	b.n	8007c44 <HAL_RCC_GetSysClockFreq+0x248>
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007b10:	4b6f      	ldr	r3, [pc, #444]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 0320 	and.w	r3, r3, #32
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d02d      	beq.n	8007b78 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8007b1c:	4b6c      	ldr	r3, [pc, #432]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	08db      	lsrs	r3, r3, #3
 8007b22:	f003 0303 	and.w	r3, r3, #3
 8007b26:	4a6b      	ldr	r2, [pc, #428]	@ (8007cd4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007b28:	fa22 f303 	lsr.w	r3, r2, r3
 8007b2c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	ee07 3a90 	vmov	s15, r3
 8007b34:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b38:	693b      	ldr	r3, [r7, #16]
 8007b3a:	ee07 3a90 	vmov	s15, r3
 8007b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b46:	4b62      	ldr	r3, [pc, #392]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b4e:	ee07 3a90 	vmov	s15, r3
 8007b52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b56:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b5a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007ce0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007b5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007b62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007b66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007b6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007b6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b72:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8007b76:	e087      	b.n	8007c88 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	ee07 3a90 	vmov	s15, r3
 8007b7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007b82:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007ce4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007b86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007b8a:	4b51      	ldr	r3, [pc, #324]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007b92:	ee07 3a90 	vmov	s15, r3
 8007b96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007b9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8007b9e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007ce0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007ba2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007ba6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007baa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bb2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bb6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007bba:	e065      	b.n	8007c88 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	ee07 3a90 	vmov	s15, r3
 8007bc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007bc6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007ce8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007bca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007bce:	4b40      	ldr	r3, [pc, #256]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007bd6:	ee07 3a90 	vmov	s15, r3
 8007bda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007bde:	ed97 6a02 	vldr	s12, [r7, #8]
 8007be2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007ce0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007be6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007bea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007bee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007bf2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007bf6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007bfa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007bfe:	e043      	b.n	8007c88 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	ee07 3a90 	vmov	s15, r3
 8007c06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c0a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007cec <HAL_RCC_GetSysClockFreq+0x2f0>
 8007c0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c12:	4b2f      	ldr	r3, [pc, #188]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c1a:	ee07 3a90 	vmov	s15, r3
 8007c1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c22:	ed97 6a02 	vldr	s12, [r7, #8]
 8007c26:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007ce0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007c2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c42:	e021      	b.n	8007c88 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	ee07 3a90 	vmov	s15, r3
 8007c4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007c4e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007ce8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007c52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007c56:	4b1e      	ldr	r3, [pc, #120]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c5e:	ee07 3a90 	vmov	s15, r3
 8007c62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007c66:	ed97 6a02 	vldr	s12, [r7, #8]
 8007c6a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007ce0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8007c6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007c72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007c76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007c7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007c82:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007c86:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8007c88:	4b11      	ldr	r3, [pc, #68]	@ (8007cd0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007c8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c8c:	0a5b      	lsrs	r3, r3, #9
 8007c8e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007c92:	3301      	adds	r3, #1
 8007c94:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	ee07 3a90 	vmov	s15, r3
 8007c9c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007ca0:	edd7 6a07 	vldr	s13, [r7, #28]
 8007ca4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007ca8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007cac:	ee17 3a90 	vmov	r3, s15
 8007cb0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8007cb2:	e005      	b.n	8007cc0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8007cb4:	2300      	movs	r3, #0
 8007cb6:	61bb      	str	r3, [r7, #24]
    break;
 8007cb8:	e002      	b.n	8007cc0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8007cba:	4b07      	ldr	r3, [pc, #28]	@ (8007cd8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007cbc:	61bb      	str	r3, [r7, #24]
    break;
 8007cbe:	bf00      	nop
  }

  return sysclockfreq;
 8007cc0:	69bb      	ldr	r3, [r7, #24]
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3724      	adds	r7, #36	@ 0x24
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr
 8007cce:	bf00      	nop
 8007cd0:	58024400 	.word	0x58024400
 8007cd4:	03d09000 	.word	0x03d09000
 8007cd8:	003d0900 	.word	0x003d0900
 8007cdc:	02faf080 	.word	0x02faf080
 8007ce0:	46000000 	.word	0x46000000
 8007ce4:	4c742400 	.word	0x4c742400
 8007ce8:	4a742400 	.word	0x4a742400
 8007cec:	4c3ebc20 	.word	0x4c3ebc20

08007cf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b082      	sub	sp, #8
 8007cf4:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007cf6:	f7ff fe81 	bl	80079fc <HAL_RCC_GetSysClockFreq>
 8007cfa:	4602      	mov	r2, r0
 8007cfc:	4b10      	ldr	r3, [pc, #64]	@ (8007d40 <HAL_RCC_GetHCLKFreq+0x50>)
 8007cfe:	699b      	ldr	r3, [r3, #24]
 8007d00:	0a1b      	lsrs	r3, r3, #8
 8007d02:	f003 030f 	and.w	r3, r3, #15
 8007d06:	490f      	ldr	r1, [pc, #60]	@ (8007d44 <HAL_RCC_GetHCLKFreq+0x54>)
 8007d08:	5ccb      	ldrb	r3, [r1, r3]
 8007d0a:	f003 031f 	and.w	r3, r3, #31
 8007d0e:	fa22 f303 	lsr.w	r3, r2, r3
 8007d12:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007d14:	4b0a      	ldr	r3, [pc, #40]	@ (8007d40 <HAL_RCC_GetHCLKFreq+0x50>)
 8007d16:	699b      	ldr	r3, [r3, #24]
 8007d18:	f003 030f 	and.w	r3, r3, #15
 8007d1c:	4a09      	ldr	r2, [pc, #36]	@ (8007d44 <HAL_RCC_GetHCLKFreq+0x54>)
 8007d1e:	5cd3      	ldrb	r3, [r2, r3]
 8007d20:	f003 031f 	and.w	r3, r3, #31
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	fa22 f303 	lsr.w	r3, r2, r3
 8007d2a:	4a07      	ldr	r2, [pc, #28]	@ (8007d48 <HAL_RCC_GetHCLKFreq+0x58>)
 8007d2c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007d2e:	4a07      	ldr	r2, [pc, #28]	@ (8007d4c <HAL_RCC_GetHCLKFreq+0x5c>)
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007d34:	4b04      	ldr	r3, [pc, #16]	@ (8007d48 <HAL_RCC_GetHCLKFreq+0x58>)
 8007d36:	681b      	ldr	r3, [r3, #0]
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3708      	adds	r7, #8
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}
 8007d40:	58024400 	.word	0x58024400
 8007d44:	0801204c 	.word	0x0801204c
 8007d48:	240000f4 	.word	0x240000f4
 8007d4c:	240000f0 	.word	0x240000f0

08007d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007d54:	f7ff ffcc 	bl	8007cf0 <HAL_RCC_GetHCLKFreq>
 8007d58:	4602      	mov	r2, r0
 8007d5a:	4b06      	ldr	r3, [pc, #24]	@ (8007d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d5c:	69db      	ldr	r3, [r3, #28]
 8007d5e:	091b      	lsrs	r3, r3, #4
 8007d60:	f003 0307 	and.w	r3, r3, #7
 8007d64:	4904      	ldr	r1, [pc, #16]	@ (8007d78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007d66:	5ccb      	ldrb	r3, [r1, r3]
 8007d68:	f003 031f 	and.w	r3, r3, #31
 8007d6c:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	bd80      	pop	{r7, pc}
 8007d74:	58024400 	.word	0x58024400
 8007d78:	0801204c 	.word	0x0801204c

08007d7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007d80:	f7ff ffb6 	bl	8007cf0 <HAL_RCC_GetHCLKFreq>
 8007d84:	4602      	mov	r2, r0
 8007d86:	4b06      	ldr	r3, [pc, #24]	@ (8007da0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d88:	69db      	ldr	r3, [r3, #28]
 8007d8a:	0a1b      	lsrs	r3, r3, #8
 8007d8c:	f003 0307 	and.w	r3, r3, #7
 8007d90:	4904      	ldr	r1, [pc, #16]	@ (8007da4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007d92:	5ccb      	ldrb	r3, [r1, r3]
 8007d94:	f003 031f 	and.w	r3, r3, #31
 8007d98:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007d9c:	4618      	mov	r0, r3
 8007d9e:	bd80      	pop	{r7, pc}
 8007da0:	58024400 	.word	0x58024400
 8007da4:	0801204c 	.word	0x0801204c

08007da8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b086      	sub	sp, #24
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007db0:	2300      	movs	r3, #0
 8007db2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007db4:	2300      	movs	r3, #0
 8007db6:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d03f      	beq.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007dc8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007dcc:	d02a      	beq.n	8007e24 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007dce:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007dd2:	d824      	bhi.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007dd4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007dd8:	d018      	beq.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007dda:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007dde:	d81e      	bhi.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d003      	beq.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007de4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007de8:	d007      	beq.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007dea:	e018      	b.n	8007e1e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007dec:	4ba4      	ldr	r3, [pc, #656]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df0:	4aa3      	ldr	r2, [pc, #652]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007df2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007df6:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007df8:	e015      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	3304      	adds	r3, #4
 8007dfe:	2102      	movs	r1, #2
 8007e00:	4618      	mov	r0, r3
 8007e02:	f001 ff01 	bl	8009c08 <RCCEx_PLL2_Config>
 8007e06:	4603      	mov	r3, r0
 8007e08:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007e0a:	e00c      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	3324      	adds	r3, #36	@ 0x24
 8007e10:	2102      	movs	r1, #2
 8007e12:	4618      	mov	r0, r3
 8007e14:	f001 ffaa 	bl	8009d6c <RCCEx_PLL3_Config>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8007e1c:	e003      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
 8007e20:	75fb      	strb	r3, [r7, #23]
      break;
 8007e22:	e000      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007e24:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007e26:	7dfb      	ldrb	r3, [r7, #23]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d109      	bne.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007e2c:	4b94      	ldr	r3, [pc, #592]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007e2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e30:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e38:	4991      	ldr	r1, [pc, #580]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	650b      	str	r3, [r1, #80]	@ 0x50
 8007e3e:	e001      	b.n	8007e44 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e40:	7dfb      	ldrb	r3, [r7, #23]
 8007e42:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d03d      	beq.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e54:	2b04      	cmp	r3, #4
 8007e56:	d826      	bhi.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007e58:	a201      	add	r2, pc, #4	@ (adr r2, 8007e60 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8007e5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e5e:	bf00      	nop
 8007e60:	08007e75 	.word	0x08007e75
 8007e64:	08007e83 	.word	0x08007e83
 8007e68:	08007e95 	.word	0x08007e95
 8007e6c:	08007ead 	.word	0x08007ead
 8007e70:	08007ead 	.word	0x08007ead
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007e74:	4b82      	ldr	r3, [pc, #520]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007e76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e78:	4a81      	ldr	r2, [pc, #516]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007e7a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007e7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007e80:	e015      	b.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	3304      	adds	r3, #4
 8007e86:	2100      	movs	r1, #0
 8007e88:	4618      	mov	r0, r3
 8007e8a:	f001 febd 	bl	8009c08 <RCCEx_PLL2_Config>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007e92:	e00c      	b.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	3324      	adds	r3, #36	@ 0x24
 8007e98:	2100      	movs	r1, #0
 8007e9a:	4618      	mov	r0, r3
 8007e9c:	f001 ff66 	bl	8009d6c <RCCEx_PLL3_Config>
 8007ea0:	4603      	mov	r3, r0
 8007ea2:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007ea4:	e003      	b.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	75fb      	strb	r3, [r7, #23]
      break;
 8007eaa:	e000      	b.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007eac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007eae:	7dfb      	ldrb	r3, [r7, #23]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d109      	bne.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007eb4:	4b72      	ldr	r3, [pc, #456]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007eb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007eb8:	f023 0207 	bic.w	r2, r3, #7
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ec0:	496f      	ldr	r1, [pc, #444]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	650b      	str	r3, [r1, #80]	@ 0x50
 8007ec6:	e001      	b.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ec8:	7dfb      	ldrb	r3, [r7, #23]
 8007eca:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d051      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007ede:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007ee2:	d036      	beq.n	8007f52 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8007ee4:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007ee8:	d830      	bhi.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8007eea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007eee:	d032      	beq.n	8007f56 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8007ef0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007ef4:	d82a      	bhi.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8007ef6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007efa:	d02e      	beq.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
 8007efc:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007f00:	d824      	bhi.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8007f02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f06:	d018      	beq.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0x192>
 8007f08:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007f0c:	d81e      	bhi.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d003      	beq.n	8007f1a <HAL_RCCEx_PeriphCLKConfig+0x172>
 8007f12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f16:	d007      	beq.n	8007f28 <HAL_RCCEx_PeriphCLKConfig+0x180>
 8007f18:	e018      	b.n	8007f4c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f1a:	4b59      	ldr	r3, [pc, #356]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007f1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f1e:	4a58      	ldr	r2, [pc, #352]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f24:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007f26:	e019      	b.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	3304      	adds	r3, #4
 8007f2c:	2100      	movs	r1, #0
 8007f2e:	4618      	mov	r0, r3
 8007f30:	f001 fe6a 	bl	8009c08 <RCCEx_PLL2_Config>
 8007f34:	4603      	mov	r3, r0
 8007f36:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007f38:	e010      	b.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	3324      	adds	r3, #36	@ 0x24
 8007f3e:	2100      	movs	r1, #0
 8007f40:	4618      	mov	r0, r3
 8007f42:	f001 ff13 	bl	8009d6c <RCCEx_PLL3_Config>
 8007f46:	4603      	mov	r3, r0
 8007f48:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007f4a:	e007      	b.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	75fb      	strb	r3, [r7, #23]
      break;
 8007f50:	e004      	b.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8007f52:	bf00      	nop
 8007f54:	e002      	b.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8007f56:	bf00      	nop
 8007f58:	e000      	b.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      break;
 8007f5a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f5c:	7dfb      	ldrb	r3, [r7, #23]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d10a      	bne.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007f62:	4b47      	ldr	r3, [pc, #284]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007f66:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f70:	4943      	ldr	r1, [pc, #268]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007f72:	4313      	orrs	r3, r2
 8007f74:	658b      	str	r3, [r1, #88]	@ 0x58
 8007f76:	e001      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f78:	7dfb      	ldrb	r3, [r7, #23]
 8007f7a:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d051      	beq.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x284>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007f8e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007f92:	d036      	beq.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x25a>
 8007f94:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007f98:	d830      	bhi.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x254>
 8007f9a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007f9e:	d032      	beq.n	8008006 <HAL_RCCEx_PeriphCLKConfig+0x25e>
 8007fa0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007fa4:	d82a      	bhi.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x254>
 8007fa6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007faa:	d02e      	beq.n	800800a <HAL_RCCEx_PeriphCLKConfig+0x262>
 8007fac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007fb0:	d824      	bhi.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x254>
 8007fb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007fb6:	d018      	beq.n	8007fea <HAL_RCCEx_PeriphCLKConfig+0x242>
 8007fb8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007fbc:	d81e      	bhi.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x254>
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d003      	beq.n	8007fca <HAL_RCCEx_PeriphCLKConfig+0x222>
 8007fc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007fc6:	d007      	beq.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x230>
 8007fc8:	e018      	b.n	8007ffc <HAL_RCCEx_PeriphCLKConfig+0x254>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007fca:	4b2d      	ldr	r3, [pc, #180]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007fcc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007fce:	4a2c      	ldr	r2, [pc, #176]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8007fd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007fd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007fd6:	e019      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	3304      	adds	r3, #4
 8007fdc:	2100      	movs	r1, #0
 8007fde:	4618      	mov	r0, r3
 8007fe0:	f001 fe12 	bl	8009c08 <RCCEx_PLL2_Config>
 8007fe4:	4603      	mov	r3, r0
 8007fe6:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8007fe8:	e010      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x264>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	3324      	adds	r3, #36	@ 0x24
 8007fee:	2100      	movs	r1, #0
 8007ff0:	4618      	mov	r0, r3
 8007ff2:	f001 febb 	bl	8009d6c <RCCEx_PLL3_Config>
 8007ff6:	4603      	mov	r3, r0
 8007ff8:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8007ffa:	e007      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x264>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	75fb      	strb	r3, [r7, #23]
      break;
 8008000:	e004      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8008002:	bf00      	nop
 8008004:	e002      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 8008006:	bf00      	nop
 8008008:	e000      	b.n	800800c <HAL_RCCEx_PeriphCLKConfig+0x264>
      break;
 800800a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800800c:	7dfb      	ldrb	r3, [r7, #23]
 800800e:	2b00      	cmp	r3, #0
 8008010:	d10a      	bne.n	8008028 <HAL_RCCEx_PeriphCLKConfig+0x280>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8008012:	4b1b      	ldr	r3, [pc, #108]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8008014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008016:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008020:	4917      	ldr	r1, [pc, #92]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8008022:	4313      	orrs	r3, r2
 8008024:	658b      	str	r3, [r1, #88]	@ 0x58
 8008026:	e001      	b.n	800802c <HAL_RCCEx_PeriphCLKConfig+0x284>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008028:	7dfb      	ldrb	r3, [r7, #23]
 800802a:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008034:	2b00      	cmp	r3, #0
 8008036:	d035      	beq.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->OspiClockSelection)
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800803c:	2b30      	cmp	r3, #48	@ 0x30
 800803e:	d01c      	beq.n	800807a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8008040:	2b30      	cmp	r3, #48	@ 0x30
 8008042:	d817      	bhi.n	8008074 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 8008044:	2b20      	cmp	r3, #32
 8008046:	d00c      	beq.n	8008062 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8008048:	2b20      	cmp	r3, #32
 800804a:	d813      	bhi.n	8008074 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
 800804c:	2b00      	cmp	r3, #0
 800804e:	d019      	beq.n	8008084 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
 8008050:	2b10      	cmp	r3, #16
 8008052:	d10f      	bne.n	8008074 <HAL_RCCEx_PeriphCLKConfig+0x2cc>
    {
    case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
      /* Enable OSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008054:	4b0a      	ldr	r3, [pc, #40]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 8008056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008058:	4a09      	ldr	r2, [pc, #36]	@ (8008080 <HAL_RCCEx_PeriphCLKConfig+0x2d8>)
 800805a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800805e:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8008060:	e011      	b.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x2de>

    case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	3304      	adds	r3, #4
 8008066:	2102      	movs	r1, #2
 8008068:	4618      	mov	r0, r3
 800806a:	f001 fdcd 	bl	8009c08 <RCCEx_PLL2_Config>
 800806e:	4603      	mov	r3, r0
 8008070:	75fb      	strb	r3, [r7, #23]

      /* OSPI clock source configuration done later after clock selection check */
      break;
 8008072:	e008      	b.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    case RCC_OSPICLKSOURCE_HCLK:
      /* HCLK clock selected as OSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008074:	2301      	movs	r3, #1
 8008076:	75fb      	strb	r3, [r7, #23]
      break;
 8008078:	e005      	b.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x2de>
      break;
 800807a:	bf00      	nop
 800807c:	e003      	b.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800807e:	bf00      	nop
 8008080:	58024400 	.word	0x58024400
      break;
 8008084:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008086:	7dfb      	ldrb	r3, [r7, #23]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d109      	bne.n	80080a0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800808c:	4ba3      	ldr	r3, [pc, #652]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800808e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008090:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008098:	49a0      	ldr	r1, [pc, #640]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800809a:	4313      	orrs	r3, r2
 800809c:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800809e:	e001      	b.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080a0:	7dfb      	ldrb	r3, [r7, #23]
 80080a2:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d047      	beq.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80080b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080b8:	d030      	beq.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x374>
 80080ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080be:	d82a      	bhi.n	8008116 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80080c0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80080c4:	d02c      	beq.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0x378>
 80080c6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80080ca:	d824      	bhi.n	8008116 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80080cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080d0:	d018      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 80080d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080d6:	d81e      	bhi.n	8008116 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d003      	beq.n	80080e4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80080dc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080e0:	d007      	beq.n	80080f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80080e2:	e018      	b.n	8008116 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80080e4:	4b8d      	ldr	r3, [pc, #564]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80080e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080e8:	4a8c      	ldr	r2, [pc, #560]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80080ea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80080ee:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80080f0:	e017      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	3304      	adds	r3, #4
 80080f6:	2100      	movs	r1, #0
 80080f8:	4618      	mov	r0, r3
 80080fa:	f001 fd85 	bl	8009c08 <RCCEx_PLL2_Config>
 80080fe:	4603      	mov	r3, r0
 8008100:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8008102:	e00e      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x37a>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	3324      	adds	r3, #36	@ 0x24
 8008108:	2100      	movs	r1, #0
 800810a:	4618      	mov	r0, r3
 800810c:	f001 fe2e 	bl	8009d6c <RCCEx_PLL3_Config>
 8008110:	4603      	mov	r3, r0
 8008112:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 8008114:	e005      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008116:	2301      	movs	r3, #1
 8008118:	75fb      	strb	r3, [r7, #23]
      break;
 800811a:	e002      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 800811c:	bf00      	nop
 800811e:	e000      	b.n	8008122 <HAL_RCCEx_PeriphCLKConfig+0x37a>
      break;
 8008120:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008122:	7dfb      	ldrb	r3, [r7, #23]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d109      	bne.n	800813c <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8008128:	4b7c      	ldr	r3, [pc, #496]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800812a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800812c:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008134:	4979      	ldr	r1, [pc, #484]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 8008136:	4313      	orrs	r3, r2
 8008138:	650b      	str	r3, [r1, #80]	@ 0x50
 800813a:	e001      	b.n	8008140 <HAL_RCCEx_PeriphCLKConfig+0x398>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800813c:	7dfb      	ldrb	r3, [r7, #23]
 800813e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008148:	2b00      	cmp	r3, #0
 800814a:	d049      	beq.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008150:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008154:	d02e      	beq.n	80081b4 <HAL_RCCEx_PeriphCLKConfig+0x40c>
 8008156:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800815a:	d828      	bhi.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x406>
 800815c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008160:	d02a      	beq.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0x410>
 8008162:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008166:	d822      	bhi.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x406>
 8008168:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800816c:	d026      	beq.n	80081bc <HAL_RCCEx_PeriphCLKConfig+0x414>
 800816e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008172:	d81c      	bhi.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x406>
 8008174:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008178:	d010      	beq.n	800819c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 800817a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800817e:	d816      	bhi.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x406>
 8008180:	2b00      	cmp	r3, #0
 8008182:	d01d      	beq.n	80081c0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8008184:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008188:	d111      	bne.n	80081ae <HAL_RCCEx_PeriphCLKConfig+0x406>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	3304      	adds	r3, #4
 800818e:	2101      	movs	r1, #1
 8008190:	4618      	mov	r0, r3
 8008192:	f001 fd39 	bl	8009c08 <RCCEx_PLL2_Config>
 8008196:	4603      	mov	r3, r0
 8008198:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800819a:	e012      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	3324      	adds	r3, #36	@ 0x24
 80081a0:	2101      	movs	r1, #1
 80081a2:	4618      	mov	r0, r3
 80081a4:	f001 fde2 	bl	8009d6c <RCCEx_PLL3_Config>
 80081a8:	4603      	mov	r3, r0
 80081aa:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80081ac:	e009      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	75fb      	strb	r3, [r7, #23]
      break;
 80081b2:	e006      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80081b4:	bf00      	nop
 80081b6:	e004      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80081b8:	bf00      	nop
 80081ba:	e002      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80081bc:	bf00      	nop
 80081be:	e000      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
      break;
 80081c0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80081c2:	7dfb      	ldrb	r3, [r7, #23]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d109      	bne.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0x434>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80081c8:	4b54      	ldr	r3, [pc, #336]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80081ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081cc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80081d4:	4951      	ldr	r1, [pc, #324]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80081d6:	4313      	orrs	r3, r2
 80081d8:	650b      	str	r3, [r1, #80]	@ 0x50
 80081da:	e001      	b.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x438>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081dc:	7dfb      	ldrb	r3, [r7, #23]
 80081de:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d04b      	beq.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80081f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80081f6:	d02e      	beq.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 80081f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80081fc:	d828      	bhi.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80081fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008202:	d02a      	beq.n	800825a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8008204:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008208:	d822      	bhi.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800820a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800820e:	d026      	beq.n	800825e <HAL_RCCEx_PeriphCLKConfig+0x4b6>
 8008210:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8008214:	d81c      	bhi.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8008216:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800821a:	d010      	beq.n	800823e <HAL_RCCEx_PeriphCLKConfig+0x496>
 800821c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008220:	d816      	bhi.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8008222:	2b00      	cmp	r3, #0
 8008224:	d01d      	beq.n	8008262 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8008226:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800822a:	d111      	bne.n	8008250 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	3304      	adds	r3, #4
 8008230:	2101      	movs	r1, #1
 8008232:	4618      	mov	r0, r3
 8008234:	f001 fce8 	bl	8009c08 <RCCEx_PLL2_Config>
 8008238:	4603      	mov	r3, r0
 800823a:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800823c:	e012      	b.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	3324      	adds	r3, #36	@ 0x24
 8008242:	2101      	movs	r1, #1
 8008244:	4618      	mov	r0, r3
 8008246:	f001 fd91 	bl	8009d6c <RCCEx_PLL3_Config>
 800824a:	4603      	mov	r3, r0
 800824c:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800824e:	e009      	b.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8008250:	2301      	movs	r3, #1
 8008252:	75fb      	strb	r3, [r7, #23]
      break;
 8008254:	e006      	b.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8008256:	bf00      	nop
 8008258:	e004      	b.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800825a:	bf00      	nop
 800825c:	e002      	b.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 800825e:	bf00      	nop
 8008260:	e000      	b.n	8008264 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
      break;
 8008262:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008264:	7dfb      	ldrb	r3, [r7, #23]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d10a      	bne.n	8008280 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800826a:	4b2c      	ldr	r3, [pc, #176]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800826c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800826e:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8008278:	4928      	ldr	r1, [pc, #160]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 800827a:	4313      	orrs	r3, r2
 800827c:	658b      	str	r3, [r1, #88]	@ 0x58
 800827e:	e001      	b.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008280:	7dfb      	ldrb	r3, [r7, #23]
 8008282:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800828c:	2b00      	cmp	r3, #0
 800828e:	d02f      	beq.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x548>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008294:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008298:	d00e      	beq.n	80082b8 <HAL_RCCEx_PeriphCLKConfig+0x510>
 800829a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800829e:	d814      	bhi.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x522>
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d015      	beq.n	80082d0 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80082a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082a8:	d10f      	bne.n	80082ca <HAL_RCCEx_PeriphCLKConfig+0x522>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80082aa:	4b1c      	ldr	r3, [pc, #112]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80082ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082ae:	4a1b      	ldr	r2, [pc, #108]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80082b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80082b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80082b6:	e00c      	b.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x52a>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	3304      	adds	r3, #4
 80082bc:	2101      	movs	r1, #1
 80082be:	4618      	mov	r0, r3
 80082c0:	f001 fca2 	bl	8009c08 <RCCEx_PLL2_Config>
 80082c4:	4603      	mov	r3, r0
 80082c6:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80082c8:	e003      	b.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80082ca:	2301      	movs	r3, #1
 80082cc:	75fb      	strb	r3, [r7, #23]
      break;
 80082ce:	e000      	b.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x52a>
      break;
 80082d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80082d2:	7dfb      	ldrb	r3, [r7, #23]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d109      	bne.n	80082ec <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80082d8:	4b10      	ldr	r3, [pc, #64]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80082da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082dc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80082e4:	490d      	ldr	r1, [pc, #52]	@ (800831c <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80082e6:	4313      	orrs	r3, r2
 80082e8:	650b      	str	r3, [r1, #80]	@ 0x50
 80082ea:	e001      	b.n	80082f0 <HAL_RCCEx_PeriphCLKConfig+0x548>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082ec:	7dfb      	ldrb	r3, [r7, #23]
 80082ee:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d034      	beq.n	8008366 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008300:	2b03      	cmp	r3, #3
 8008302:	d81d      	bhi.n	8008340 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8008304:	a201      	add	r2, pc, #4	@ (adr r2, 800830c <HAL_RCCEx_PeriphCLKConfig+0x564>)
 8008306:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800830a:	bf00      	nop
 800830c:	08008347 	.word	0x08008347
 8008310:	08008321 	.word	0x08008321
 8008314:	0800832f 	.word	0x0800832f
 8008318:	08008347 	.word	0x08008347
 800831c:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008320:	4bb1      	ldr	r3, [pc, #708]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008324:	4ab0      	ldr	r2, [pc, #704]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008326:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800832a:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800832c:	e00c      	b.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x5a0>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	3304      	adds	r3, #4
 8008332:	2102      	movs	r1, #2
 8008334:	4618      	mov	r0, r3
 8008336:	f001 fc67 	bl	8009c08 <RCCEx_PLL2_Config>
 800833a:	4603      	mov	r3, r0
 800833c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800833e:	e003      	b.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8008340:	2301      	movs	r3, #1
 8008342:	75fb      	strb	r3, [r7, #23]
      break;
 8008344:	e000      	b.n	8008348 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      break;
 8008346:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008348:	7dfb      	ldrb	r3, [r7, #23]
 800834a:	2b00      	cmp	r3, #0
 800834c:	d109      	bne.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800834e:	4ba6      	ldr	r3, [pc, #664]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008352:	f023 0203 	bic.w	r2, r3, #3
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800835a:	49a3      	ldr	r1, [pc, #652]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800835c:	4313      	orrs	r3, r2
 800835e:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8008360:	e001      	b.n	8008366 <HAL_RCCEx_PeriphCLKConfig+0x5be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008362:	7dfb      	ldrb	r3, [r7, #23]
 8008364:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800836e:	2b00      	cmp	r3, #0
 8008370:	f000 8086 	beq.w	8008480 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008374:	4b9d      	ldr	r3, [pc, #628]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x844>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a9c      	ldr	r2, [pc, #624]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x844>)
 800837a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800837e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008380:	f7fb fbf4 	bl	8003b6c <HAL_GetTick>
 8008384:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008386:	e009      	b.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x5f4>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008388:	f7fb fbf0 	bl	8003b6c <HAL_GetTick>
 800838c:	4602      	mov	r2, r0
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	1ad3      	subs	r3, r2, r3
 8008392:	2b64      	cmp	r3, #100	@ 0x64
 8008394:	d902      	bls.n	800839c <HAL_RCCEx_PeriphCLKConfig+0x5f4>
      {
        ret = HAL_TIMEOUT;
 8008396:	2303      	movs	r3, #3
 8008398:	75fb      	strb	r3, [r7, #23]
        break;
 800839a:	e005      	b.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x600>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800839c:	4b93      	ldr	r3, [pc, #588]	@ (80085ec <HAL_RCCEx_PeriphCLKConfig+0x844>)
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	d0ef      	beq.n	8008388 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
      }
    }

    if(ret == HAL_OK)
 80083a8:	7dfb      	ldrb	r3, [r7, #23]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d166      	bne.n	800847c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80083ae:	4b8e      	ldr	r3, [pc, #568]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80083b0:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80083b8:	4053      	eors	r3, r2
 80083ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d013      	beq.n	80083ea <HAL_RCCEx_PeriphCLKConfig+0x642>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80083c2:	4b89      	ldr	r3, [pc, #548]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80083c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80083ca:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80083cc:	4b86      	ldr	r3, [pc, #536]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80083ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083d0:	4a85      	ldr	r2, [pc, #532]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80083d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80083d6:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80083d8:	4b83      	ldr	r3, [pc, #524]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80083da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80083dc:	4a82      	ldr	r2, [pc, #520]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80083de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083e2:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80083e4:	4a80      	ldr	r2, [pc, #512]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80083f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083f4:	d115      	bne.n	8008422 <HAL_RCCEx_PeriphCLKConfig+0x67a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083f6:	f7fb fbb9 	bl	8003b6c <HAL_GetTick>
 80083fa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80083fc:	e00b      	b.n	8008416 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80083fe:	f7fb fbb5 	bl	8003b6c <HAL_GetTick>
 8008402:	4602      	mov	r2, r0
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	1ad3      	subs	r3, r2, r3
 8008408:	f241 3288 	movw	r2, #5000	@ 0x1388
 800840c:	4293      	cmp	r3, r2
 800840e:	d902      	bls.n	8008416 <HAL_RCCEx_PeriphCLKConfig+0x66e>
          {
            ret = HAL_TIMEOUT;
 8008410:	2303      	movs	r3, #3
 8008412:	75fb      	strb	r3, [r7, #23]
            break;
 8008414:	e005      	b.n	8008422 <HAL_RCCEx_PeriphCLKConfig+0x67a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008416:	4b74      	ldr	r3, [pc, #464]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008418:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800841a:	f003 0302 	and.w	r3, r3, #2
 800841e:	2b00      	cmp	r3, #0
 8008420:	d0ed      	beq.n	80083fe <HAL_RCCEx_PeriphCLKConfig+0x656>
          }
        }
      }

      if(ret == HAL_OK)
 8008422:	7dfb      	ldrb	r3, [r7, #23]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d126      	bne.n	8008476 <HAL_RCCEx_PeriphCLKConfig+0x6ce>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800842e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008432:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008436:	d10d      	bne.n	8008454 <HAL_RCCEx_PeriphCLKConfig+0x6ac>
 8008438:	4b6b      	ldr	r3, [pc, #428]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800843a:	691b      	ldr	r3, [r3, #16]
 800843c:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008446:	0919      	lsrs	r1, r3, #4
 8008448:	4b69      	ldr	r3, [pc, #420]	@ (80085f0 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800844a:	400b      	ands	r3, r1
 800844c:	4966      	ldr	r1, [pc, #408]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800844e:	4313      	orrs	r3, r2
 8008450:	610b      	str	r3, [r1, #16]
 8008452:	e005      	b.n	8008460 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
 8008454:	4b64      	ldr	r3, [pc, #400]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008456:	691b      	ldr	r3, [r3, #16]
 8008458:	4a63      	ldr	r2, [pc, #396]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 800845a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800845e:	6113      	str	r3, [r2, #16]
 8008460:	4b61      	ldr	r3, [pc, #388]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008462:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800846a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800846e:	495e      	ldr	r1, [pc, #376]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008470:	4313      	orrs	r3, r2
 8008472:	670b      	str	r3, [r1, #112]	@ 0x70
 8008474:	e004      	b.n	8008480 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008476:	7dfb      	ldrb	r3, [r7, #23]
 8008478:	75bb      	strb	r3, [r7, #22]
 800847a:	e001      	b.n	8008480 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800847c:	7dfb      	ldrb	r3, [r7, #23]
 800847e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f003 0301 	and.w	r3, r3, #1
 8008488:	2b00      	cmp	r3, #0
 800848a:	d07e      	beq.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x7e2>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008490:	2b28      	cmp	r3, #40	@ 0x28
 8008492:	d867      	bhi.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
 8008494:	a201      	add	r2, pc, #4	@ (adr r2, 800849c <HAL_RCCEx_PeriphCLKConfig+0x6f4>)
 8008496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800849a:	bf00      	nop
 800849c:	0800856b 	.word	0x0800856b
 80084a0:	08008565 	.word	0x08008565
 80084a4:	08008565 	.word	0x08008565
 80084a8:	08008565 	.word	0x08008565
 80084ac:	08008565 	.word	0x08008565
 80084b0:	08008565 	.word	0x08008565
 80084b4:	08008565 	.word	0x08008565
 80084b8:	08008565 	.word	0x08008565
 80084bc:	08008541 	.word	0x08008541
 80084c0:	08008565 	.word	0x08008565
 80084c4:	08008565 	.word	0x08008565
 80084c8:	08008565 	.word	0x08008565
 80084cc:	08008565 	.word	0x08008565
 80084d0:	08008565 	.word	0x08008565
 80084d4:	08008565 	.word	0x08008565
 80084d8:	08008565 	.word	0x08008565
 80084dc:	08008553 	.word	0x08008553
 80084e0:	08008565 	.word	0x08008565
 80084e4:	08008565 	.word	0x08008565
 80084e8:	08008565 	.word	0x08008565
 80084ec:	08008565 	.word	0x08008565
 80084f0:	08008565 	.word	0x08008565
 80084f4:	08008565 	.word	0x08008565
 80084f8:	08008565 	.word	0x08008565
 80084fc:	0800856b 	.word	0x0800856b
 8008500:	08008565 	.word	0x08008565
 8008504:	08008565 	.word	0x08008565
 8008508:	08008565 	.word	0x08008565
 800850c:	08008565 	.word	0x08008565
 8008510:	08008565 	.word	0x08008565
 8008514:	08008565 	.word	0x08008565
 8008518:	08008565 	.word	0x08008565
 800851c:	0800856b 	.word	0x0800856b
 8008520:	08008565 	.word	0x08008565
 8008524:	08008565 	.word	0x08008565
 8008528:	08008565 	.word	0x08008565
 800852c:	08008565 	.word	0x08008565
 8008530:	08008565 	.word	0x08008565
 8008534:	08008565 	.word	0x08008565
 8008538:	08008565 	.word	0x08008565
 800853c:	0800856b 	.word	0x0800856b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	3304      	adds	r3, #4
 8008544:	2101      	movs	r1, #1
 8008546:	4618      	mov	r0, r3
 8008548:	f001 fb5e 	bl	8009c08 <RCCEx_PLL2_Config>
 800854c:	4603      	mov	r3, r0
 800854e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008550:	e00c      	b.n	800856c <HAL_RCCEx_PeriphCLKConfig+0x7c4>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	3324      	adds	r3, #36	@ 0x24
 8008556:	2101      	movs	r1, #1
 8008558:	4618      	mov	r0, r3
 800855a:	f001 fc07 	bl	8009d6c <RCCEx_PLL3_Config>
 800855e:	4603      	mov	r3, r0
 8008560:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8008562:	e003      	b.n	800856c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	75fb      	strb	r3, [r7, #23]
      break;
 8008568:	e000      	b.n	800856c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
      break;
 800856a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800856c:	7dfb      	ldrb	r3, [r7, #23]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d109      	bne.n	8008586 <HAL_RCCEx_PeriphCLKConfig+0x7de>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8008572:	4b1d      	ldr	r3, [pc, #116]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008576:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800857e:	491a      	ldr	r1, [pc, #104]	@ (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x840>)
 8008580:	4313      	orrs	r3, r2
 8008582:	654b      	str	r3, [r1, #84]	@ 0x54
 8008584:	e001      	b.n	800858a <HAL_RCCEx_PeriphCLKConfig+0x7e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008586:	7dfb      	ldrb	r3, [r7, #23]
 8008588:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f003 0302 	and.w	r3, r3, #2
 8008592:	2b00      	cmp	r3, #0
 8008594:	d03e      	beq.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x86c>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800859a:	2b05      	cmp	r3, #5
 800859c:	d820      	bhi.n	80085e0 <HAL_RCCEx_PeriphCLKConfig+0x838>
 800859e:	a201      	add	r2, pc, #4	@ (adr r2, 80085a4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>)
 80085a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085a4:	080085f5 	.word	0x080085f5
 80085a8:	080085bd 	.word	0x080085bd
 80085ac:	080085cf 	.word	0x080085cf
 80085b0:	080085f5 	.word	0x080085f5
 80085b4:	080085f5 	.word	0x080085f5
 80085b8:	080085f5 	.word	0x080085f5
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	3304      	adds	r3, #4
 80085c0:	2101      	movs	r1, #1
 80085c2:	4618      	mov	r0, r3
 80085c4:	f001 fb20 	bl	8009c08 <RCCEx_PLL2_Config>
 80085c8:	4603      	mov	r3, r0
 80085ca:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80085cc:	e013      	b.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x84e>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	3324      	adds	r3, #36	@ 0x24
 80085d2:	2101      	movs	r1, #1
 80085d4:	4618      	mov	r0, r3
 80085d6:	f001 fbc9 	bl	8009d6c <RCCEx_PLL3_Config>
 80085da:	4603      	mov	r3, r0
 80085dc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 80085de:	e00a      	b.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80085e0:	2301      	movs	r3, #1
 80085e2:	75fb      	strb	r3, [r7, #23]
      break;
 80085e4:	e007      	b.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x84e>
 80085e6:	bf00      	nop
 80085e8:	58024400 	.word	0x58024400
 80085ec:	58024800 	.word	0x58024800
 80085f0:	00ffffcf 	.word	0x00ffffcf
      break;
 80085f4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80085f6:	7dfb      	ldrb	r3, [r7, #23]
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d109      	bne.n	8008610 <HAL_RCCEx_PeriphCLKConfig+0x868>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80085fc:	4b9f      	ldr	r3, [pc, #636]	@ (800887c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80085fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008600:	f023 0207 	bic.w	r2, r3, #7
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008608:	499c      	ldr	r1, [pc, #624]	@ (800887c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800860a:	4313      	orrs	r3, r2
 800860c:	654b      	str	r3, [r1, #84]	@ 0x54
 800860e:	e001      	b.n	8008614 <HAL_RCCEx_PeriphCLKConfig+0x86c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008610:	7dfb      	ldrb	r3, [r7, #23]
 8008612:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f003 0304 	and.w	r3, r3, #4
 800861c:	2b00      	cmp	r3, #0
 800861e:	d039      	beq.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008626:	2b05      	cmp	r3, #5
 8008628:	d820      	bhi.n	800866c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
 800862a:	a201      	add	r2, pc, #4	@ (adr r2, 8008630 <HAL_RCCEx_PeriphCLKConfig+0x888>)
 800862c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008630:	08008673 	.word	0x08008673
 8008634:	08008649 	.word	0x08008649
 8008638:	0800865b 	.word	0x0800865b
 800863c:	08008673 	.word	0x08008673
 8008640:	08008673 	.word	0x08008673
 8008644:	08008673 	.word	0x08008673
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	3304      	adds	r3, #4
 800864c:	2101      	movs	r1, #1
 800864e:	4618      	mov	r0, r3
 8008650:	f001 fada 	bl	8009c08 <RCCEx_PLL2_Config>
 8008654:	4603      	mov	r3, r0
 8008656:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8008658:	e00c      	b.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x8cc>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	3324      	adds	r3, #36	@ 0x24
 800865e:	2101      	movs	r1, #1
 8008660:	4618      	mov	r0, r3
 8008662:	f001 fb83 	bl	8009d6c <RCCEx_PLL3_Config>
 8008666:	4603      	mov	r3, r0
 8008668:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800866a:	e003      	b.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800866c:	2301      	movs	r3, #1
 800866e:	75fb      	strb	r3, [r7, #23]
      break;
 8008670:	e000      	b.n	8008674 <HAL_RCCEx_PeriphCLKConfig+0x8cc>
      break;
 8008672:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008674:	7dfb      	ldrb	r3, [r7, #23]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d10a      	bne.n	8008690 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800867a:	4b80      	ldr	r3, [pc, #512]	@ (800887c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800867c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800867e:	f023 0207 	bic.w	r2, r3, #7
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008688:	497c      	ldr	r1, [pc, #496]	@ (800887c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800868a:	4313      	orrs	r3, r2
 800868c:	658b      	str	r3, [r1, #88]	@ 0x58
 800868e:	e001      	b.n	8008694 <HAL_RCCEx_PeriphCLKConfig+0x8ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008690:	7dfb      	ldrb	r3, [r7, #23]
 8008692:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f003 0320 	and.w	r3, r3, #32
 800869c:	2b00      	cmp	r3, #0
 800869e:	d04b      	beq.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x990>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086aa:	d02e      	beq.n	800870a <HAL_RCCEx_PeriphCLKConfig+0x962>
 80086ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80086b0:	d828      	bhi.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80086b2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086b6:	d02a      	beq.n	800870e <HAL_RCCEx_PeriphCLKConfig+0x966>
 80086b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086bc:	d822      	bhi.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80086be:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80086c2:	d026      	beq.n	8008712 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 80086c4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80086c8:	d81c      	bhi.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80086ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086ce:	d010      	beq.n	80086f2 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 80086d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086d4:	d816      	bhi.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d01d      	beq.n	8008716 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 80086da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086de:	d111      	bne.n	8008704 <HAL_RCCEx_PeriphCLKConfig+0x95c>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	3304      	adds	r3, #4
 80086e4:	2100      	movs	r1, #0
 80086e6:	4618      	mov	r0, r3
 80086e8:	f001 fa8e 	bl	8009c08 <RCCEx_PLL2_Config>
 80086ec:	4603      	mov	r3, r0
 80086ee:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 80086f0:	e012      	b.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x970>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	3324      	adds	r3, #36	@ 0x24
 80086f6:	2102      	movs	r1, #2
 80086f8:	4618      	mov	r0, r3
 80086fa:	f001 fb37 	bl	8009d6c <RCCEx_PLL3_Config>
 80086fe:	4603      	mov	r3, r0
 8008700:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8008702:	e009      	b.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x970>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008704:	2301      	movs	r3, #1
 8008706:	75fb      	strb	r3, [r7, #23]
      break;
 8008708:	e006      	b.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800870a:	bf00      	nop
 800870c:	e004      	b.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 800870e:	bf00      	nop
 8008710:	e002      	b.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8008712:	bf00      	nop
 8008714:	e000      	b.n	8008718 <HAL_RCCEx_PeriphCLKConfig+0x970>
      break;
 8008716:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008718:	7dfb      	ldrb	r3, [r7, #23]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d10a      	bne.n	8008734 <HAL_RCCEx_PeriphCLKConfig+0x98c>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800871e:	4b57      	ldr	r3, [pc, #348]	@ (800887c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008722:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800872c:	4953      	ldr	r1, [pc, #332]	@ (800887c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 800872e:	4313      	orrs	r3, r2
 8008730:	654b      	str	r3, [r1, #84]	@ 0x54
 8008732:	e001      	b.n	8008738 <HAL_RCCEx_PeriphCLKConfig+0x990>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008734:	7dfb      	ldrb	r3, [r7, #23]
 8008736:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008740:	2b00      	cmp	r3, #0
 8008742:	d04b      	beq.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0xa34>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800874a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800874e:	d02e      	beq.n	80087ae <HAL_RCCEx_PeriphCLKConfig+0xa06>
 8008750:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008754:	d828      	bhi.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8008756:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800875a:	d02a      	beq.n	80087b2 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
 800875c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008760:	d822      	bhi.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 8008762:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008766:	d026      	beq.n	80087b6 <HAL_RCCEx_PeriphCLKConfig+0xa0e>
 8008768:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800876c:	d81c      	bhi.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800876e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008772:	d010      	beq.n	8008796 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
 8008774:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008778:	d816      	bhi.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
 800877a:	2b00      	cmp	r3, #0
 800877c:	d01d      	beq.n	80087ba <HAL_RCCEx_PeriphCLKConfig+0xa12>
 800877e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008782:	d111      	bne.n	80087a8 <HAL_RCCEx_PeriphCLKConfig+0xa00>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	3304      	adds	r3, #4
 8008788:	2100      	movs	r1, #0
 800878a:	4618      	mov	r0, r3
 800878c:	f001 fa3c 	bl	8009c08 <RCCEx_PLL2_Config>
 8008790:	4603      	mov	r3, r0
 8008792:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8008794:	e012      	b.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0xa14>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	3324      	adds	r3, #36	@ 0x24
 800879a:	2102      	movs	r1, #2
 800879c:	4618      	mov	r0, r3
 800879e:	f001 fae5 	bl	8009d6c <RCCEx_PLL3_Config>
 80087a2:	4603      	mov	r3, r0
 80087a4:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 80087a6:	e009      	b.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0xa14>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80087a8:	2301      	movs	r3, #1
 80087aa:	75fb      	strb	r3, [r7, #23]
      break;
 80087ac:	e006      	b.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80087ae:	bf00      	nop
 80087b0:	e004      	b.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80087b2:	bf00      	nop
 80087b4:	e002      	b.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80087b6:	bf00      	nop
 80087b8:	e000      	b.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0xa14>
      break;
 80087ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 80087bc:	7dfb      	ldrb	r3, [r7, #23]
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d10a      	bne.n	80087d8 <HAL_RCCEx_PeriphCLKConfig+0xa30>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80087c2:	4b2e      	ldr	r3, [pc, #184]	@ (800887c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80087c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087c6:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80087d0:	492a      	ldr	r1, [pc, #168]	@ (800887c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 80087d2:	4313      	orrs	r3, r2
 80087d4:	658b      	str	r3, [r1, #88]	@ 0x58
 80087d6:	e001      	b.n	80087dc <HAL_RCCEx_PeriphCLKConfig+0xa34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087d8:	7dfb      	ldrb	r3, [r7, #23]
 80087da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d04d      	beq.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0xadc>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80087ee:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80087f2:	d02e      	beq.n	8008852 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 80087f4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80087f8:	d828      	bhi.n	800884c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 80087fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087fe:	d02a      	beq.n	8008856 <HAL_RCCEx_PeriphCLKConfig+0xaae>
 8008800:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008804:	d822      	bhi.n	800884c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008806:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800880a:	d026      	beq.n	800885a <HAL_RCCEx_PeriphCLKConfig+0xab2>
 800880c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008810:	d81c      	bhi.n	800884c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 8008812:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008816:	d010      	beq.n	800883a <HAL_RCCEx_PeriphCLKConfig+0xa92>
 8008818:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800881c:	d816      	bhi.n	800884c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
 800881e:	2b00      	cmp	r3, #0
 8008820:	d01d      	beq.n	800885e <HAL_RCCEx_PeriphCLKConfig+0xab6>
 8008822:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008826:	d111      	bne.n	800884c <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	3304      	adds	r3, #4
 800882c:	2100      	movs	r1, #0
 800882e:	4618      	mov	r0, r3
 8008830:	f001 f9ea 	bl	8009c08 <RCCEx_PLL2_Config>
 8008834:	4603      	mov	r3, r0
 8008836:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8008838:	e012      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0xab8>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	3324      	adds	r3, #36	@ 0x24
 800883e:	2102      	movs	r1, #2
 8008840:	4618      	mov	r0, r3
 8008842:	f001 fa93 	bl	8009d6c <RCCEx_PLL3_Config>
 8008846:	4603      	mov	r3, r0
 8008848:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800884a:	e009      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800884c:	2301      	movs	r3, #1
 800884e:	75fb      	strb	r3, [r7, #23]
      break;
 8008850:	e006      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8008852:	bf00      	nop
 8008854:	e004      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 8008856:	bf00      	nop
 8008858:	e002      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800885a:	bf00      	nop
 800885c:	e000      	b.n	8008860 <HAL_RCCEx_PeriphCLKConfig+0xab8>
      break;
 800885e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008860:	7dfb      	ldrb	r3, [r7, #23]
 8008862:	2b00      	cmp	r3, #0
 8008864:	d10c      	bne.n	8008880 <HAL_RCCEx_PeriphCLKConfig+0xad8>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8008866:	4b05      	ldr	r3, [pc, #20]	@ (800887c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800886a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008874:	4901      	ldr	r1, [pc, #4]	@ (800887c <HAL_RCCEx_PeriphCLKConfig+0xad4>)
 8008876:	4313      	orrs	r3, r2
 8008878:	658b      	str	r3, [r1, #88]	@ 0x58
 800887a:	e003      	b.n	8008884 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800887c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008880:	7dfb      	ldrb	r3, [r7, #23]
 8008882:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	f003 0308 	and.w	r3, r3, #8
 800888c:	2b00      	cmp	r3, #0
 800888e:	d018      	beq.n	80088c2 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection )== RCC_I2C1235CLKSOURCE_PLL3 )
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008894:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008898:	d10a      	bne.n	80088b0 <HAL_RCCEx_PeriphCLKConfig+0xb08>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	3324      	adds	r3, #36	@ 0x24
 800889e:	2102      	movs	r1, #2
 80088a0:	4618      	mov	r0, r3
 80088a2:	f001 fa63 	bl	8009d6c <RCCEx_PLL3_Config>
 80088a6:	4603      	mov	r3, r0
 80088a8:	2b00      	cmp	r3, #0
 80088aa:	d001      	beq.n	80088b0 <HAL_RCCEx_PeriphCLKConfig+0xb08>
        {
          status = HAL_ERROR;
 80088ac:	2301      	movs	r3, #1
 80088ae:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 80088b0:	4b8a      	ldr	r3, [pc, #552]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80088b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088b4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80088bc:	4987      	ldr	r1, [pc, #540]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80088be:	4313      	orrs	r3, r2
 80088c0:	654b      	str	r3, [r1, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f003 0310 	and.w	r3, r3, #16
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d01a      	beq.n	8008904 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088d8:	d10a      	bne.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	3324      	adds	r3, #36	@ 0x24
 80088de:	2102      	movs	r1, #2
 80088e0:	4618      	mov	r0, r3
 80088e2:	f001 fa43 	bl	8009d6c <RCCEx_PLL3_Config>
 80088e6:	4603      	mov	r3, r0
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d001      	beq.n	80088f0 <HAL_RCCEx_PeriphCLKConfig+0xb48>
      {
        status = HAL_ERROR;
 80088ec:	2301      	movs	r3, #1
 80088ee:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80088f0:	4b7a      	ldr	r3, [pc, #488]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80088f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80088fe:	4977      	ldr	r1, [pc, #476]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8008900:	4313      	orrs	r3, r2
 8008902:	658b      	str	r3, [r1, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800890c:	2b00      	cmp	r3, #0
 800890e:	d034      	beq.n	800897a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008916:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800891a:	d01d      	beq.n	8008958 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800891c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008920:	d817      	bhi.n	8008952 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
 8008922:	2b00      	cmp	r3, #0
 8008924:	d003      	beq.n	800892e <HAL_RCCEx_PeriphCLKConfig+0xb86>
 8008926:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800892a:	d009      	beq.n	8008940 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800892c:	e011      	b.n	8008952 <HAL_RCCEx_PeriphCLKConfig+0xbaa>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	3304      	adds	r3, #4
 8008932:	2100      	movs	r1, #0
 8008934:	4618      	mov	r0, r3
 8008936:	f001 f967 	bl	8009c08 <RCCEx_PLL2_Config>
 800893a:	4603      	mov	r3, r0
 800893c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800893e:	e00c      	b.n	800895a <HAL_RCCEx_PeriphCLKConfig+0xbb2>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	3324      	adds	r3, #36	@ 0x24
 8008944:	2102      	movs	r1, #2
 8008946:	4618      	mov	r0, r3
 8008948:	f001 fa10 	bl	8009d6c <RCCEx_PLL3_Config>
 800894c:	4603      	mov	r3, r0
 800894e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8008950:	e003      	b.n	800895a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008952:	2301      	movs	r3, #1
 8008954:	75fb      	strb	r3, [r7, #23]
      break;
 8008956:	e000      	b.n	800895a <HAL_RCCEx_PeriphCLKConfig+0xbb2>
      break;
 8008958:	bf00      	nop
    }

    if(ret == HAL_OK)
 800895a:	7dfb      	ldrb	r3, [r7, #23]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d10a      	bne.n	8008976 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8008960:	4b5e      	ldr	r3, [pc, #376]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8008962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008964:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800896e:	495b      	ldr	r1, [pc, #364]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8008970:	4313      	orrs	r3, r2
 8008972:	658b      	str	r3, [r1, #88]	@ 0x58
 8008974:	e001      	b.n	800897a <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008976:	7dfb      	ldrb	r3, [r7, #23]
 8008978:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8008982:	2b00      	cmp	r3, #0
 8008984:	d033      	beq.n	80089ee <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800898c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008990:	d01c      	beq.n	80089cc <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8008992:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008996:	d816      	bhi.n	80089c6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8008998:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800899c:	d003      	beq.n	80089a6 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 800899e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80089a2:	d007      	beq.n	80089b4 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
 80089a4:	e00f      	b.n	80089c6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089a6:	4b4d      	ldr	r3, [pc, #308]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80089a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089aa:	4a4c      	ldr	r2, [pc, #304]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80089ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089b0:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 80089b2:	e00c      	b.n	80089ce <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	3324      	adds	r3, #36	@ 0x24
 80089b8:	2101      	movs	r1, #1
 80089ba:	4618      	mov	r0, r3
 80089bc:	f001 f9d6 	bl	8009d6c <RCCEx_PLL3_Config>
 80089c0:	4603      	mov	r3, r0
 80089c2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 80089c4:	e003      	b.n	80089ce <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80089c6:	2301      	movs	r3, #1
 80089c8:	75fb      	strb	r3, [r7, #23]
      break;
 80089ca:	e000      	b.n	80089ce <HAL_RCCEx_PeriphCLKConfig+0xc26>
      break;
 80089cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80089ce:	7dfb      	ldrb	r3, [r7, #23]
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d10a      	bne.n	80089ea <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80089d4:	4b41      	ldr	r3, [pc, #260]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80089d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089d8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80089e2:	493e      	ldr	r1, [pc, #248]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 80089e4:	4313      	orrs	r3, r2
 80089e6:	654b      	str	r3, [r1, #84]	@ 0x54
 80089e8:	e001      	b.n	80089ee <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80089ea:	7dfb      	ldrb	r3, [r7, #23]
 80089ec:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d029      	beq.n	8008a4e <HAL_RCCEx_PeriphCLKConfig+0xca6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d003      	beq.n	8008a0a <HAL_RCCEx_PeriphCLKConfig+0xc62>
 8008a02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a06:	d007      	beq.n	8008a18 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8008a08:	e00f      	b.n	8008a2a <HAL_RCCEx_PeriphCLKConfig+0xc82>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a0a:	4b34      	ldr	r3, [pc, #208]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8008a0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a0e:	4a33      	ldr	r2, [pc, #204]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8008a10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a14:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008a16:	e00b      	b.n	8008a30 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	3304      	adds	r3, #4
 8008a1c:	2102      	movs	r1, #2
 8008a1e:	4618      	mov	r0, r3
 8008a20:	f001 f8f2 	bl	8009c08 <RCCEx_PLL2_Config>
 8008a24:	4603      	mov	r3, r0
 8008a26:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8008a28:	e002      	b.n	8008a30 <HAL_RCCEx_PeriphCLKConfig+0xc88>

    default:
      ret = HAL_ERROR;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	75fb      	strb	r3, [r7, #23]
      break;
 8008a2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008a30:	7dfb      	ldrb	r3, [r7, #23]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d109      	bne.n	8008a4a <HAL_RCCEx_PeriphCLKConfig+0xca2>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008a36:	4b29      	ldr	r3, [pc, #164]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8008a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a3a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008a42:	4926      	ldr	r1, [pc, #152]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8008a44:	4313      	orrs	r3, r2
 8008a46:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8008a48:	e001      	b.n	8008a4e <HAL_RCCEx_PeriphCLKConfig+0xca6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a4a:	7dfb      	ldrb	r3, [r7, #23]
 8008a4c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d00a      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	3324      	adds	r3, #36	@ 0x24
 8008a5e:	2102      	movs	r1, #2
 8008a60:	4618      	mov	r0, r3
 8008a62:	f001 f983 	bl	8009d6c <RCCEx_PLL3_Config>
 8008a66:	4603      	mov	r3, r0
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d001      	beq.n	8008a70 <HAL_RCCEx_PeriphCLKConfig+0xcc8>
    {
      status=HAL_ERROR;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d033      	beq.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {

    switch(PeriphClkInit->RngClockSelection)
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008a80:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a84:	d017      	beq.n	8008ab6 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
 8008a86:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008a8a:	d811      	bhi.n	8008ab0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8008a8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a90:	d013      	beq.n	8008aba <HAL_RCCEx_PeriphCLKConfig+0xd12>
 8008a92:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a96:	d80b      	bhi.n	8008ab0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d010      	beq.n	8008abe <HAL_RCCEx_PeriphCLKConfig+0xd16>
 8008a9c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008aa0:	d106      	bne.n	8008ab0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8008aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008aa6:	4a0d      	ldr	r2, [pc, #52]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8008aa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008aac:	62d3      	str	r3, [r2, #44]	@ 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8008aae:	e007      	b.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	75fb      	strb	r3, [r7, #23]
      break;
 8008ab4:	e004      	b.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 8008ab6:	bf00      	nop
 8008ab8:	e002      	b.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 8008aba:	bf00      	nop
 8008abc:	e000      	b.n	8008ac0 <HAL_RCCEx_PeriphCLKConfig+0xd18>
      break;
 8008abe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8008ac0:	7dfb      	ldrb	r3, [r7, #23]
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d10c      	bne.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0xd38>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008ac6:	4b05      	ldr	r3, [pc, #20]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8008ac8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008aca:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008ad2:	4902      	ldr	r1, [pc, #8]	@ (8008adc <HAL_RCCEx_PeriphCLKConfig+0xd34>)
 8008ad4:	4313      	orrs	r3, r2
 8008ad6:	654b      	str	r3, [r1, #84]	@ 0x54
 8008ad8:	e004      	b.n	8008ae4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
 8008ada:	bf00      	nop
 8008adc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008ae0:	7dfb      	ldrb	r3, [r7, #23]
 8008ae2:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d008      	beq.n	8008b02 <HAL_RCCEx_PeriphCLKConfig+0xd5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008af0:	4b29      	ldr	r3, [pc, #164]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008af2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008af4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008afc:	4926      	ldr	r1, [pc, #152]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008afe:	4313      	orrs	r3, r2
 8008b00:	650b      	str	r3, [r1, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d008      	beq.n	8008b20 <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008b0e:	4b22      	ldr	r3, [pc, #136]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008b10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b12:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008b1a:	491f      	ldr	r1, [pc, #124]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008b1c:	4313      	orrs	r3, r2
 8008b1e:	650b      	str	r3, [r1, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d00d      	beq.n	8008b48 <HAL_RCCEx_PeriphCLKConfig+0xda0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008b2c:	4b1a      	ldr	r3, [pc, #104]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008b2e:	691b      	ldr	r3, [r3, #16]
 8008b30:	4a19      	ldr	r2, [pc, #100]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008b32:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008b36:	6113      	str	r3, [r2, #16]
 8008b38:	4b17      	ldr	r3, [pc, #92]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008b3a:	691a      	ldr	r2, [r3, #16]
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008b42:	4915      	ldr	r1, [pc, #84]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008b44:	4313      	orrs	r3, r2
 8008b46:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	da08      	bge.n	8008b62 <HAL_RCCEx_PeriphCLKConfig+0xdba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008b50:	4b11      	ldr	r3, [pc, #68]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008b52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b54:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b5c:	490e      	ldr	r1, [pc, #56]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d009      	beq.n	8008b82 <HAL_RCCEx_PeriphCLKConfig+0xdda>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b72:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008b7c:	4906      	ldr	r1, [pc, #24]	@ (8008b98 <HAL_RCCEx_PeriphCLKConfig+0xdf0>)
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  if (status == HAL_OK)
 8008b82:	7dbb      	ldrb	r3, [r7, #22]
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d101      	bne.n	8008b8c <HAL_RCCEx_PeriphCLKConfig+0xde4>
  {
    return HAL_OK;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	e000      	b.n	8008b8e <HAL_RCCEx_PeriphCLKConfig+0xde6>
  }
  return HAL_ERROR;
 8008b8c:	2301      	movs	r3, #1
}
 8008b8e:	4618      	mov	r0, r3
 8008b90:	3718      	adds	r7, #24
 8008b92:	46bd      	mov	sp, r7
 8008b94:	bd80      	pop	{r7, pc}
 8008b96:	bf00      	nop
 8008b98:	58024400 	.word	0x58024400

08008b9c <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b090      	sub	sp, #64	@ 0x40
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008baa:	f040 8089 	bne.w	8008cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
    {

      saiclocksource= __HAL_RCC_GET_SAI1_SOURCE();
 8008bae:	4b95      	ldr	r3, [pc, #596]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008bb0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bb2:	f003 0307 	and.w	r3, r3, #7
 8008bb6:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (saiclocksource)
 8008bb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bba:	2b04      	cmp	r3, #4
 8008bbc:	d87d      	bhi.n	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 8008bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8008bc4 <HAL_RCCEx_GetPeriphCLKFreq+0x28>)
 8008bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bc4:	08008bd9 	.word	0x08008bd9
 8008bc8:	08008bfd 	.word	0x08008bfd
 8008bcc:	08008c21 	.word	0x08008c21
 8008bd0:	08008cb5 	.word	0x08008cb5
 8008bd4:	08008c45 	.word	0x08008c45
      {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008bd8:	4b8a      	ldr	r3, [pc, #552]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008be0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008be4:	d107      	bne.n	8008bf6 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
         {
           HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008be6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008bea:	4618      	mov	r0, r3
 8008bec:	f000 feba 	bl	8009964 <HAL_RCCEx_GetPLL1ClockFreq>
           frequency = pll1_clocks.PLL1_Q_Frequency;
 8008bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008bf4:	e3ef      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008bfa:	e3ec      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008bfc:	4b81      	ldr	r3, [pc, #516]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008c04:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008c08:	d107      	bne.n	8008c1a <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008c0a:	f107 0318 	add.w	r3, r7, #24
 8008c0e:	4618      	mov	r0, r3
 8008c10:	f000 fc00 	bl	8009414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008c14:	69bb      	ldr	r3, [r7, #24]
 8008c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008c18:	e3dd      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008c1e:	e3da      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008c20:	4b78      	ldr	r3, [pc, #480]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008c28:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008c2c:	d107      	bne.n	8008c3e <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008c2e:	f107 030c 	add.w	r3, r7, #12
 8008c32:	4618      	mov	r0, r3
 8008c34:	f000 fd42 	bl	80096bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008c3c:	e3cb      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008c42:	e3c8      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008c44:	4b6f      	ldr	r3, [pc, #444]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008c46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c48:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008c4c:	637b      	str	r3, [r7, #52]	@ 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008c4e:	4b6d      	ldr	r3, [pc, #436]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f003 0304 	and.w	r3, r3, #4
 8008c56:	2b04      	cmp	r3, #4
 8008c58:	d10c      	bne.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
 8008c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d109      	bne.n	8008c74 <HAL_RCCEx_GetPeriphCLKFreq+0xd8>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008c60:	4b68      	ldr	r3, [pc, #416]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	08db      	lsrs	r3, r3, #3
 8008c66:	f003 0303 	and.w	r3, r3, #3
 8008c6a:	4a67      	ldr	r2, [pc, #412]	@ (8008e08 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 8008c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8008c70:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c72:	e01e      	b.n	8008cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008c74:	4b63      	ldr	r3, [pc, #396]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008c7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008c80:	d106      	bne.n	8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8008c82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c88:	d102      	bne.n	8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008c8a:	4b60      	ldr	r3, [pc, #384]	@ (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008c8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008c8e:	e010      	b.n	8008cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008c90:	4b5c      	ldr	r3, [pc, #368]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c98:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008c9c:	d106      	bne.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8008c9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ca0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ca4:	d102      	bne.n	8008cac <HAL_RCCEx_GetPeriphCLKFreq+0x110>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008ca6:	4b5a      	ldr	r3, [pc, #360]	@ (8008e10 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008caa:	e002      	b.n	8008cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008cac:	2300      	movs	r3, #0
 8008cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }

          break;
 8008cb0:	e391      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008cb2:	e390      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008cb4:	4b57      	ldr	r3, [pc, #348]	@ (8008e14 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008cb8:	e38d      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      default :
        {
          frequency = 0;
 8008cba:	2300      	movs	r3, #0
 8008cbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008cbe:	e38a      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
      }
    }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cc6:	f040 80a7 	bne.w	8008e18 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {

      saiclocksource= __HAL_RCC_GET_SAI4A_SOURCE();
 8008cca:	4b4e      	ldr	r3, [pc, #312]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008cce:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008cd2:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (saiclocksource)
 8008cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cd6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008cda:	d054      	beq.n	8008d86 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8008cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cde:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ce2:	f200 808b 	bhi.w	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8008ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ce8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008cec:	f000 8083 	beq.w	8008df6 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8008cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8008cf6:	f200 8081 	bhi.w	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8008cfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008d00:	d02f      	beq.n	8008d62 <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
 8008d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d04:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008d08:	d878      	bhi.n	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0x260>
 8008d0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d004      	beq.n	8008d1a <HAL_RCCEx_GetPeriphCLKFreq+0x17e>
 8008d10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d12:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008d16:	d012      	beq.n	8008d3e <HAL_RCCEx_GetPeriphCLKFreq+0x1a2>
 8008d18:	e070      	b.n	8008dfc <HAL_RCCEx_GetPeriphCLKFreq+0x260>
      {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008d1a:	4b3a      	ldr	r3, [pc, #232]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d22:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008d26:	d107      	bne.n	8008d38 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f000 fe19 	bl	8009964 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008d32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d34:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008d36:	e34e      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8008d38:	2300      	movs	r3, #0
 8008d3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008d3c:	e34b      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008d3e:	4b31      	ldr	r3, [pc, #196]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008d46:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008d4a:	d107      	bne.n	8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d4c:	f107 0318 	add.w	r3, r7, #24
 8008d50:	4618      	mov	r0, r3
 8008d52:	f000 fb5f 	bl	8009414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008d56:	69bb      	ldr	r3, [r7, #24]
 8008d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008d5a:	e33c      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008d60:	e339      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008d62:	4b28      	ldr	r3, [pc, #160]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008d6a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008d6e:	d107      	bne.n	8008d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d70:	f107 030c 	add.w	r3, r7, #12
 8008d74:	4618      	mov	r0, r3
 8008d76:	f000 fca1 	bl	80096bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008d7e:	e32a      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8008d80:	2300      	movs	r3, #0
 8008d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008d84:	e327      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008d86:	4b1f      	ldr	r3, [pc, #124]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008d8a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008d8e:	637b      	str	r3, [r7, #52]	@ 0x34

          if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008d90:	4b1c      	ldr	r3, [pc, #112]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	f003 0304 	and.w	r3, r3, #4
 8008d98:	2b04      	cmp	r3, #4
 8008d9a:	d10c      	bne.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
 8008d9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d109      	bne.n	8008db6 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008da2:	4b18      	ldr	r3, [pc, #96]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	08db      	lsrs	r3, r3, #3
 8008da8:	f003 0303 	and.w	r3, r3, #3
 8008dac:	4a16      	ldr	r2, [pc, #88]	@ (8008e08 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>)
 8008dae:	fa22 f303 	lsr.w	r3, r2, r3
 8008db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008db4:	e01e      	b.n	8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008db6:	4b13      	ldr	r3, [pc, #76]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008dbe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dc2:	d106      	bne.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 8008dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008dc6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008dca:	d102      	bne.n	8008dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8008e0c <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 8008dce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008dd0:	e010      	b.n	8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008dd2:	4b0c      	ldr	r3, [pc, #48]	@ (8008e04 <HAL_RCCEx_GetPeriphCLKFreq+0x268>)
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008dda:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008dde:	d106      	bne.n	8008dee <HAL_RCCEx_GetPeriphCLKFreq+0x252>
 8008de0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008de2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008de6:	d102      	bne.n	8008dee <HAL_RCCEx_GetPeriphCLKFreq+0x252>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008de8:	4b09      	ldr	r3, [pc, #36]	@ (8008e10 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 8008dea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008dec:	e002      	b.n	8008df4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008dee:	2300      	movs	r3, #0
 8008df0:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }

          break;
 8008df2:	e2f0      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008df4:	e2ef      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008df6:	4b07      	ldr	r3, [pc, #28]	@ (8008e14 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 8008df8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008dfa:	e2ec      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      default :
        {
          frequency = 0;
 8008dfc:	2300      	movs	r3, #0
 8008dfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008e00:	e2e9      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008e02:	bf00      	nop
 8008e04:	58024400 	.word	0x58024400
 8008e08:	03d09000 	.word	0x03d09000
 8008e0c:	003d0900 	.word	0x003d0900
 8008e10:	02faf080 	.word	0x02faf080
 8008e14:	00bb8000 	.word	0x00bb8000
        }
      }
    }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008e1e:	f040 809c 	bne.w	8008f5a <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
    {

      saiclocksource= __HAL_RCC_GET_SAI4B_SOURCE();
 8008e22:	4b9d      	ldr	r3, [pc, #628]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e26:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8008e2a:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (saiclocksource)
 8008e2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e2e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008e32:	d054      	beq.n	8008ede <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8008e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e36:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008e3a:	f200 808b 	bhi.w	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8008e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e40:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008e44:	f000 8083 	beq.w	8008f4e <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8008e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e4a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008e4e:	f200 8081 	bhi.w	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8008e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e58:	d02f      	beq.n	8008eba <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 8008e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e60:	d878      	bhi.n	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
 8008e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d004      	beq.n	8008e72 <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8008e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008e6e:	d012      	beq.n	8008e96 <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8008e70:	e070      	b.n	8008f54 <HAL_RCCEx_GetPeriphCLKFreq+0x3b8>
      {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008e72:	4b89      	ldr	r3, [pc, #548]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008e7a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008e7e:	d107      	bne.n	8008e90 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008e80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008e84:	4618      	mov	r0, r3
 8008e86:	f000 fd6d 	bl	8009964 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008e8e:	e2a2      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8008e90:	2300      	movs	r3, #0
 8008e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008e94:	e29f      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008e96:	4b80      	ldr	r3, [pc, #512]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ea2:	d107      	bne.n	8008eb4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008ea4:	f107 0318 	add.w	r3, r7, #24
 8008ea8:	4618      	mov	r0, r3
 8008eaa:	f000 fab3 	bl	8009414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008eae:	69bb      	ldr	r3, [r7, #24]
 8008eb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }
         else
         {
           frequency = 0;
         }
          break;
 8008eb2:	e290      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008eb8:	e28d      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008eba:	4b77      	ldr	r3, [pc, #476]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ec2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008ec6:	d107      	bne.n	8008ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008ec8:	f107 030c 	add.w	r3, r7, #12
 8008ecc:	4618      	mov	r0, r3
 8008ece:	f000 fbf5 	bl	80096bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008ed6:	e27e      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8008ed8:	2300      	movs	r3, #0
 8008eda:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008edc:	e27b      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8008ede:	4b6e      	ldr	r3, [pc, #440]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ee2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008ee6:	637b      	str	r3, [r7, #52]	@ 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008ee8:	4b6b      	ldr	r3, [pc, #428]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f003 0304 	and.w	r3, r3, #4
 8008ef0:	2b04      	cmp	r3, #4
 8008ef2:	d10c      	bne.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8008ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d109      	bne.n	8008f0e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8008efa:	4b67      	ldr	r3, [pc, #412]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	08db      	lsrs	r3, r3, #3
 8008f00:	f003 0303 	and.w	r3, r3, #3
 8008f04:	4a65      	ldr	r2, [pc, #404]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 8008f06:	fa22 f303 	lsr.w	r3, r2, r3
 8008f0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f0c:	e01e      	b.n	8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008f0e:	4b62      	ldr	r3, [pc, #392]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f16:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f1a:	d106      	bne.n	8008f2a <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
 8008f1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f1e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f22:	d102      	bne.n	8008f2a <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8008f24:	4b5e      	ldr	r3, [pc, #376]	@ (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 8008f26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f28:	e010      	b.n	8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008f2a:	4b5b      	ldr	r3, [pc, #364]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008f32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008f36:	d106      	bne.n	8008f46 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
 8008f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f3e:	d102      	bne.n	8008f46 <HAL_RCCEx_GetPeriphCLKFreq+0x3aa>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8008f40:	4b58      	ldr	r3, [pc, #352]	@ (80090a4 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8008f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f44:	e002      	b.n	8008f4c <HAL_RCCEx_GetPeriphCLKFreq+0x3b0>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8008f46:	2300      	movs	r3, #0
 8008f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }

          break;
 8008f4a:	e244      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8008f4c:	e243      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8008f4e:	4b56      	ldr	r3, [pc, #344]	@ (80090a8 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8008f50:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008f52:	e240      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      default :
        {
          frequency = 0;
 8008f54:	2300      	movs	r3, #0
 8008f56:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008f58:	e23d      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      }
    }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008f60:	f040 80a7 	bne.w	80090b2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
    {
      /* Get SPI1/2/3 clock source */
      srcclk= __HAL_RCC_GET_SPI123_SOURCE();
 8008f64:	4b4c      	ldr	r3, [pc, #304]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008f66:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008f68:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008f6c:	63bb      	str	r3, [r7, #56]	@ 0x38

      switch (srcclk)
 8008f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008f74:	d055      	beq.n	8009022 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
 8008f76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008f7c:	f200 8096 	bhi.w	80090ac <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8008f80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f82:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008f86:	f000 8084 	beq.w	8009092 <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
 8008f8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f8c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008f90:	f200 808c 	bhi.w	80090ac <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8008f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f9a:	d030      	beq.n	8008ffe <HAL_RCCEx_GetPeriphCLKFreq+0x462>
 8008f9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008fa2:	f200 8083 	bhi.w	80090ac <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8008fa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d004      	beq.n	8008fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8008fac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008fb2:	d012      	beq.n	8008fda <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
 8008fb4:	e07a      	b.n	80090ac <HAL_RCCEx_GetPeriphCLKFreq+0x510>
      {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008fb6:	4b38      	ldr	r3, [pc, #224]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008fbe:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008fc2:	d107      	bne.n	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x438>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008fc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008fc8:	4618      	mov	r0, r3
 8008fca:	f000 fccb 	bl	8009964 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008fd2:	e200      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8008fd4:	2300      	movs	r3, #0
 8008fd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008fd8:	e1fd      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008fda:	4b2f      	ldr	r3, [pc, #188]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008fe2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008fe6:	d107      	bne.n	8008ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008fe8:	f107 0318 	add.w	r3, r7, #24
 8008fec:	4618      	mov	r0, r3
 8008fee:	f000 fa11 	bl	8009414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008ff2:	69bb      	ldr	r3, [r7, #24]
 8008ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8008ff6:	e1ee      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8008ffc:	e1eb      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008ffe:	4b26      	ldr	r3, [pc, #152]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009006:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800900a:	d107      	bne.n	800901c <HAL_RCCEx_GetPeriphCLKFreq+0x480>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800900c:	f107 030c 	add.w	r3, r7, #12
 8009010:	4618      	mov	r0, r3
 8009012:	f000 fb53 	bl	80096bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 800901a:	e1dc      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 800901c:	2300      	movs	r3, #0
 800901e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8009020:	e1d9      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 8009022:	4b1d      	ldr	r3, [pc, #116]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8009024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009026:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800902a:	637b      	str	r3, [r7, #52]	@ 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800902c:	4b1a      	ldr	r3, [pc, #104]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f003 0304 	and.w	r3, r3, #4
 8009034:	2b04      	cmp	r3, #4
 8009036:	d10c      	bne.n	8009052 <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
 8009038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800903a:	2b00      	cmp	r3, #0
 800903c:	d109      	bne.n	8009052 <HAL_RCCEx_GetPeriphCLKFreq+0x4b6>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800903e:	4b16      	ldr	r3, [pc, #88]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	08db      	lsrs	r3, r3, #3
 8009044:	f003 0303 	and.w	r3, r3, #3
 8009048:	4a14      	ldr	r2, [pc, #80]	@ (800909c <HAL_RCCEx_GetPeriphCLKFreq+0x500>)
 800904a:	fa22 f303 	lsr.w	r3, r2, r3
 800904e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009050:	e01e      	b.n	8009090 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009052:	4b11      	ldr	r3, [pc, #68]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800905a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800905e:	d106      	bne.n	800906e <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
 8009060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009062:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009066:	d102      	bne.n	800906e <HAL_RCCEx_GetPeriphCLKFreq+0x4d2>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8009068:	4b0d      	ldr	r3, [pc, #52]	@ (80090a0 <HAL_RCCEx_GetPeriphCLKFreq+0x504>)
 800906a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800906c:	e010      	b.n	8009090 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800906e:	4b0a      	ldr	r3, [pc, #40]	@ (8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x4fc>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009076:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800907a:	d106      	bne.n	800908a <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 800907c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800907e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009082:	d102      	bne.n	800908a <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 8009084:	4b07      	ldr	r3, [pc, #28]	@ (80090a4 <HAL_RCCEx_GetPeriphCLKFreq+0x508>)
 8009086:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009088:	e002      	b.n	8009090 <HAL_RCCEx_GetPeriphCLKFreq+0x4f4>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 800908a:	2300      	movs	r3, #0
 800908c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }

          break;
 800908e:	e1a2      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8009090:	e1a1      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
        {
          frequency = EXTERNAL_CLOCK_VALUE;
 8009092:	4b05      	ldr	r3, [pc, #20]	@ (80090a8 <HAL_RCCEx_GetPeriphCLKFreq+0x50c>)
 8009094:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8009096:	e19e      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8009098:	58024400 	.word	0x58024400
 800909c:	03d09000 	.word	0x03d09000
 80090a0:	003d0900 	.word	0x003d0900
 80090a4:	02faf080 	.word	0x02faf080
 80090a8:	00bb8000 	.word	0x00bb8000
        }
      default :
        {
          frequency = 0;
 80090ac:	2300      	movs	r3, #0
 80090ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 80090b0:	e191      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80090b8:	d173      	bne.n	80091a2 <HAL_RCCEx_GetPeriphCLKFreq+0x606>
    {
      /* Get ADC clock source */
      srcclk= __HAL_RCC_GET_ADC_SOURCE();
 80090ba:	4b9b      	ldr	r3, [pc, #620]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80090bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80090be:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80090c2:	63bb      	str	r3, [r7, #56]	@ 0x38

      switch (srcclk)
 80090c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090ca:	d02f      	beq.n	800912c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 80090cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090d2:	d863      	bhi.n	800919c <HAL_RCCEx_GetPeriphCLKFreq+0x600>
 80090d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d004      	beq.n	80090e4 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 80090da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80090e0:	d012      	beq.n	8009108 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
 80090e2:	e05b      	b.n	800919c <HAL_RCCEx_GetPeriphCLKFreq+0x600>
      {
      case RCC_ADCCLKSOURCE_PLL2:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80090e4:	4b90      	ldr	r3, [pc, #576]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80090ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80090f0:	d107      	bne.n	8009102 <HAL_RCCEx_GetPeriphCLKFreq+0x566>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090f2:	f107 0318 	add.w	r3, r7, #24
 80090f6:	4618      	mov	r0, r3
 80090f8:	f000 f98c 	bl	8009414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80090fc:	69bb      	ldr	r3, [r7, #24]
 80090fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009100:	e169      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8009102:	2300      	movs	r3, #0
 8009104:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8009106:	e166      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_ADCCLKSOURCE_PLL3:
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009108:	4b87      	ldr	r3, [pc, #540]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009110:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009114:	d107      	bne.n	8009126 <HAL_RCCEx_GetPeriphCLKFreq+0x58a>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009116:	f107 030c 	add.w	r3, r7, #12
 800911a:	4618      	mov	r0, r3
 800911c:	f000 face 	bl	80096bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 8009124:	e157      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8009126:	2300      	movs	r3, #0
 8009128:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800912a:	e154      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      case RCC_ADCCLKSOURCE_CLKP:
        {

          ckpclocksource= __HAL_RCC_GET_CLKP_SOURCE();
 800912c:	4b7e      	ldr	r3, [pc, #504]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800912e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009130:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009134:	637b      	str	r3, [r7, #52]	@ 0x34

         if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009136:	4b7c      	ldr	r3, [pc, #496]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f003 0304 	and.w	r3, r3, #4
 800913e:	2b04      	cmp	r3, #4
 8009140:	d10c      	bne.n	800915c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
 8009142:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009144:	2b00      	cmp	r3, #0
 8009146:	d109      	bne.n	800915c <HAL_RCCEx_GetPeriphCLKFreq+0x5c0>
          {
            /* In Case the CKPER Source is HSI */
            frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009148:	4b77      	ldr	r3, [pc, #476]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	08db      	lsrs	r3, r3, #3
 800914e:	f003 0303 	and.w	r3, r3, #3
 8009152:	4a76      	ldr	r2, [pc, #472]	@ (800932c <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 8009154:	fa22 f303 	lsr.w	r3, r2, r3
 8009158:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800915a:	e01e      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800915c:	4b72      	ldr	r3, [pc, #456]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009164:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009168:	d106      	bne.n	8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
 800916a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800916c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009170:	d102      	bne.n	8009178 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>
          {
            /* In Case the CKPER Source is CSI */
            frequency = CSI_VALUE;
 8009172:	4b6f      	ldr	r3, [pc, #444]	@ (8009330 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 8009174:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009176:	e010      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          }

          else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009178:	4b6b      	ldr	r3, [pc, #428]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009180:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009184:	d106      	bne.n	8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>
 8009186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009188:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800918c:	d102      	bne.n	8009194 <HAL_RCCEx_GetPeriphCLKFreq+0x5f8>
          {
            /* In Case the CKPER Source is HSE */
            frequency = HSE_VALUE;
 800918e:	4b69      	ldr	r3, [pc, #420]	@ (8009334 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8009190:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009192:	e002      	b.n	800919a <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          }

          else
          {
            /* In Case the CKPER is disabled*/
            frequency = 0;
 8009194:	2300      	movs	r3, #0
 8009196:	63fb      	str	r3, [r7, #60]	@ 0x3c
          }

          break;
 8009198:	e11d      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 800919a:	e11c      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      default :
        {
          frequency = 0;
 800919c:	2300      	movs	r3, #0
 800919e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 80091a0:	e119      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091a8:	d133      	bne.n	8009212 <HAL_RCCEx_GetPeriphCLKFreq+0x676>
    {
      /* Get SDMMC clock source */
      srcclk= __HAL_RCC_GET_SDMMC_SOURCE();
 80091aa:	4b5f      	ldr	r3, [pc, #380]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80091ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80091b2:	63bb      	str	r3, [r7, #56]	@ 0x38

      switch (srcclk)
 80091b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091b6:	2b00      	cmp	r3, #0
 80091b8:	d004      	beq.n	80091c4 <HAL_RCCEx_GetPeriphCLKFreq+0x628>
 80091ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80091c0:	d012      	beq.n	80091e8 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 80091c2:	e023      	b.n	800920c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
      {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80091c4:	4b58      	ldr	r3, [pc, #352]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80091cc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80091d0:	d107      	bne.n	80091e2 <HAL_RCCEx_GetPeriphCLKFreq+0x646>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80091d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80091d6:	4618      	mov	r0, r3
 80091d8:	f000 fbc4 	bl	8009964 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80091dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091de:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80091e0:	e0f9      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 80091e2:	2300      	movs	r3, #0
 80091e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 80091e6:	e0f6      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80091e8:	4b4f      	ldr	r3, [pc, #316]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80091f4:	d107      	bne.n	8009206 <HAL_RCCEx_GetPeriphCLKFreq+0x66a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091f6:	f107 0318 	add.w	r3, r7, #24
 80091fa:	4618      	mov	r0, r3
 80091fc:	f000 f90a 	bl	8009414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009200:	6a3b      	ldr	r3, [r7, #32]
 8009202:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009204:	e0e7      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 8009206:	2300      	movs	r3, #0
 8009208:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800920a:	e0e4      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }

      default :
        {
          frequency = 0;
 800920c:	2300      	movs	r3, #0
 800920e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8009210:	e0e1      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009218:	f040 808e 	bne.w	8009338 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
    {
      /* Get SPI6 clock source */
      srcclk= __HAL_RCC_GET_SPI6_SOURCE();
 800921c:	4b42      	ldr	r3, [pc, #264]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 800921e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009220:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8009224:	63bb      	str	r3, [r7, #56]	@ 0x38

      switch (srcclk)
 8009226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009228:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800922c:	d06b      	beq.n	8009306 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
 800922e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009230:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009234:	d874      	bhi.n	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 8009236:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009238:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800923c:	d056      	beq.n	80092ec <HAL_RCCEx_GetPeriphCLKFreq+0x750>
 800923e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009240:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009244:	d86c      	bhi.n	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 8009246:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009248:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800924c:	d03b      	beq.n	80092c6 <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 800924e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009250:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009254:	d864      	bhi.n	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 8009256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009258:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800925c:	d021      	beq.n	80092a2 <HAL_RCCEx_GetPeriphCLKFreq+0x706>
 800925e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009260:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009264:	d85c      	bhi.n	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
 8009266:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009268:	2b00      	cmp	r3, #0
 800926a:	d004      	beq.n	8009276 <HAL_RCCEx_GetPeriphCLKFreq+0x6da>
 800926c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800926e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009272:	d004      	beq.n	800927e <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
 8009274:	e054      	b.n	8009320 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
      {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
        {
          frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8009276:	f000 f8b7 	bl	80093e8 <HAL_RCCEx_GetD3PCLK1Freq>
 800927a:	63f8      	str	r0, [r7, #60]	@ 0x3c
          break;
 800927c:	e0ab      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800927e:	4b2a      	ldr	r3, [pc, #168]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009286:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800928a:	d107      	bne.n	800929c <HAL_RCCEx_GetPeriphCLKFreq+0x700>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800928c:	f107 0318 	add.w	r3, r7, #24
 8009290:	4618      	mov	r0, r3
 8009292:	f000 f8bf 	bl	8009414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009296:	69fb      	ldr	r3, [r7, #28]
 8009298:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800929a:	e09c      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800929c:	2300      	movs	r3, #0
 800929e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 80092a0:	e099      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80092a2:	4b21      	ldr	r3, [pc, #132]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80092aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80092ae:	d107      	bne.n	80092c0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
         {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80092b0:	f107 030c 	add.w	r3, r7, #12
 80092b4:	4618      	mov	r0, r3
 80092b6:	f000 fa01 	bl	80096bc <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 80092ba:	693b      	ldr	r3, [r7, #16]
 80092bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80092be:	e08a      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 80092c0:	2300      	movs	r3, #0
 80092c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 80092c4:	e087      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80092c6:	4b18      	ldr	r3, [pc, #96]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f003 0304 	and.w	r3, r3, #4
 80092ce:	2b04      	cmp	r3, #4
 80092d0:	d109      	bne.n	80092e6 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
         {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80092d2:	4b15      	ldr	r3, [pc, #84]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	08db      	lsrs	r3, r3, #3
 80092d8:	f003 0303 	and.w	r3, r3, #3
 80092dc:	4a13      	ldr	r2, [pc, #76]	@ (800932c <HAL_RCCEx_GetPeriphCLKFreq+0x790>)
 80092de:	fa22 f303 	lsr.w	r3, r2, r3
 80092e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80092e4:	e077      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 80092e6:	2300      	movs	r3, #0
 80092e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 80092ea:	e074      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80092ec:	4b0e      	ldr	r3, [pc, #56]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80092f8:	d102      	bne.n	8009300 <HAL_RCCEx_GetPeriphCLKFreq+0x764>
         {
          frequency = CSI_VALUE;
 80092fa:	4b0d      	ldr	r3, [pc, #52]	@ (8009330 <HAL_RCCEx_GetPeriphCLKFreq+0x794>)
 80092fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
           frequency = 0;
         }
          break;
 80092fe:	e06a      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
           frequency = 0;
 8009300:	2300      	movs	r3, #0
 8009302:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8009304:	e067      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8009306:	4b08      	ldr	r3, [pc, #32]	@ (8009328 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>)
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800930e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009312:	d102      	bne.n	800931a <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
         {
          frequency = HSE_VALUE;
 8009314:	4b07      	ldr	r3, [pc, #28]	@ (8009334 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8009316:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 8009318:	e05d      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800931a:	2300      	movs	r3, #0
 800931c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 800931e:	e05a      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          break;
        }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
        {
          frequency = 0;
 8009320:	2300      	movs	r3, #0
 8009322:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8009324:	e057      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8009326:	bf00      	nop
 8009328:	58024400 	.word	0x58024400
 800932c:	03d09000 	.word	0x03d09000
 8009330:	003d0900 	.word	0x003d0900
 8009334:	02faf080 	.word	0x02faf080
        }
      }
    }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800933e:	d148      	bne.n	80093d2 <HAL_RCCEx_GetPeriphCLKFreq+0x836>
    {
      /* Get FDCAN clock source */
      srcclk= __HAL_RCC_GET_FDCAN_SOURCE();
 8009340:	4b27      	ldr	r3, [pc, #156]	@ (80093e0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8009342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009344:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009348:	63bb      	str	r3, [r7, #56]	@ 0x38

      switch (srcclk)
 800934a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800934c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009350:	d02a      	beq.n	80093a8 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
 8009352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009354:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009358:	d838      	bhi.n	80093cc <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 800935a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800935c:	2b00      	cmp	r3, #0
 800935e:	d004      	beq.n	800936a <HAL_RCCEx_GetPeriphCLKFreq+0x7ce>
 8009360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009362:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009366:	d00d      	beq.n	8009384 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
 8009368:	e030      	b.n	80093cc <HAL_RCCEx_GetPeriphCLKFreq+0x830>
      {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800936a:	4b1d      	ldr	r3, [pc, #116]	@ (80093e0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009372:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009376:	d102      	bne.n	800937e <HAL_RCCEx_GetPeriphCLKFreq+0x7e2>
         {
          frequency = HSE_VALUE;
 8009378:	4b1a      	ldr	r3, [pc, #104]	@ (80093e4 <HAL_RCCEx_GetPeriphCLKFreq+0x848>)
 800937a:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 800937c:	e02b      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 800937e:	2300      	movs	r3, #0
 8009380:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 8009382:	e028      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009384:	4b16      	ldr	r3, [pc, #88]	@ (80093e0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800938c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009390:	d107      	bne.n	80093a2 <HAL_RCCEx_GetPeriphCLKFreq+0x806>
         {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009392:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009396:	4618      	mov	r0, r3
 8009398:	f000 fae4 	bl	8009964 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800939c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800939e:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80093a0:	e019      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 80093a2:	2300      	movs	r3, #0
 80093a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 80093a6:	e016      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
        {
         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80093a8:	4b0d      	ldr	r3, [pc, #52]	@ (80093e0 <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80093b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80093b4:	d107      	bne.n	80093c6 <HAL_RCCEx_GetPeriphCLKFreq+0x82a>
         {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80093b6:	f107 0318 	add.w	r3, r7, #24
 80093ba:	4618      	mov	r0, r3
 80093bc:	f000 f82a 	bl	8009414 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80093c0:	69fb      	ldr	r3, [r7, #28]
 80093c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
         }
         else
         {
          frequency = 0;
         }
          break;
 80093c4:	e007      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = 0;
 80093c6:	2300      	movs	r3, #0
 80093c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 80093ca:	e004      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      default :
        {
          frequency = 0;
 80093cc:	2300      	movs	r3, #0
 80093ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
          break;
 80093d0:	e001      	b.n	80093d6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
        }
      }
    }
  else
    {
      frequency = 0;
 80093d2:	2300      	movs	r3, #0
 80093d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    }

  return frequency;
 80093d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80093d8:	4618      	mov	r0, r3
 80093da:	3740      	adds	r7, #64	@ 0x40
 80093dc:	46bd      	mov	sp, r7
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	58024400 	.word	0x58024400
 80093e4:	02faf080 	.word	0x02faf080

080093e8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80093ec:	f7fe fc80 	bl	8007cf0 <HAL_RCC_GetHCLKFreq>
 80093f0:	4602      	mov	r2, r0
 80093f2:	4b06      	ldr	r3, [pc, #24]	@ (800940c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80093f4:	6a1b      	ldr	r3, [r3, #32]
 80093f6:	091b      	lsrs	r3, r3, #4
 80093f8:	f003 0307 	and.w	r3, r3, #7
 80093fc:	4904      	ldr	r1, [pc, #16]	@ (8009410 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80093fe:	5ccb      	ldrb	r3, [r1, r3]
 8009400:	f003 031f 	and.w	r3, r3, #31
 8009404:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009408:	4618      	mov	r0, r3
 800940a:	bd80      	pop	{r7, pc}
 800940c:	58024400 	.word	0x58024400
 8009410:	0801204c 	.word	0x0801204c

08009414 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 8009414:	b480      	push	{r7}
 8009416:	b089      	sub	sp, #36	@ 0x24
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800941c:	4ba1      	ldr	r3, [pc, #644]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800941e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009420:	f003 0303 	and.w	r3, r3, #3
 8009424:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 8009426:	4b9f      	ldr	r3, [pc, #636]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800942a:	0b1b      	lsrs	r3, r3, #12
 800942c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009430:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009432:	4b9c      	ldr	r3, [pc, #624]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009434:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009436:	091b      	lsrs	r3, r3, #4
 8009438:	f003 0301 	and.w	r3, r3, #1
 800943c:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800943e:	4b99      	ldr	r3, [pc, #612]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009442:	08db      	lsrs	r3, r3, #3
 8009444:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009448:	693a      	ldr	r2, [r7, #16]
 800944a:	fb02 f303 	mul.w	r3, r2, r3
 800944e:	ee07 3a90 	vmov	s15, r3
 8009452:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009456:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	2b00      	cmp	r3, #0
 800945e:	f000 8111 	beq.w	8009684 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8009462:	69bb      	ldr	r3, [r7, #24]
 8009464:	2b02      	cmp	r3, #2
 8009466:	f000 8083 	beq.w	8009570 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800946a:	69bb      	ldr	r3, [r7, #24]
 800946c:	2b02      	cmp	r3, #2
 800946e:	f200 80a1 	bhi.w	80095b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8009472:	69bb      	ldr	r3, [r7, #24]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d003      	beq.n	8009480 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8009478:	69bb      	ldr	r3, [r7, #24]
 800947a:	2b01      	cmp	r3, #1
 800947c:	d056      	beq.n	800952c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800947e:	e099      	b.n	80095b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009480:	4b88      	ldr	r3, [pc, #544]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	f003 0320 	and.w	r3, r3, #32
 8009488:	2b00      	cmp	r3, #0
 800948a:	d02d      	beq.n	80094e8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800948c:	4b85      	ldr	r3, [pc, #532]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	08db      	lsrs	r3, r3, #3
 8009492:	f003 0303 	and.w	r3, r3, #3
 8009496:	4a84      	ldr	r2, [pc, #528]	@ (80096a8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8009498:	fa22 f303 	lsr.w	r3, r2, r3
 800949c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	ee07 3a90 	vmov	s15, r3
 80094a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094a8:	697b      	ldr	r3, [r7, #20]
 80094aa:	ee07 3a90 	vmov	s15, r3
 80094ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094b6:	4b7b      	ldr	r3, [pc, #492]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80094b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80094be:	ee07 3a90 	vmov	s15, r3
 80094c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094c6:	ed97 6a03 	vldr	s12, [r7, #12]
 80094ca:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80096ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80094ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094e2:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 80094e6:	e087      	b.n	80095f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80094e8:	697b      	ldr	r3, [r7, #20]
 80094ea:	ee07 3a90 	vmov	s15, r3
 80094ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094f2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80096b0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80094f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094fa:	4b6a      	ldr	r3, [pc, #424]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80094fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009502:	ee07 3a90 	vmov	s15, r3
 8009506:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800950a:	ed97 6a03 	vldr	s12, [r7, #12]
 800950e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80096ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009512:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009516:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800951a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800951e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009522:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009526:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800952a:	e065      	b.n	80095f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	ee07 3a90 	vmov	s15, r3
 8009532:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009536:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80096b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800953a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800953e:	4b59      	ldr	r3, [pc, #356]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009542:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009546:	ee07 3a90 	vmov	s15, r3
 800954a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800954e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009552:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80096ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009556:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800955a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800955e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009562:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009566:	ee67 7a27 	vmul.f32	s15, s14, s15
 800956a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800956e:	e043      	b.n	80095f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	ee07 3a90 	vmov	s15, r3
 8009576:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800957a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80096b8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800957e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009582:	4b48      	ldr	r3, [pc, #288]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009586:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800958a:	ee07 3a90 	vmov	s15, r3
 800958e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009592:	ed97 6a03 	vldr	s12, [r7, #12]
 8009596:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80096ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800959a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800959e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80095b2:	e021      	b.n	80095f8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	ee07 3a90 	vmov	s15, r3
 80095ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80095be:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80096b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80095c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80095c6:	4b37      	ldr	r3, [pc, #220]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80095c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095ce:	ee07 3a90 	vmov	s15, r3
 80095d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80095d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80095da:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80096ac <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80095de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80095e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80095e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80095ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80095ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095f2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80095f6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80095f8:	4b2a      	ldr	r3, [pc, #168]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80095fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095fc:	0a5b      	lsrs	r3, r3, #9
 80095fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009602:	ee07 3a90 	vmov	s15, r3
 8009606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800960a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800960e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009612:	edd7 6a07 	vldr	s13, [r7, #28]
 8009616:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800961a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800961e:	ee17 2a90 	vmov	r2, s15
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 8009626:	4b1f      	ldr	r3, [pc, #124]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009628:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800962a:	0c1b      	lsrs	r3, r3, #16
 800962c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009630:	ee07 3a90 	vmov	s15, r3
 8009634:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009638:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800963c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009640:	edd7 6a07 	vldr	s13, [r7, #28]
 8009644:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009648:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800964c:	ee17 2a90 	vmov	r2, s15
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8009654:	4b13      	ldr	r3, [pc, #76]	@ (80096a4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009658:	0e1b      	lsrs	r3, r3, #24
 800965a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800965e:	ee07 3a90 	vmov	s15, r3
 8009662:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009666:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800966a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800966e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009672:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009676:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800967a:	ee17 2a90 	vmov	r2, s15
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009682:	e008      	b.n	8009696 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	2200      	movs	r2, #0
 8009688:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	2200      	movs	r2, #0
 800968e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	609a      	str	r2, [r3, #8]
}
 8009696:	bf00      	nop
 8009698:	3724      	adds	r7, #36	@ 0x24
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr
 80096a2:	bf00      	nop
 80096a4:	58024400 	.word	0x58024400
 80096a8:	03d09000 	.word	0x03d09000
 80096ac:	46000000 	.word	0x46000000
 80096b0:	4c742400 	.word	0x4c742400
 80096b4:	4a742400 	.word	0x4a742400
 80096b8:	4c3ebc20 	.word	0x4c3ebc20

080096bc <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 80096bc:	b480      	push	{r7}
 80096be:	b089      	sub	sp, #36	@ 0x24
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80096c4:	4ba1      	ldr	r3, [pc, #644]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096c8:	f003 0303 	and.w	r3, r3, #3
 80096cc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 80096ce:	4b9f      	ldr	r3, [pc, #636]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096d2:	0d1b      	lsrs	r3, r3, #20
 80096d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80096d8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80096da:	4b9c      	ldr	r3, [pc, #624]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096de:	0a1b      	lsrs	r3, r3, #8
 80096e0:	f003 0301 	and.w	r3, r3, #1
 80096e4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 80096e6:	4b99      	ldr	r3, [pc, #612]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80096e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096ea:	08db      	lsrs	r3, r3, #3
 80096ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80096f0:	693a      	ldr	r2, [r7, #16]
 80096f2:	fb02 f303 	mul.w	r3, r2, r3
 80096f6:	ee07 3a90 	vmov	s15, r3
 80096fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096fe:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	2b00      	cmp	r3, #0
 8009706:	f000 8111 	beq.w	800992c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800970a:	69bb      	ldr	r3, [r7, #24]
 800970c:	2b02      	cmp	r3, #2
 800970e:	f000 8083 	beq.w	8009818 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	2b02      	cmp	r3, #2
 8009716:	f200 80a1 	bhi.w	800985c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800971a:	69bb      	ldr	r3, [r7, #24]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d003      	beq.n	8009728 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009720:	69bb      	ldr	r3, [r7, #24]
 8009722:	2b01      	cmp	r3, #1
 8009724:	d056      	beq.n	80097d4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009726:	e099      	b.n	800985c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009728:	4b88      	ldr	r3, [pc, #544]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	f003 0320 	and.w	r3, r3, #32
 8009730:	2b00      	cmp	r3, #0
 8009732:	d02d      	beq.n	8009790 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8009734:	4b85      	ldr	r3, [pc, #532]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	08db      	lsrs	r3, r3, #3
 800973a:	f003 0303 	and.w	r3, r3, #3
 800973e:	4a84      	ldr	r2, [pc, #528]	@ (8009950 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009740:	fa22 f303 	lsr.w	r3, r2, r3
 8009744:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009746:	68bb      	ldr	r3, [r7, #8]
 8009748:	ee07 3a90 	vmov	s15, r3
 800974c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	ee07 3a90 	vmov	s15, r3
 8009756:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800975a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800975e:	4b7b      	ldr	r3, [pc, #492]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009762:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009766:	ee07 3a90 	vmov	s15, r3
 800976a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800976e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009772:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009776:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800977a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800977e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009782:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009786:	ee67 7a27 	vmul.f32	s15, s14, s15
 800978a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800978e:	e087      	b.n	80098a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009790:	697b      	ldr	r3, [r7, #20]
 8009792:	ee07 3a90 	vmov	s15, r3
 8009796:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800979a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009958 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800979e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80097a2:	4b6a      	ldr	r3, [pc, #424]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80097a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097aa:	ee07 3a90 	vmov	s15, r3
 80097ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097b2:	ed97 6a03 	vldr	s12, [r7, #12]
 80097b6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80097ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80097c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80097d2:	e065      	b.n	80098a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80097d4:	697b      	ldr	r3, [r7, #20]
 80097d6:	ee07 3a90 	vmov	s15, r3
 80097da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80097de:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800995c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80097e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80097e6:	4b59      	ldr	r3, [pc, #356]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80097e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80097ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80097ee:	ee07 3a90 	vmov	s15, r3
 80097f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80097f6:	ed97 6a03 	vldr	s12, [r7, #12]
 80097fa:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80097fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009802:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009806:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800980a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800980e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009812:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009816:	e043      	b.n	80098a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	ee07 3a90 	vmov	s15, r3
 800981e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009822:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009960 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009826:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800982a:	4b48      	ldr	r3, [pc, #288]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800982c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800982e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009832:	ee07 3a90 	vmov	s15, r3
 8009836:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800983a:	ed97 6a03 	vldr	s12, [r7, #12]
 800983e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009842:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009846:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800984a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800984e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009852:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009856:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800985a:	e021      	b.n	80098a0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	ee07 3a90 	vmov	s15, r3
 8009862:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009866:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800995c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800986a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800986e:	4b37      	ldr	r3, [pc, #220]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009872:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009876:	ee07 3a90 	vmov	s15, r3
 800987a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800987e:	ed97 6a03 	vldr	s12, [r7, #12]
 8009882:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009954 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009886:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800988a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800988e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009892:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009896:	ee67 7a27 	vmul.f32	s15, s14, s15
 800989a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800989e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 80098a0:	4b2a      	ldr	r3, [pc, #168]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80098a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098a4:	0a5b      	lsrs	r3, r3, #9
 80098a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098aa:	ee07 3a90 	vmov	s15, r3
 80098ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80098b6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80098ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80098be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80098c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80098c6:	ee17 2a90 	vmov	r2, s15
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 80098ce:	4b1f      	ldr	r3, [pc, #124]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80098d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80098d2:	0c1b      	lsrs	r3, r3, #16
 80098d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80098d8:	ee07 3a90 	vmov	s15, r3
 80098dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098e0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80098e4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80098e8:	edd7 6a07 	vldr	s13, [r7, #28]
 80098ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80098f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80098f4:	ee17 2a90 	vmov	r2, s15
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80098fc:	4b13      	ldr	r3, [pc, #76]	@ (800994c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80098fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009900:	0e1b      	lsrs	r3, r3, #24
 8009902:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009906:	ee07 3a90 	vmov	s15, r3
 800990a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800990e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009912:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009916:	edd7 6a07 	vldr	s13, [r7, #28]
 800991a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800991e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009922:	ee17 2a90 	vmov	r2, s15
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800992a:	e008      	b.n	800993e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2200      	movs	r2, #0
 8009936:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2200      	movs	r2, #0
 800993c:	609a      	str	r2, [r3, #8]
}
 800993e:	bf00      	nop
 8009940:	3724      	adds	r7, #36	@ 0x24
 8009942:	46bd      	mov	sp, r7
 8009944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009948:	4770      	bx	lr
 800994a:	bf00      	nop
 800994c:	58024400 	.word	0x58024400
 8009950:	03d09000 	.word	0x03d09000
 8009954:	46000000 	.word	0x46000000
 8009958:	4c742400 	.word	0x4c742400
 800995c:	4a742400 	.word	0x4a742400
 8009960:	4c3ebc20 	.word	0x4c3ebc20

08009964 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef* PLL1_Clocks)
{
 8009964:	b480      	push	{r7}
 8009966:	b089      	sub	sp, #36	@ 0x24
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800996c:	4ba0      	ldr	r3, [pc, #640]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800996e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009970:	f003 0303 	and.w	r3, r3, #3
 8009974:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4);
 8009976:	4b9e      	ldr	r3, [pc, #632]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800997a:	091b      	lsrs	r3, r3, #4
 800997c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009980:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009982:	4b9b      	ldr	r3, [pc, #620]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009984:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009986:	f003 0301 	and.w	r3, r3, #1
 800998a:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800998c:	4b98      	ldr	r3, [pc, #608]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800998e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009990:	08db      	lsrs	r3, r3, #3
 8009992:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009996:	693a      	ldr	r2, [r7, #16]
 8009998:	fb02 f303 	mul.w	r3, r2, r3
 800999c:	ee07 3a90 	vmov	s15, r3
 80099a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099a4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 80099a8:	697b      	ldr	r3, [r7, #20]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	f000 8111 	beq.w	8009bd2 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 80099b0:	69bb      	ldr	r3, [r7, #24]
 80099b2:	2b02      	cmp	r3, #2
 80099b4:	f000 8083 	beq.w	8009abe <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 80099b8:	69bb      	ldr	r3, [r7, #24]
 80099ba:	2b02      	cmp	r3, #2
 80099bc:	f200 80a1 	bhi.w	8009b02 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d003      	beq.n	80099ce <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 80099c6:	69bb      	ldr	r3, [r7, #24]
 80099c8:	2b01      	cmp	r3, #1
 80099ca:	d056      	beq.n	8009a7a <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 80099cc:	e099      	b.n	8009b02 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80099ce:	4b88      	ldr	r3, [pc, #544]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	f003 0320 	and.w	r3, r3, #32
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d02d      	beq.n	8009a36 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80099da:	4b85      	ldr	r3, [pc, #532]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	08db      	lsrs	r3, r3, #3
 80099e0:	f003 0303 	and.w	r3, r3, #3
 80099e4:	4a83      	ldr	r2, [pc, #524]	@ (8009bf4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 80099e6:	fa22 f303 	lsr.w	r3, r2, r3
 80099ea:	60bb      	str	r3, [r7, #8]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80099ec:	68bb      	ldr	r3, [r7, #8]
 80099ee:	ee07 3a90 	vmov	s15, r3
 80099f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	ee07 3a90 	vmov	s15, r3
 80099fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a04:	4b7a      	ldr	r3, [pc, #488]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a08:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a0c:	ee07 3a90 	vmov	s15, r3
 8009a10:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a14:	ed97 6a03 	vldr	s12, [r7, #12]
 8009a18:	eddf 5a77 	vldr	s11, [pc, #476]	@ 8009bf8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009a1c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a20:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a24:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009a28:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a30:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8009a34:	e087      	b.n	8009b46 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	ee07 3a90 	vmov	s15, r3
 8009a3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a40:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 8009bfc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009a44:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a48:	4b69      	ldr	r3, [pc, #420]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a50:	ee07 3a90 	vmov	s15, r3
 8009a54:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a58:	ed97 6a03 	vldr	s12, [r7, #12]
 8009a5c:	eddf 5a66 	vldr	s11, [pc, #408]	@ 8009bf8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009a60:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a64:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a68:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009a6c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a74:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009a78:	e065      	b.n	8009b46 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009a7a:	697b      	ldr	r3, [r7, #20]
 8009a7c:	ee07 3a90 	vmov	s15, r3
 8009a80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a84:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 8009c00 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009a88:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a8c:	4b58      	ldr	r3, [pc, #352]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a94:	ee07 3a90 	vmov	s15, r3
 8009a98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a9c:	ed97 6a03 	vldr	s12, [r7, #12]
 8009aa0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 8009bf8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009aa4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009aa8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009aac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ab0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ab4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ab8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009abc:	e043      	b.n	8009b46 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009abe:	697b      	ldr	r3, [r7, #20]
 8009ac0:	ee07 3a90 	vmov	s15, r3
 8009ac4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ac8:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 8009c04 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009acc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ad0:	4b47      	ldr	r3, [pc, #284]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ad2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ad4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ad8:	ee07 3a90 	vmov	s15, r3
 8009adc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ae0:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ae4:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8009bf8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009ae8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009aec:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009af0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009af4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009af8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009afc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009b00:	e021      	b.n	8009b46 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

    default:
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	ee07 3a90 	vmov	s15, r3
 8009b08:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b0c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8009bfc <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009b10:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009b14:	4b36      	ldr	r3, [pc, #216]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009b1c:	ee07 3a90 	vmov	s15, r3
 8009b20:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009b24:	ed97 6a03 	vldr	s12, [r7, #12]
 8009b28:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8009bf8 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009b2c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009b30:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009b34:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009b38:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009b3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b40:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8009b44:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9)  + (float_t)1 )) ;
 8009b46:	4b2a      	ldr	r3, [pc, #168]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009b48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b4a:	0a5b      	lsrs	r3, r3, #9
 8009b4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b50:	ee07 3a90 	vmov	s15, r3
 8009b54:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b58:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009b5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009b60:	edd7 6a07 	vldr	s13, [r7, #28]
 8009b64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009b6c:	ee17 2a90 	vmov	r2, s15
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >>16) + (float_t)1 )) ;
 8009b74:	4b1e      	ldr	r3, [pc, #120]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009b76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b78:	0c1b      	lsrs	r3, r3, #16
 8009b7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009b7e:	ee07 3a90 	vmov	s15, r3
 8009b82:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b86:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009b8a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009b8e:	edd7 6a07 	vldr	s13, [r7, #28]
 8009b92:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009b9a:	ee17 2a90 	vmov	r2, s15
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco/((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >>24) + (float_t)1 )) ;
 8009ba2:	4b13      	ldr	r3, [pc, #76]	@ (8009bf0 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ba6:	0e1b      	lsrs	r3, r3, #24
 8009ba8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bac:	ee07 3a90 	vmov	s15, r3
 8009bb0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bb4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009bb8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009bbc:	edd7 6a07 	vldr	s13, [r7, #28]
 8009bc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009bc4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009bc8:	ee17 2a90 	vmov	r2, s15
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009bd0:	e008      	b.n	8009be4 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2200      	movs	r2, #0
 8009be2:	609a      	str	r2, [r3, #8]
}
 8009be4:	bf00      	nop
 8009be6:	3724      	adds	r7, #36	@ 0x24
 8009be8:	46bd      	mov	sp, r7
 8009bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bee:	4770      	bx	lr
 8009bf0:	58024400 	.word	0x58024400
 8009bf4:	03d09000 	.word	0x03d09000
 8009bf8:	46000000 	.word	0x46000000
 8009bfc:	4c742400 	.word	0x4c742400
 8009c00:	4a742400 	.word	0x4a742400
 8009c04:	4c3ebc20 	.word	0x4c3ebc20

08009c08 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	b084      	sub	sp, #16
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	6078      	str	r0, [r7, #4]
 8009c10:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009c12:	2300      	movs	r3, #0
 8009c14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009c16:	4b53      	ldr	r3, [pc, #332]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c1a:	f003 0303 	and.w	r3, r3, #3
 8009c1e:	2b03      	cmp	r3, #3
 8009c20:	d101      	bne.n	8009c26 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8009c22:	2301      	movs	r3, #1
 8009c24:	e099      	b.n	8009d5a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8009c26:	4b4f      	ldr	r3, [pc, #316]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	4a4e      	ldr	r2, [pc, #312]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009c2c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009c30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009c32:	f7f9 ff9b 	bl	8003b6c <HAL_GetTick>
 8009c36:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009c38:	e008      	b.n	8009c4c <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009c3a:	f7f9 ff97 	bl	8003b6c <HAL_GetTick>
 8009c3e:	4602      	mov	r2, r0
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	1ad3      	subs	r3, r2, r3
 8009c44:	2b02      	cmp	r3, #2
 8009c46:	d901      	bls.n	8009c4c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009c48:	2303      	movs	r3, #3
 8009c4a:	e086      	b.n	8009d5a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8009c4c:	4b45      	ldr	r3, [pc, #276]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d1f0      	bne.n	8009c3a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8009c58:	4b42      	ldr	r3, [pc, #264]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009c5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c5c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	031b      	lsls	r3, r3, #12
 8009c66:	493f      	ldr	r1, [pc, #252]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009c68:	4313      	orrs	r3, r2
 8009c6a:	628b      	str	r3, [r1, #40]	@ 0x28
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	685b      	ldr	r3, [r3, #4]
 8009c70:	3b01      	subs	r3, #1
 8009c72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	689b      	ldr	r3, [r3, #8]
 8009c7a:	3b01      	subs	r3, #1
 8009c7c:	025b      	lsls	r3, r3, #9
 8009c7e:	b29b      	uxth	r3, r3
 8009c80:	431a      	orrs	r2, r3
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	68db      	ldr	r3, [r3, #12]
 8009c86:	3b01      	subs	r3, #1
 8009c88:	041b      	lsls	r3, r3, #16
 8009c8a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009c8e:	431a      	orrs	r2, r3
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	691b      	ldr	r3, [r3, #16]
 8009c94:	3b01      	subs	r3, #1
 8009c96:	061b      	lsls	r3, r3, #24
 8009c98:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009c9c:	4931      	ldr	r1, [pc, #196]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009c9e:	4313      	orrs	r3, r2
 8009ca0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8009ca2:	4b30      	ldr	r3, [pc, #192]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ca6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	695b      	ldr	r3, [r3, #20]
 8009cae:	492d      	ldr	r1, [pc, #180]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009cb0:	4313      	orrs	r3, r2
 8009cb2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8009cb4:	4b2b      	ldr	r3, [pc, #172]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cb8:	f023 0220 	bic.w	r2, r3, #32
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	699b      	ldr	r3, [r3, #24]
 8009cc0:	4928      	ldr	r1, [pc, #160]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009cc2:	4313      	orrs	r3, r2
 8009cc4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8009cc6:	4b27      	ldr	r3, [pc, #156]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cca:	4a26      	ldr	r2, [pc, #152]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009ccc:	f023 0310 	bic.w	r3, r3, #16
 8009cd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8009cd2:	4b24      	ldr	r3, [pc, #144]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009cd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009cd6:	4b24      	ldr	r3, [pc, #144]	@ (8009d68 <RCCEx_PLL2_Config+0x160>)
 8009cd8:	4013      	ands	r3, r2
 8009cda:	687a      	ldr	r2, [r7, #4]
 8009cdc:	69d2      	ldr	r2, [r2, #28]
 8009cde:	00d2      	lsls	r2, r2, #3
 8009ce0:	4920      	ldr	r1, [pc, #128]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009ce2:	4313      	orrs	r3, r2
 8009ce4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8009ce6:	4b1f      	ldr	r3, [pc, #124]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cea:	4a1e      	ldr	r2, [pc, #120]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009cec:	f043 0310 	orr.w	r3, r3, #16
 8009cf0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d106      	bne.n	8009d06 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8009cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cfc:	4a19      	ldr	r2, [pc, #100]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009cfe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009d02:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009d04:	e00f      	b.n	8009d26 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	2b01      	cmp	r3, #1
 8009d0a:	d106      	bne.n	8009d1a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8009d0c:	4b15      	ldr	r3, [pc, #84]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d10:	4a14      	ldr	r2, [pc, #80]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009d12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d16:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009d18:	e005      	b.n	8009d26 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8009d1a:	4b12      	ldr	r3, [pc, #72]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009d1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d1e:	4a11      	ldr	r2, [pc, #68]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009d20:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009d24:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8009d26:	4b0f      	ldr	r3, [pc, #60]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	4a0e      	ldr	r2, [pc, #56]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009d2c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009d30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d32:	f7f9 ff1b 	bl	8003b6c <HAL_GetTick>
 8009d36:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009d38:	e008      	b.n	8009d4c <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8009d3a:	f7f9 ff17 	bl	8003b6c <HAL_GetTick>
 8009d3e:	4602      	mov	r2, r0
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	1ad3      	subs	r3, r2, r3
 8009d44:	2b02      	cmp	r3, #2
 8009d46:	d901      	bls.n	8009d4c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009d48:	2303      	movs	r3, #3
 8009d4a:	e006      	b.n	8009d5a <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8009d4c:	4b05      	ldr	r3, [pc, #20]	@ (8009d64 <RCCEx_PLL2_Config+0x15c>)
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d0f0      	beq.n	8009d3a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8009d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	3710      	adds	r7, #16
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}
 8009d62:	bf00      	nop
 8009d64:	58024400 	.word	0x58024400
 8009d68:	ffff0007 	.word	0xffff0007

08009d6c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b084      	sub	sp, #16
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009d76:	2300      	movs	r3, #0
 8009d78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8009d7a:	4b53      	ldr	r3, [pc, #332]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009d7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009d7e:	f003 0303 	and.w	r3, r3, #3
 8009d82:	2b03      	cmp	r3, #3
 8009d84:	d101      	bne.n	8009d8a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8009d86:	2301      	movs	r3, #1
 8009d88:	e099      	b.n	8009ebe <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8009d8a:	4b4f      	ldr	r3, [pc, #316]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	4a4e      	ldr	r2, [pc, #312]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009d90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009d96:	f7f9 fee9 	bl	8003b6c <HAL_GetTick>
 8009d9a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009d9c:	e008      	b.n	8009db0 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009d9e:	f7f9 fee5 	bl	8003b6c <HAL_GetTick>
 8009da2:	4602      	mov	r2, r0
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	1ad3      	subs	r3, r2, r3
 8009da8:	2b02      	cmp	r3, #2
 8009daa:	d901      	bls.n	8009db0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8009dac:	2303      	movs	r3, #3
 8009dae:	e086      	b.n	8009ebe <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8009db0:	4b45      	ldr	r3, [pc, #276]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d1f0      	bne.n	8009d9e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8009dbc:	4b42      	ldr	r3, [pc, #264]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dc0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	051b      	lsls	r3, r3, #20
 8009dca:	493f      	ldr	r1, [pc, #252]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	628b      	str	r3, [r1, #40]	@ 0x28
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	685b      	ldr	r3, [r3, #4]
 8009dd4:	3b01      	subs	r3, #1
 8009dd6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	689b      	ldr	r3, [r3, #8]
 8009dde:	3b01      	subs	r3, #1
 8009de0:	025b      	lsls	r3, r3, #9
 8009de2:	b29b      	uxth	r3, r3
 8009de4:	431a      	orrs	r2, r3
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	68db      	ldr	r3, [r3, #12]
 8009dea:	3b01      	subs	r3, #1
 8009dec:	041b      	lsls	r3, r3, #16
 8009dee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8009df2:	431a      	orrs	r2, r3
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	691b      	ldr	r3, [r3, #16]
 8009df8:	3b01      	subs	r3, #1
 8009dfa:	061b      	lsls	r3, r3, #24
 8009dfc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8009e00:	4931      	ldr	r1, [pc, #196]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e02:	4313      	orrs	r3, r2
 8009e04:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8009e06:	4b30      	ldr	r3, [pc, #192]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e0a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	695b      	ldr	r3, [r3, #20]
 8009e12:	492d      	ldr	r1, [pc, #180]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e14:	4313      	orrs	r3, r2
 8009e16:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8009e18:	4b2b      	ldr	r3, [pc, #172]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e1c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	699b      	ldr	r3, [r3, #24]
 8009e24:	4928      	ldr	r1, [pc, #160]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e26:	4313      	orrs	r3, r2
 8009e28:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8009e2a:	4b27      	ldr	r3, [pc, #156]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e2e:	4a26      	ldr	r2, [pc, #152]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009e34:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8009e36:	4b24      	ldr	r3, [pc, #144]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009e3a:	4b24      	ldr	r3, [pc, #144]	@ (8009ecc <RCCEx_PLL3_Config+0x160>)
 8009e3c:	4013      	ands	r3, r2
 8009e3e:	687a      	ldr	r2, [r7, #4]
 8009e40:	69d2      	ldr	r2, [r2, #28]
 8009e42:	00d2      	lsls	r2, r2, #3
 8009e44:	4920      	ldr	r1, [pc, #128]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e46:	4313      	orrs	r3, r2
 8009e48:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8009e4a:	4b1f      	ldr	r3, [pc, #124]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e4e:	4a1e      	ldr	r2, [pc, #120]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009e54:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8009e56:	683b      	ldr	r3, [r7, #0]
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d106      	bne.n	8009e6a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8009e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e60:	4a19      	ldr	r2, [pc, #100]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e62:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8009e66:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009e68:	e00f      	b.n	8009e8a <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8009e6a:	683b      	ldr	r3, [r7, #0]
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d106      	bne.n	8009e7e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8009e70:	4b15      	ldr	r3, [pc, #84]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e74:	4a14      	ldr	r2, [pc, #80]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e76:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8009e7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8009e7c:	e005      	b.n	8009e8a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8009e7e:	4b12      	ldr	r3, [pc, #72]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e82:	4a11      	ldr	r2, [pc, #68]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e84:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009e88:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8009e8a:	4b0f      	ldr	r3, [pc, #60]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	4a0e      	ldr	r2, [pc, #56]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009e90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009e96:	f7f9 fe69 	bl	8003b6c <HAL_GetTick>
 8009e9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009e9c:	e008      	b.n	8009eb0 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8009e9e:	f7f9 fe65 	bl	8003b6c <HAL_GetTick>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	68bb      	ldr	r3, [r7, #8]
 8009ea6:	1ad3      	subs	r3, r2, r3
 8009ea8:	2b02      	cmp	r3, #2
 8009eaa:	d901      	bls.n	8009eb0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8009eac:	2303      	movs	r3, #3
 8009eae:	e006      	b.n	8009ebe <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8009eb0:	4b05      	ldr	r3, [pc, #20]	@ (8009ec8 <RCCEx_PLL3_Config+0x15c>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d0f0      	beq.n	8009e9e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8009ebc:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	3710      	adds	r7, #16
 8009ec2:	46bd      	mov	sp, r7
 8009ec4:	bd80      	pop	{r7, pc}
 8009ec6:	bf00      	nop
 8009ec8:	58024400 	.word	0x58024400
 8009ecc:	ffff0007 	.word	0xffff0007

08009ed0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b084      	sub	sp, #16
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d101      	bne.n	8009ee2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009ede:	2301      	movs	r3, #1
 8009ee0:	e0f1      	b.n	800a0c6 <HAL_SPI_Init+0x1f6>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	4a78      	ldr	r2, [pc, #480]	@ (800a0d0 <HAL_SPI_Init+0x200>)
 8009eee:	4293      	cmp	r3, r2
 8009ef0:	d00f      	beq.n	8009f12 <HAL_SPI_Init+0x42>
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	4a77      	ldr	r2, [pc, #476]	@ (800a0d4 <HAL_SPI_Init+0x204>)
 8009ef8:	4293      	cmp	r3, r2
 8009efa:	d00a      	beq.n	8009f12 <HAL_SPI_Init+0x42>
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	4a75      	ldr	r2, [pc, #468]	@ (800a0d8 <HAL_SPI_Init+0x208>)
 8009f02:	4293      	cmp	r3, r2
 8009f04:	d005      	beq.n	8009f12 <HAL_SPI_Init+0x42>
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	68db      	ldr	r3, [r3, #12]
 8009f0a:	2b0f      	cmp	r3, #15
 8009f0c:	d901      	bls.n	8009f12 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8009f0e:	2301      	movs	r3, #1
 8009f10:	e0d9      	b.n	800a0c6 <HAL_SPI_Init+0x1f6>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8009f12:	6878      	ldr	r0, [r7, #4]
 8009f14:	f000 fba2 	bl	800a65c <SPI_GetPacketSize>
 8009f18:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	4a6c      	ldr	r2, [pc, #432]	@ (800a0d0 <HAL_SPI_Init+0x200>)
 8009f20:	4293      	cmp	r3, r2
 8009f22:	d00c      	beq.n	8009f3e <HAL_SPI_Init+0x6e>
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	681b      	ldr	r3, [r3, #0]
 8009f28:	4a6a      	ldr	r2, [pc, #424]	@ (800a0d4 <HAL_SPI_Init+0x204>)
 8009f2a:	4293      	cmp	r3, r2
 8009f2c:	d007      	beq.n	8009f3e <HAL_SPI_Init+0x6e>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	4a69      	ldr	r2, [pc, #420]	@ (800a0d8 <HAL_SPI_Init+0x208>)
 8009f34:	4293      	cmp	r3, r2
 8009f36:	d002      	beq.n	8009f3e <HAL_SPI_Init+0x6e>
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	2b08      	cmp	r3, #8
 8009f3c:	d811      	bhi.n	8009f62 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009f42:	4a63      	ldr	r2, [pc, #396]	@ (800a0d0 <HAL_SPI_Init+0x200>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d009      	beq.n	8009f5c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4a61      	ldr	r2, [pc, #388]	@ (800a0d4 <HAL_SPI_Init+0x204>)
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d004      	beq.n	8009f5c <HAL_SPI_Init+0x8c>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	4a60      	ldr	r2, [pc, #384]	@ (800a0d8 <HAL_SPI_Init+0x208>)
 8009f58:	4293      	cmp	r3, r2
 8009f5a:	d104      	bne.n	8009f66 <HAL_SPI_Init+0x96>
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2b10      	cmp	r3, #16
 8009f60:	d901      	bls.n	8009f66 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8009f62:	2301      	movs	r3, #1
 8009f64:	e0af      	b.n	800a0c6 <HAL_SPI_Init+0x1f6>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d106      	bne.n	8009f80 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2200      	movs	r2, #0
 8009f76:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009f7a:	6878      	ldr	r0, [r7, #4]
 8009f7c:	f7f9 f94c 	bl	8003218 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2202      	movs	r2, #2
 8009f84:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	681a      	ldr	r2, [r3, #0]
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	f022 0201 	bic.w	r2, r2, #1
 8009f96:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8009fa2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	699b      	ldr	r3, [r3, #24]
 8009fa8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009fac:	d119      	bne.n	8009fe2 <HAL_SPI_Init+0x112>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	685b      	ldr	r3, [r3, #4]
 8009fb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009fb6:	d103      	bne.n	8009fc0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d008      	beq.n	8009fd2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d10c      	bne.n	8009fe2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8009fcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009fd0:	d107      	bne.n	8009fe2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	681a      	ldr	r2, [r3, #0]
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009fe0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	69da      	ldr	r2, [r3, #28]
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fea:	431a      	orrs	r2, r3
 8009fec:	68bb      	ldr	r3, [r7, #8]
 8009fee:	431a      	orrs	r2, r3
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ff4:	ea42 0103 	orr.w	r1, r2, r3
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	68da      	ldr	r2, [r3, #12]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	430a      	orrs	r2, r1
 800a002:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a00c:	431a      	orrs	r2, r3
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a012:	431a      	orrs	r2, r3
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	699b      	ldr	r3, [r3, #24]
 800a018:	431a      	orrs	r2, r3
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	691b      	ldr	r3, [r3, #16]
 800a01e:	431a      	orrs	r2, r3
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	695b      	ldr	r3, [r3, #20]
 800a024:	431a      	orrs	r2, r3
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6a1b      	ldr	r3, [r3, #32]
 800a02a:	431a      	orrs	r2, r3
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	685b      	ldr	r3, [r3, #4]
 800a030:	431a      	orrs	r2, r3
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a036:	431a      	orrs	r2, r3
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	689b      	ldr	r3, [r3, #8]
 800a03c:	431a      	orrs	r2, r3
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a042:	ea42 0103 	orr.w	r1, r2, r3
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	430a      	orrs	r2, r1
 800a050:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d113      	bne.n	800a082 <HAL_SPI_Init+0x1b2>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	689b      	ldr	r3, [r3, #8]
 800a060:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a06c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a080:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f022 0201 	bic.w	r2, r2, #1
 800a090:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	685b      	ldr	r3, [r3, #4]
 800a096:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d00a      	beq.n	800a0b4 <HAL_SPI_Init+0x1e4>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	68db      	ldr	r3, [r3, #12]
 800a0a4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	430a      	orrs	r2, r1
 800a0b2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2201      	movs	r2, #1
 800a0c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800a0c4:	2300      	movs	r3, #0
}
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	3710      	adds	r7, #16
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}
 800a0ce:	bf00      	nop
 800a0d0:	40013000 	.word	0x40013000
 800a0d4:	40003800 	.word	0x40003800
 800a0d8:	40003c00 	.word	0x40003c00

0800a0dc <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b08a      	sub	sp, #40	@ 0x28
 800a0e0:	af02      	add	r7, sp, #8
 800a0e2:	60f8      	str	r0, [r7, #12]
 800a0e4:	60b9      	str	r1, [r7, #8]
 800a0e6:	603b      	str	r3, [r7, #0]
 800a0e8:	4613      	mov	r3, r2
 800a0ea:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	3320      	adds	r3, #32
 800a0f2:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800a0fe:	2b01      	cmp	r3, #1
 800a100:	d101      	bne.n	800a106 <HAL_SPI_Transmit+0x2a>
 800a102:	2302      	movs	r3, #2
 800a104:	e1d7      	b.n	800a4b6 <HAL_SPI_Transmit+0x3da>
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2201      	movs	r2, #1
 800a10a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a10e:	f7f9 fd2d 	bl	8003b6c <HAL_GetTick>
 800a112:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a11a:	b2db      	uxtb	r3, r3
 800a11c:	2b01      	cmp	r3, #1
 800a11e:	d007      	beq.n	800a130 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800a120:	2302      	movs	r3, #2
 800a122:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	2200      	movs	r2, #0
 800a128:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800a12c:	7efb      	ldrb	r3, [r7, #27]
 800a12e:	e1c2      	b.n	800a4b6 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	2b00      	cmp	r3, #0
 800a134:	d002      	beq.n	800a13c <HAL_SPI_Transmit+0x60>
 800a136:	88fb      	ldrh	r3, [r7, #6]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d107      	bne.n	800a14c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800a13c:	2301      	movs	r3, #1
 800a13e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2200      	movs	r2, #0
 800a144:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return errorcode;
 800a148:	7efb      	ldrb	r3, [r7, #27]
 800a14a:	e1b4      	b.n	800a4b6 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	2203      	movs	r2, #3
 800a150:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2200      	movs	r2, #0
 800a158:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	68ba      	ldr	r2, [r7, #8]
 800a160:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	88fa      	ldrh	r2, [r7, #6]
 800a166:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	88fa      	ldrh	r2, [r7, #6]
 800a16e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	2200      	movs	r2, #0
 800a176:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	2200      	movs	r2, #0
 800a17c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2200      	movs	r2, #0
 800a184:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2200      	movs	r2, #0
 800a18c:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	2200      	movs	r2, #0
 800a192:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	689b      	ldr	r3, [r3, #8]
 800a198:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800a19c:	d107      	bne.n	800a1ae <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	681a      	ldr	r2, [r3, #0]
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a1ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	685a      	ldr	r2, [r3, #4]
 800a1b4:	4b96      	ldr	r3, [pc, #600]	@ (800a410 <HAL_SPI_Transmit+0x334>)
 800a1b6:	4013      	ands	r3, r2
 800a1b8:	88f9      	ldrh	r1, [r7, #6]
 800a1ba:	68fa      	ldr	r2, [r7, #12]
 800a1bc:	6812      	ldr	r2, [r2, #0]
 800a1be:	430b      	orrs	r3, r1
 800a1c0:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	681a      	ldr	r2, [r3, #0]
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f042 0201 	orr.w	r2, r2, #1
 800a1d0:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	685b      	ldr	r3, [r3, #4]
 800a1d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a1da:	d107      	bne.n	800a1ec <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	681a      	ldr	r2, [r3, #0]
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a1ea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	68db      	ldr	r3, [r3, #12]
 800a1f0:	2b0f      	cmp	r3, #15
 800a1f2:	d947      	bls.n	800a284 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a1f4:	e03f      	b.n	800a276 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	695b      	ldr	r3, [r3, #20]
 800a1fc:	f003 0302 	and.w	r3, r3, #2
 800a200:	2b02      	cmp	r3, #2
 800a202:	d114      	bne.n	800a22e <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	6812      	ldr	r2, [r2, #0]
 800a20e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a214:	1d1a      	adds	r2, r3, #4
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a220:	b29b      	uxth	r3, r3
 800a222:	3b01      	subs	r3, #1
 800a224:	b29a      	uxth	r2, r3
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a22c:	e023      	b.n	800a276 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a22e:	f7f9 fc9d 	bl	8003b6c <HAL_GetTick>
 800a232:	4602      	mov	r2, r0
 800a234:	697b      	ldr	r3, [r7, #20]
 800a236:	1ad3      	subs	r3, r2, r3
 800a238:	683a      	ldr	r2, [r7, #0]
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d803      	bhi.n	800a246 <HAL_SPI_Transmit+0x16a>
 800a23e:	683b      	ldr	r3, [r7, #0]
 800a240:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a244:	d102      	bne.n	800a24c <HAL_SPI_Transmit+0x170>
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d114      	bne.n	800a276 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a24c:	68f8      	ldr	r0, [r7, #12]
 800a24e:	f000 f937 	bl	800a4c0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	2200      	movs	r2, #0
 800a256:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a260:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2201      	movs	r2, #1
 800a26e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800a272:	2303      	movs	r3, #3
 800a274:	e11f      	b.n	800a4b6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a27c:	b29b      	uxth	r3, r3
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d1b9      	bne.n	800a1f6 <HAL_SPI_Transmit+0x11a>
 800a282:	e0f2      	b.n	800a46a <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	68db      	ldr	r3, [r3, #12]
 800a288:	2b07      	cmp	r3, #7
 800a28a:	f240 80e7 	bls.w	800a45c <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a28e:	e05d      	b.n	800a34c <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	695b      	ldr	r3, [r3, #20]
 800a296:	f003 0302 	and.w	r3, r3, #2
 800a29a:	2b02      	cmp	r3, #2
 800a29c:	d132      	bne.n	800a304 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a2a4:	b29b      	uxth	r3, r3
 800a2a6:	2b01      	cmp	r3, #1
 800a2a8:	d918      	bls.n	800a2dc <HAL_SPI_Transmit+0x200>
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d014      	beq.n	800a2dc <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	6812      	ldr	r2, [r2, #0]
 800a2bc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2c2:	1d1a      	adds	r2, r3, #4
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a2ce:	b29b      	uxth	r3, r3
 800a2d0:	3b02      	subs	r3, #2
 800a2d2:	b29a      	uxth	r2, r3
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a2da:	e037      	b.n	800a34c <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2e0:	881a      	ldrh	r2, [r3, #0]
 800a2e2:	69fb      	ldr	r3, [r7, #28]
 800a2e4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a2ea:	1c9a      	adds	r2, r3, #2
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a2f6:	b29b      	uxth	r3, r3
 800a2f8:	3b01      	subs	r3, #1
 800a2fa:	b29a      	uxth	r2, r3
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a302:	e023      	b.n	800a34c <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a304:	f7f9 fc32 	bl	8003b6c <HAL_GetTick>
 800a308:	4602      	mov	r2, r0
 800a30a:	697b      	ldr	r3, [r7, #20]
 800a30c:	1ad3      	subs	r3, r2, r3
 800a30e:	683a      	ldr	r2, [r7, #0]
 800a310:	429a      	cmp	r2, r3
 800a312:	d803      	bhi.n	800a31c <HAL_SPI_Transmit+0x240>
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a31a:	d102      	bne.n	800a322 <HAL_SPI_Transmit+0x246>
 800a31c:	683b      	ldr	r3, [r7, #0]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d114      	bne.n	800a34c <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a322:	68f8      	ldr	r0, [r7, #12]
 800a324:	f000 f8cc 	bl	800a4c0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2200      	movs	r2, #0
 800a32c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a336:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	2201      	movs	r2, #1
 800a344:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800a348:	2303      	movs	r3, #3
 800a34a:	e0b4      	b.n	800a4b6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a352:	b29b      	uxth	r3, r3
 800a354:	2b00      	cmp	r3, #0
 800a356:	d19b      	bne.n	800a290 <HAL_SPI_Transmit+0x1b4>
 800a358:	e087      	b.n	800a46a <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	695b      	ldr	r3, [r3, #20]
 800a360:	f003 0302 	and.w	r3, r3, #2
 800a364:	2b02      	cmp	r3, #2
 800a366:	d155      	bne.n	800a414 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a36e:	b29b      	uxth	r3, r3
 800a370:	2b03      	cmp	r3, #3
 800a372:	d918      	bls.n	800a3a6 <HAL_SPI_Transmit+0x2ca>
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a378:	2b40      	cmp	r3, #64	@ 0x40
 800a37a:	d914      	bls.n	800a3a6 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	6812      	ldr	r2, [r2, #0]
 800a386:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a38c:	1d1a      	adds	r2, r3, #4
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a398:	b29b      	uxth	r3, r3
 800a39a:	3b04      	subs	r3, #4
 800a39c:	b29a      	uxth	r2, r3
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a3a4:	e05a      	b.n	800a45c <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a3ac:	b29b      	uxth	r3, r3
 800a3ae:	2b01      	cmp	r3, #1
 800a3b0:	d917      	bls.n	800a3e2 <HAL_SPI_Transmit+0x306>
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d013      	beq.n	800a3e2 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3be:	881a      	ldrh	r2, [r3, #0]
 800a3c0:	69fb      	ldr	r3, [r7, #28]
 800a3c2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3c8:	1c9a      	adds	r2, r3, #2
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a3d4:	b29b      	uxth	r3, r3
 800a3d6:	3b02      	subs	r3, #2
 800a3d8:	b29a      	uxth	r2, r3
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a3e0:	e03c      	b.n	800a45c <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3320      	adds	r3, #32
 800a3ec:	7812      	ldrb	r2, [r2, #0]
 800a3ee:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a3f4:	1c5a      	adds	r2, r3, #1
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a400:	b29b      	uxth	r3, r3
 800a402:	3b01      	subs	r3, #1
 800a404:	b29a      	uxth	r2, r3
 800a406:	68fb      	ldr	r3, [r7, #12]
 800a408:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a40c:	e026      	b.n	800a45c <HAL_SPI_Transmit+0x380>
 800a40e:	bf00      	nop
 800a410:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a414:	f7f9 fbaa 	bl	8003b6c <HAL_GetTick>
 800a418:	4602      	mov	r2, r0
 800a41a:	697b      	ldr	r3, [r7, #20]
 800a41c:	1ad3      	subs	r3, r2, r3
 800a41e:	683a      	ldr	r2, [r7, #0]
 800a420:	429a      	cmp	r2, r3
 800a422:	d803      	bhi.n	800a42c <HAL_SPI_Transmit+0x350>
 800a424:	683b      	ldr	r3, [r7, #0]
 800a426:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a42a:	d102      	bne.n	800a432 <HAL_SPI_Transmit+0x356>
 800a42c:	683b      	ldr	r3, [r7, #0]
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d114      	bne.n	800a45c <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a432:	68f8      	ldr	r0, [r7, #12]
 800a434:	f000 f844 	bl	800a4c0 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	2200      	movs	r2, #0
 800a43c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a446:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	2201      	movs	r2, #1
 800a454:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
          return HAL_TIMEOUT;
 800a458:	2303      	movs	r3, #3
 800a45a:	e02c      	b.n	800a4b6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a462:	b29b      	uxth	r3, r3
 800a464:	2b00      	cmp	r3, #0
 800a466:	f47f af78 	bne.w	800a35a <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	9300      	str	r3, [sp, #0]
 800a46e:	697b      	ldr	r3, [r7, #20]
 800a470:	2200      	movs	r2, #0
 800a472:	2108      	movs	r1, #8
 800a474:	68f8      	ldr	r0, [r7, #12]
 800a476:	f000 f8c3 	bl	800a600 <SPI_WaitOnFlagUntilTimeout>
 800a47a:	4603      	mov	r3, r0
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d007      	beq.n	800a490 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a486:	f043 0220 	orr.w	r2, r3, #32
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a490:	68f8      	ldr	r0, [r7, #12]
 800a492:	f000 f815 	bl	800a4c0 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	2200      	movs	r2, #0
 800a49a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	2201      	movs	r2, #1
 800a4a2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d001      	beq.n	800a4b4 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	e000      	b.n	800a4b6 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800a4b4:	7efb      	ldrb	r3, [r7, #27]
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3720      	adds	r7, #32
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}
 800a4be:	bf00      	nop

0800a4c0 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a4c0:	b480      	push	{r7}
 800a4c2:	b085      	sub	sp, #20
 800a4c4:	af00      	add	r7, sp, #0
 800a4c6:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	695b      	ldr	r3, [r3, #20]
 800a4ce:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	699a      	ldr	r2, [r3, #24]
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f042 0208 	orr.w	r2, r2, #8
 800a4de:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	699a      	ldr	r2, [r3, #24]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f042 0210 	orr.w	r2, r2, #16
 800a4ee:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	681a      	ldr	r2, [r3, #0]
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	f022 0201 	bic.w	r2, r2, #1
 800a4fe:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	6919      	ldr	r1, [r3, #16]
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681a      	ldr	r2, [r3, #0]
 800a50a:	4b3c      	ldr	r3, [pc, #240]	@ (800a5fc <SPI_CloseTransfer+0x13c>)
 800a50c:	400b      	ands	r3, r1
 800a50e:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	689a      	ldr	r2, [r3, #8]
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a51e:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a526:	b2db      	uxtb	r3, r3
 800a528:	2b04      	cmp	r3, #4
 800a52a:	d014      	beq.n	800a556 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f003 0320 	and.w	r3, r3, #32
 800a532:	2b00      	cmp	r3, #0
 800a534:	d00f      	beq.n	800a556 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a53c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	699a      	ldr	r2, [r3, #24]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f042 0220 	orr.w	r2, r2, #32
 800a554:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a55c:	b2db      	uxtb	r3, r3
 800a55e:	2b03      	cmp	r3, #3
 800a560:	d014      	beq.n	800a58c <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d00f      	beq.n	800a58c <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a572:	f043 0204 	orr.w	r2, r3, #4
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	699a      	ldr	r2, [r3, #24]
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a58a:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a592:	2b00      	cmp	r3, #0
 800a594:	d00f      	beq.n	800a5b6 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a59c:	f043 0201 	orr.w	r2, r3, #1
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	699a      	ldr	r2, [r3, #24]
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a5b4:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d00f      	beq.n	800a5e0 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a5c6:	f043 0208 	orr.w	r2, r3, #8
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	699a      	ldr	r2, [r3, #24]
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a5de:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800a5f0:	bf00      	nop
 800a5f2:	3714      	adds	r7, #20
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fa:	4770      	bx	lr
 800a5fc:	fffffc90 	.word	0xfffffc90

0800a600 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800a600:	b580      	push	{r7, lr}
 800a602:	b084      	sub	sp, #16
 800a604:	af00      	add	r7, sp, #0
 800a606:	60f8      	str	r0, [r7, #12]
 800a608:	60b9      	str	r1, [r7, #8]
 800a60a:	603b      	str	r3, [r7, #0]
 800a60c:	4613      	mov	r3, r2
 800a60e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a610:	e010      	b.n	800a634 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a612:	f7f9 faab 	bl	8003b6c <HAL_GetTick>
 800a616:	4602      	mov	r2, r0
 800a618:	683b      	ldr	r3, [r7, #0]
 800a61a:	1ad3      	subs	r3, r2, r3
 800a61c:	69ba      	ldr	r2, [r7, #24]
 800a61e:	429a      	cmp	r2, r3
 800a620:	d803      	bhi.n	800a62a <SPI_WaitOnFlagUntilTimeout+0x2a>
 800a622:	69bb      	ldr	r3, [r7, #24]
 800a624:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a628:	d102      	bne.n	800a630 <SPI_WaitOnFlagUntilTimeout+0x30>
 800a62a:	69bb      	ldr	r3, [r7, #24]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d101      	bne.n	800a634 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800a630:	2303      	movs	r3, #3
 800a632:	e00f      	b.n	800a654 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	695a      	ldr	r2, [r3, #20]
 800a63a:	68bb      	ldr	r3, [r7, #8]
 800a63c:	4013      	ands	r3, r2
 800a63e:	68ba      	ldr	r2, [r7, #8]
 800a640:	429a      	cmp	r2, r3
 800a642:	bf0c      	ite	eq
 800a644:	2301      	moveq	r3, #1
 800a646:	2300      	movne	r3, #0
 800a648:	b2db      	uxtb	r3, r3
 800a64a:	461a      	mov	r2, r3
 800a64c:	79fb      	ldrb	r3, [r7, #7]
 800a64e:	429a      	cmp	r2, r3
 800a650:	d0df      	beq.n	800a612 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800a652:	2300      	movs	r3, #0
}
 800a654:	4618      	mov	r0, r3
 800a656:	3710      	adds	r7, #16
 800a658:	46bd      	mov	sp, r7
 800a65a:	bd80      	pop	{r7, pc}

0800a65c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b085      	sub	sp, #20
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a668:	095b      	lsrs	r3, r3, #5
 800a66a:	3301      	adds	r3, #1
 800a66c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	68db      	ldr	r3, [r3, #12]
 800a672:	3301      	adds	r3, #1
 800a674:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	3307      	adds	r3, #7
 800a67a:	08db      	lsrs	r3, r3, #3
 800a67c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	68fa      	ldr	r2, [r7, #12]
 800a682:	fb02 f303 	mul.w	r3, r2, r3
}
 800a686:	4618      	mov	r0, r3
 800a688:	3714      	adds	r7, #20
 800a68a:	46bd      	mov	sp, r7
 800a68c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a690:	4770      	bx	lr

0800a692 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a692:	b580      	push	{r7, lr}
 800a694:	b082      	sub	sp, #8
 800a696:	af00      	add	r7, sp, #0
 800a698:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d101      	bne.n	800a6a4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a6a0:	2301      	movs	r3, #1
 800a6a2:	e049      	b.n	800a738 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6aa:	b2db      	uxtb	r3, r3
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d106      	bne.n	800a6be <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f7f8 fefd 	bl	80034b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2202      	movs	r2, #2
 800a6c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	681a      	ldr	r2, [r3, #0]
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	3304      	adds	r3, #4
 800a6ce:	4619      	mov	r1, r3
 800a6d0:	4610      	mov	r0, r2
 800a6d2:	f000 fb05 	bl	800ace0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2201      	movs	r2, #1
 800a6da:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	2201      	movs	r2, #1
 800a6e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	2201      	movs	r2, #1
 800a6ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	2201      	movs	r2, #1
 800a6f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2201      	movs	r2, #1
 800a702:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	2201      	movs	r2, #1
 800a70a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2201      	movs	r2, #1
 800a712:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	2201      	movs	r2, #1
 800a71a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	2201      	movs	r2, #1
 800a722:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	2201      	movs	r2, #1
 800a72a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2201      	movs	r2, #1
 800a732:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a736:	2300      	movs	r3, #0
}
 800a738:	4618      	mov	r0, r3
 800a73a:	3708      	adds	r7, #8
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}

0800a740 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a740:	b480      	push	{r7}
 800a742:	b085      	sub	sp, #20
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a74e:	b2db      	uxtb	r3, r3
 800a750:	2b01      	cmp	r3, #1
 800a752:	d001      	beq.n	800a758 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a754:	2301      	movs	r3, #1
 800a756:	e05e      	b.n	800a816 <HAL_TIM_Base_Start_IT+0xd6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2202      	movs	r2, #2
 800a75c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	68da      	ldr	r2, [r3, #12]
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	f042 0201 	orr.w	r2, r2, #1
 800a76e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4a2b      	ldr	r2, [pc, #172]	@ (800a824 <HAL_TIM_Base_Start_IT+0xe4>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d02c      	beq.n	800a7d4 <HAL_TIM_Base_Start_IT+0x94>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a782:	d027      	beq.n	800a7d4 <HAL_TIM_Base_Start_IT+0x94>
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	4a27      	ldr	r2, [pc, #156]	@ (800a828 <HAL_TIM_Base_Start_IT+0xe8>)
 800a78a:	4293      	cmp	r3, r2
 800a78c:	d022      	beq.n	800a7d4 <HAL_TIM_Base_Start_IT+0x94>
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	4a26      	ldr	r2, [pc, #152]	@ (800a82c <HAL_TIM_Base_Start_IT+0xec>)
 800a794:	4293      	cmp	r3, r2
 800a796:	d01d      	beq.n	800a7d4 <HAL_TIM_Base_Start_IT+0x94>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	4a24      	ldr	r2, [pc, #144]	@ (800a830 <HAL_TIM_Base_Start_IT+0xf0>)
 800a79e:	4293      	cmp	r3, r2
 800a7a0:	d018      	beq.n	800a7d4 <HAL_TIM_Base_Start_IT+0x94>
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a23      	ldr	r2, [pc, #140]	@ (800a834 <HAL_TIM_Base_Start_IT+0xf4>)
 800a7a8:	4293      	cmp	r3, r2
 800a7aa:	d013      	beq.n	800a7d4 <HAL_TIM_Base_Start_IT+0x94>
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	4a21      	ldr	r2, [pc, #132]	@ (800a838 <HAL_TIM_Base_Start_IT+0xf8>)
 800a7b2:	4293      	cmp	r3, r2
 800a7b4:	d00e      	beq.n	800a7d4 <HAL_TIM_Base_Start_IT+0x94>
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4a20      	ldr	r2, [pc, #128]	@ (800a83c <HAL_TIM_Base_Start_IT+0xfc>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d009      	beq.n	800a7d4 <HAL_TIM_Base_Start_IT+0x94>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	4a1e      	ldr	r2, [pc, #120]	@ (800a840 <HAL_TIM_Base_Start_IT+0x100>)
 800a7c6:	4293      	cmp	r3, r2
 800a7c8:	d004      	beq.n	800a7d4 <HAL_TIM_Base_Start_IT+0x94>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	4a1d      	ldr	r2, [pc, #116]	@ (800a844 <HAL_TIM_Base_Start_IT+0x104>)
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	d115      	bne.n	800a800 <HAL_TIM_Base_Start_IT+0xc0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	689a      	ldr	r2, [r3, #8]
 800a7da:	4b1b      	ldr	r3, [pc, #108]	@ (800a848 <HAL_TIM_Base_Start_IT+0x108>)
 800a7dc:	4013      	ands	r3, r2
 800a7de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	2b06      	cmp	r3, #6
 800a7e4:	d015      	beq.n	800a812 <HAL_TIM_Base_Start_IT+0xd2>
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a7ec:	d011      	beq.n	800a812 <HAL_TIM_Base_Start_IT+0xd2>
    {
      __HAL_TIM_ENABLE(htim);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	681b      	ldr	r3, [r3, #0]
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	681b      	ldr	r3, [r3, #0]
 800a7f8:	f042 0201 	orr.w	r2, r2, #1
 800a7fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a7fe:	e008      	b.n	800a812 <HAL_TIM_Base_Start_IT+0xd2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	681a      	ldr	r2, [r3, #0]
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f042 0201 	orr.w	r2, r2, #1
 800a80e:	601a      	str	r2, [r3, #0]
 800a810:	e000      	b.n	800a814 <HAL_TIM_Base_Start_IT+0xd4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a812:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a814:	2300      	movs	r3, #0
}
 800a816:	4618      	mov	r0, r3
 800a818:	3714      	adds	r7, #20
 800a81a:	46bd      	mov	sp, r7
 800a81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a820:	4770      	bx	lr
 800a822:	bf00      	nop
 800a824:	40010000 	.word	0x40010000
 800a828:	40000400 	.word	0x40000400
 800a82c:	40000800 	.word	0x40000800
 800a830:	40000c00 	.word	0x40000c00
 800a834:	40010400 	.word	0x40010400
 800a838:	40001800 	.word	0x40001800
 800a83c:	40014000 	.word	0x40014000
 800a840:	4000e000 	.word	0x4000e000
 800a844:	4000e400 	.word	0x4000e400
 800a848:	00010007 	.word	0x00010007

0800a84c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b082      	sub	sp, #8
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	691b      	ldr	r3, [r3, #16]
 800a85a:	f003 0302 	and.w	r3, r3, #2
 800a85e:	2b02      	cmp	r3, #2
 800a860:	d122      	bne.n	800a8a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	68db      	ldr	r3, [r3, #12]
 800a868:	f003 0302 	and.w	r3, r3, #2
 800a86c:	2b02      	cmp	r3, #2
 800a86e:	d11b      	bne.n	800a8a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	681b      	ldr	r3, [r3, #0]
 800a874:	f06f 0202 	mvn.w	r2, #2
 800a878:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2201      	movs	r2, #1
 800a87e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	699b      	ldr	r3, [r3, #24]
 800a886:	f003 0303 	and.w	r3, r3, #3
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d003      	beq.n	800a896 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a88e:	6878      	ldr	r0, [r7, #4]
 800a890:	f000 fa08 	bl	800aca4 <HAL_TIM_IC_CaptureCallback>
 800a894:	e005      	b.n	800a8a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a896:	6878      	ldr	r0, [r7, #4]
 800a898:	f000 f9fa 	bl	800ac90 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a89c:	6878      	ldr	r0, [r7, #4]
 800a89e:	f000 fa0b 	bl	800acb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	691b      	ldr	r3, [r3, #16]
 800a8ae:	f003 0304 	and.w	r3, r3, #4
 800a8b2:	2b04      	cmp	r3, #4
 800a8b4:	d122      	bne.n	800a8fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	68db      	ldr	r3, [r3, #12]
 800a8bc:	f003 0304 	and.w	r3, r3, #4
 800a8c0:	2b04      	cmp	r3, #4
 800a8c2:	d11b      	bne.n	800a8fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f06f 0204 	mvn.w	r2, #4
 800a8cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	2202      	movs	r2, #2
 800a8d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	699b      	ldr	r3, [r3, #24]
 800a8da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a8de:	2b00      	cmp	r3, #0
 800a8e0:	d003      	beq.n	800a8ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a8e2:	6878      	ldr	r0, [r7, #4]
 800a8e4:	f000 f9de 	bl	800aca4 <HAL_TIM_IC_CaptureCallback>
 800a8e8:	e005      	b.n	800a8f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a8ea:	6878      	ldr	r0, [r7, #4]
 800a8ec:	f000 f9d0 	bl	800ac90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a8f0:	6878      	ldr	r0, [r7, #4]
 800a8f2:	f000 f9e1 	bl	800acb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	2200      	movs	r2, #0
 800a8fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	691b      	ldr	r3, [r3, #16]
 800a902:	f003 0308 	and.w	r3, r3, #8
 800a906:	2b08      	cmp	r3, #8
 800a908:	d122      	bne.n	800a950 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	68db      	ldr	r3, [r3, #12]
 800a910:	f003 0308 	and.w	r3, r3, #8
 800a914:	2b08      	cmp	r3, #8
 800a916:	d11b      	bne.n	800a950 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f06f 0208 	mvn.w	r2, #8
 800a920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2204      	movs	r2, #4
 800a926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	69db      	ldr	r3, [r3, #28]
 800a92e:	f003 0303 	and.w	r3, r3, #3
 800a932:	2b00      	cmp	r3, #0
 800a934:	d003      	beq.n	800a93e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	f000 f9b4 	bl	800aca4 <HAL_TIM_IC_CaptureCallback>
 800a93c:	e005      	b.n	800a94a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a93e:	6878      	ldr	r0, [r7, #4]
 800a940:	f000 f9a6 	bl	800ac90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 f9b7 	bl	800acb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	2200      	movs	r2, #0
 800a94e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	691b      	ldr	r3, [r3, #16]
 800a956:	f003 0310 	and.w	r3, r3, #16
 800a95a:	2b10      	cmp	r3, #16
 800a95c:	d122      	bne.n	800a9a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	68db      	ldr	r3, [r3, #12]
 800a964:	f003 0310 	and.w	r3, r3, #16
 800a968:	2b10      	cmp	r3, #16
 800a96a:	d11b      	bne.n	800a9a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	f06f 0210 	mvn.w	r2, #16
 800a974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2208      	movs	r2, #8
 800a97a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	69db      	ldr	r3, [r3, #28]
 800a982:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a986:	2b00      	cmp	r3, #0
 800a988:	d003      	beq.n	800a992 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 f98a 	bl	800aca4 <HAL_TIM_IC_CaptureCallback>
 800a990:	e005      	b.n	800a99e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 f97c 	bl	800ac90 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	f000 f98d 	bl	800acb8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	681b      	ldr	r3, [r3, #0]
 800a9a8:	691b      	ldr	r3, [r3, #16]
 800a9aa:	f003 0301 	and.w	r3, r3, #1
 800a9ae:	2b01      	cmp	r3, #1
 800a9b0:	d10e      	bne.n	800a9d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	68db      	ldr	r3, [r3, #12]
 800a9b8:	f003 0301 	and.w	r3, r3, #1
 800a9bc:	2b01      	cmp	r3, #1
 800a9be:	d107      	bne.n	800a9d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f06f 0201 	mvn.w	r2, #1
 800a9c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f000 f956 	bl	800ac7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	691b      	ldr	r3, [r3, #16]
 800a9d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9da:	2b80      	cmp	r3, #128	@ 0x80
 800a9dc:	d10e      	bne.n	800a9fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	68db      	ldr	r3, [r3, #12]
 800a9e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a9e8:	2b80      	cmp	r3, #128	@ 0x80
 800a9ea:	d107      	bne.n	800a9fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800a9f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 fb5c 	bl	800b0b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	691b      	ldr	r3, [r3, #16]
 800aa02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800aa0a:	d10e      	bne.n	800aa2a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	68db      	ldr	r3, [r3, #12]
 800aa12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa16:	2b80      	cmp	r3, #128	@ 0x80
 800aa18:	d107      	bne.n	800aa2a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800aa22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800aa24:	6878      	ldr	r0, [r7, #4]
 800aa26:	f000 fb4f 	bl	800b0c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	691b      	ldr	r3, [r3, #16]
 800aa30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa34:	2b40      	cmp	r3, #64	@ 0x40
 800aa36:	d10e      	bne.n	800aa56 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	68db      	ldr	r3, [r3, #12]
 800aa3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa42:	2b40      	cmp	r3, #64	@ 0x40
 800aa44:	d107      	bne.n	800aa56 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800aa4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	f000 f93b 	bl	800accc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	691b      	ldr	r3, [r3, #16]
 800aa5c:	f003 0320 	and.w	r3, r3, #32
 800aa60:	2b20      	cmp	r3, #32
 800aa62:	d10e      	bne.n	800aa82 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	681b      	ldr	r3, [r3, #0]
 800aa68:	68db      	ldr	r3, [r3, #12]
 800aa6a:	f003 0320 	and.w	r3, r3, #32
 800aa6e:	2b20      	cmp	r3, #32
 800aa70:	d107      	bne.n	800aa82 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f06f 0220 	mvn.w	r2, #32
 800aa7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f000 fb0f 	bl	800b0a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800aa82:	bf00      	nop
 800aa84:	3708      	adds	r7, #8
 800aa86:	46bd      	mov	sp, r7
 800aa88:	bd80      	pop	{r7, pc}
	...

0800aa8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800aa8c:	b580      	push	{r7, lr}
 800aa8e:	b084      	sub	sp, #16
 800aa90:	af00      	add	r7, sp, #0
 800aa92:	6078      	str	r0, [r7, #4]
 800aa94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aa96:	2300      	movs	r3, #0
 800aa98:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d101      	bne.n	800aaa8 <HAL_TIM_ConfigClockSource+0x1c>
 800aaa4:	2302      	movs	r3, #2
 800aaa6:	e0dc      	b.n	800ac62 <HAL_TIM_ConfigClockSource+0x1d6>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2201      	movs	r2, #1
 800aaac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	2202      	movs	r2, #2
 800aab4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	689b      	ldr	r3, [r3, #8]
 800aabe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800aac0:	68ba      	ldr	r2, [r7, #8]
 800aac2:	4b6a      	ldr	r3, [pc, #424]	@ (800ac6c <HAL_TIM_ConfigClockSource+0x1e0>)
 800aac4:	4013      	ands	r3, r2
 800aac6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800aace:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	68ba      	ldr	r2, [r7, #8]
 800aad6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	4a64      	ldr	r2, [pc, #400]	@ (800ac70 <HAL_TIM_ConfigClockSource+0x1e4>)
 800aade:	4293      	cmp	r3, r2
 800aae0:	f000 80a9 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1aa>
 800aae4:	4a62      	ldr	r2, [pc, #392]	@ (800ac70 <HAL_TIM_ConfigClockSource+0x1e4>)
 800aae6:	4293      	cmp	r3, r2
 800aae8:	f200 80ae 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800aaec:	4a61      	ldr	r2, [pc, #388]	@ (800ac74 <HAL_TIM_ConfigClockSource+0x1e8>)
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	f000 80a1 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1aa>
 800aaf4:	4a5f      	ldr	r2, [pc, #380]	@ (800ac74 <HAL_TIM_ConfigClockSource+0x1e8>)
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	f200 80a6 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800aafc:	4a5e      	ldr	r2, [pc, #376]	@ (800ac78 <HAL_TIM_ConfigClockSource+0x1ec>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	f000 8099 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1aa>
 800ab04:	4a5c      	ldr	r2, [pc, #368]	@ (800ac78 <HAL_TIM_ConfigClockSource+0x1ec>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	f200 809e 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800ab0c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ab10:	f000 8091 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1aa>
 800ab14:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ab18:	f200 8096 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800ab1c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab20:	f000 8089 	beq.w	800ac36 <HAL_TIM_ConfigClockSource+0x1aa>
 800ab24:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab28:	f200 808e 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800ab2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab30:	d03e      	beq.n	800abb0 <HAL_TIM_ConfigClockSource+0x124>
 800ab32:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab36:	f200 8087 	bhi.w	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800ab3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab3e:	f000 8086 	beq.w	800ac4e <HAL_TIM_ConfigClockSource+0x1c2>
 800ab42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab46:	d87f      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800ab48:	2b70      	cmp	r3, #112	@ 0x70
 800ab4a:	d01a      	beq.n	800ab82 <HAL_TIM_ConfigClockSource+0xf6>
 800ab4c:	2b70      	cmp	r3, #112	@ 0x70
 800ab4e:	d87b      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800ab50:	2b60      	cmp	r3, #96	@ 0x60
 800ab52:	d050      	beq.n	800abf6 <HAL_TIM_ConfigClockSource+0x16a>
 800ab54:	2b60      	cmp	r3, #96	@ 0x60
 800ab56:	d877      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800ab58:	2b50      	cmp	r3, #80	@ 0x50
 800ab5a:	d03c      	beq.n	800abd6 <HAL_TIM_ConfigClockSource+0x14a>
 800ab5c:	2b50      	cmp	r3, #80	@ 0x50
 800ab5e:	d873      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800ab60:	2b40      	cmp	r3, #64	@ 0x40
 800ab62:	d058      	beq.n	800ac16 <HAL_TIM_ConfigClockSource+0x18a>
 800ab64:	2b40      	cmp	r3, #64	@ 0x40
 800ab66:	d86f      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800ab68:	2b30      	cmp	r3, #48	@ 0x30
 800ab6a:	d064      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x1aa>
 800ab6c:	2b30      	cmp	r3, #48	@ 0x30
 800ab6e:	d86b      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800ab70:	2b20      	cmp	r3, #32
 800ab72:	d060      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x1aa>
 800ab74:	2b20      	cmp	r3, #32
 800ab76:	d867      	bhi.n	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d05c      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x1aa>
 800ab7c:	2b10      	cmp	r3, #16
 800ab7e:	d05a      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x1aa>
 800ab80:	e062      	b.n	800ac48 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6818      	ldr	r0, [r3, #0]
 800ab86:	683b      	ldr	r3, [r7, #0]
 800ab88:	6899      	ldr	r1, [r3, #8]
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	685a      	ldr	r2, [r3, #4]
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	68db      	ldr	r3, [r3, #12]
 800ab92:	f000 f9c9 	bl	800af28 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ab9e:	68bb      	ldr	r3, [r7, #8]
 800aba0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800aba4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	68ba      	ldr	r2, [r7, #8]
 800abac:	609a      	str	r2, [r3, #8]
      break;
 800abae:	e04f      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	6818      	ldr	r0, [r3, #0]
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	6899      	ldr	r1, [r3, #8]
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	685a      	ldr	r2, [r3, #4]
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	68db      	ldr	r3, [r3, #12]
 800abc0:	f000 f9b2 	bl	800af28 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	689a      	ldr	r2, [r3, #8]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800abd2:	609a      	str	r2, [r3, #8]
      break;
 800abd4:	e03c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	6818      	ldr	r0, [r3, #0]
 800abda:	683b      	ldr	r3, [r7, #0]
 800abdc:	6859      	ldr	r1, [r3, #4]
 800abde:	683b      	ldr	r3, [r7, #0]
 800abe0:	68db      	ldr	r3, [r3, #12]
 800abe2:	461a      	mov	r2, r3
 800abe4:	f000 f922 	bl	800ae2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	2150      	movs	r1, #80	@ 0x50
 800abee:	4618      	mov	r0, r3
 800abf0:	f000 f97c 	bl	800aeec <TIM_ITRx_SetConfig>
      break;
 800abf4:	e02c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6818      	ldr	r0, [r3, #0]
 800abfa:	683b      	ldr	r3, [r7, #0]
 800abfc:	6859      	ldr	r1, [r3, #4]
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	68db      	ldr	r3, [r3, #12]
 800ac02:	461a      	mov	r2, r3
 800ac04:	f000 f941 	bl	800ae8a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ac08:	687b      	ldr	r3, [r7, #4]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	2160      	movs	r1, #96	@ 0x60
 800ac0e:	4618      	mov	r0, r3
 800ac10:	f000 f96c 	bl	800aeec <TIM_ITRx_SetConfig>
      break;
 800ac14:	e01c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6818      	ldr	r0, [r3, #0]
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	6859      	ldr	r1, [r3, #4]
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	68db      	ldr	r3, [r3, #12]
 800ac22:	461a      	mov	r2, r3
 800ac24:	f000 f902 	bl	800ae2c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	2140      	movs	r1, #64	@ 0x40
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f000 f95c 	bl	800aeec <TIM_ITRx_SetConfig>
      break;
 800ac34:	e00c      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	681a      	ldr	r2, [r3, #0]
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4619      	mov	r1, r3
 800ac40:	4610      	mov	r0, r2
 800ac42:	f000 f953 	bl	800aeec <TIM_ITRx_SetConfig>
      break;
 800ac46:	e003      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 800ac48:	2301      	movs	r3, #1
 800ac4a:	73fb      	strb	r3, [r7, #15]
      break;
 800ac4c:	e000      	b.n	800ac50 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 800ac4e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2201      	movs	r2, #1
 800ac54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	2200      	movs	r2, #0
 800ac5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ac60:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac62:	4618      	mov	r0, r3
 800ac64:	3710      	adds	r7, #16
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	bf00      	nop
 800ac6c:	ffceff88 	.word	0xffceff88
 800ac70:	00100040 	.word	0x00100040
 800ac74:	00100030 	.word	0x00100030
 800ac78:	00100020 	.word	0x00100020

0800ac7c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b083      	sub	sp, #12
 800ac80:	af00      	add	r7, sp, #0
 800ac82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800ac84:	bf00      	nop
 800ac86:	370c      	adds	r7, #12
 800ac88:	46bd      	mov	sp, r7
 800ac8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8e:	4770      	bx	lr

0800ac90 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b083      	sub	sp, #12
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ac98:	bf00      	nop
 800ac9a:	370c      	adds	r7, #12
 800ac9c:	46bd      	mov	sp, r7
 800ac9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca2:	4770      	bx	lr

0800aca4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b083      	sub	sp, #12
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800acac:	bf00      	nop
 800acae:	370c      	adds	r7, #12
 800acb0:	46bd      	mov	sp, r7
 800acb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb6:	4770      	bx	lr

0800acb8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800acb8:	b480      	push	{r7}
 800acba:	b083      	sub	sp, #12
 800acbc:	af00      	add	r7, sp, #0
 800acbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800acc0:	bf00      	nop
 800acc2:	370c      	adds	r7, #12
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr

0800accc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800accc:	b480      	push	{r7}
 800acce:	b083      	sub	sp, #12
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800acd4:	bf00      	nop
 800acd6:	370c      	adds	r7, #12
 800acd8:	46bd      	mov	sp, r7
 800acda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acde:	4770      	bx	lr

0800ace0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ace0:	b480      	push	{r7}
 800ace2:	b085      	sub	sp, #20
 800ace4:	af00      	add	r7, sp, #0
 800ace6:	6078      	str	r0, [r7, #4]
 800ace8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	4a44      	ldr	r2, [pc, #272]	@ (800ae04 <TIM_Base_SetConfig+0x124>)
 800acf4:	4293      	cmp	r3, r2
 800acf6:	d013      	beq.n	800ad20 <TIM_Base_SetConfig+0x40>
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800acfe:	d00f      	beq.n	800ad20 <TIM_Base_SetConfig+0x40>
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	4a41      	ldr	r2, [pc, #260]	@ (800ae08 <TIM_Base_SetConfig+0x128>)
 800ad04:	4293      	cmp	r3, r2
 800ad06:	d00b      	beq.n	800ad20 <TIM_Base_SetConfig+0x40>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	4a40      	ldr	r2, [pc, #256]	@ (800ae0c <TIM_Base_SetConfig+0x12c>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d007      	beq.n	800ad20 <TIM_Base_SetConfig+0x40>
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	4a3f      	ldr	r2, [pc, #252]	@ (800ae10 <TIM_Base_SetConfig+0x130>)
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d003      	beq.n	800ad20 <TIM_Base_SetConfig+0x40>
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	4a3e      	ldr	r2, [pc, #248]	@ (800ae14 <TIM_Base_SetConfig+0x134>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d108      	bne.n	800ad32 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad26:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ad28:	683b      	ldr	r3, [r7, #0]
 800ad2a:	685b      	ldr	r3, [r3, #4]
 800ad2c:	68fa      	ldr	r2, [r7, #12]
 800ad2e:	4313      	orrs	r3, r2
 800ad30:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	4a33      	ldr	r2, [pc, #204]	@ (800ae04 <TIM_Base_SetConfig+0x124>)
 800ad36:	4293      	cmp	r3, r2
 800ad38:	d027      	beq.n	800ad8a <TIM_Base_SetConfig+0xaa>
 800ad3a:	687b      	ldr	r3, [r7, #4]
 800ad3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad40:	d023      	beq.n	800ad8a <TIM_Base_SetConfig+0xaa>
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	4a30      	ldr	r2, [pc, #192]	@ (800ae08 <TIM_Base_SetConfig+0x128>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d01f      	beq.n	800ad8a <TIM_Base_SetConfig+0xaa>
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	4a2f      	ldr	r2, [pc, #188]	@ (800ae0c <TIM_Base_SetConfig+0x12c>)
 800ad4e:	4293      	cmp	r3, r2
 800ad50:	d01b      	beq.n	800ad8a <TIM_Base_SetConfig+0xaa>
 800ad52:	687b      	ldr	r3, [r7, #4]
 800ad54:	4a2e      	ldr	r2, [pc, #184]	@ (800ae10 <TIM_Base_SetConfig+0x130>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d017      	beq.n	800ad8a <TIM_Base_SetConfig+0xaa>
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	4a2d      	ldr	r2, [pc, #180]	@ (800ae14 <TIM_Base_SetConfig+0x134>)
 800ad5e:	4293      	cmp	r3, r2
 800ad60:	d013      	beq.n	800ad8a <TIM_Base_SetConfig+0xaa>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	4a2c      	ldr	r2, [pc, #176]	@ (800ae18 <TIM_Base_SetConfig+0x138>)
 800ad66:	4293      	cmp	r3, r2
 800ad68:	d00f      	beq.n	800ad8a <TIM_Base_SetConfig+0xaa>
 800ad6a:	687b      	ldr	r3, [r7, #4]
 800ad6c:	4a2b      	ldr	r2, [pc, #172]	@ (800ae1c <TIM_Base_SetConfig+0x13c>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d00b      	beq.n	800ad8a <TIM_Base_SetConfig+0xaa>
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	4a2a      	ldr	r2, [pc, #168]	@ (800ae20 <TIM_Base_SetConfig+0x140>)
 800ad76:	4293      	cmp	r3, r2
 800ad78:	d007      	beq.n	800ad8a <TIM_Base_SetConfig+0xaa>
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	4a29      	ldr	r2, [pc, #164]	@ (800ae24 <TIM_Base_SetConfig+0x144>)
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	d003      	beq.n	800ad8a <TIM_Base_SetConfig+0xaa>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	4a28      	ldr	r2, [pc, #160]	@ (800ae28 <TIM_Base_SetConfig+0x148>)
 800ad86:	4293      	cmp	r3, r2
 800ad88:	d108      	bne.n	800ad9c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ad90:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	68db      	ldr	r3, [r3, #12]
 800ad96:	68fa      	ldr	r2, [r7, #12]
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	695b      	ldr	r3, [r3, #20]
 800ada6:	4313      	orrs	r3, r2
 800ada8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	68fa      	ldr	r2, [r7, #12]
 800adae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	689a      	ldr	r2, [r3, #8]
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800adb8:	683b      	ldr	r3, [r7, #0]
 800adba:	681a      	ldr	r2, [r3, #0]
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	4a10      	ldr	r2, [pc, #64]	@ (800ae04 <TIM_Base_SetConfig+0x124>)
 800adc4:	4293      	cmp	r3, r2
 800adc6:	d00f      	beq.n	800ade8 <TIM_Base_SetConfig+0x108>
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	4a12      	ldr	r2, [pc, #72]	@ (800ae14 <TIM_Base_SetConfig+0x134>)
 800adcc:	4293      	cmp	r3, r2
 800adce:	d00b      	beq.n	800ade8 <TIM_Base_SetConfig+0x108>
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	4a11      	ldr	r2, [pc, #68]	@ (800ae18 <TIM_Base_SetConfig+0x138>)
 800add4:	4293      	cmp	r3, r2
 800add6:	d007      	beq.n	800ade8 <TIM_Base_SetConfig+0x108>
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	4a10      	ldr	r2, [pc, #64]	@ (800ae1c <TIM_Base_SetConfig+0x13c>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d003      	beq.n	800ade8 <TIM_Base_SetConfig+0x108>
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	4a0f      	ldr	r2, [pc, #60]	@ (800ae20 <TIM_Base_SetConfig+0x140>)
 800ade4:	4293      	cmp	r3, r2
 800ade6:	d103      	bne.n	800adf0 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	691a      	ldr	r2, [r3, #16]
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	2201      	movs	r2, #1
 800adf4:	615a      	str	r2, [r3, #20]
}
 800adf6:	bf00      	nop
 800adf8:	3714      	adds	r7, #20
 800adfa:	46bd      	mov	sp, r7
 800adfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae00:	4770      	bx	lr
 800ae02:	bf00      	nop
 800ae04:	40010000 	.word	0x40010000
 800ae08:	40000400 	.word	0x40000400
 800ae0c:	40000800 	.word	0x40000800
 800ae10:	40000c00 	.word	0x40000c00
 800ae14:	40010400 	.word	0x40010400
 800ae18:	40014000 	.word	0x40014000
 800ae1c:	40014400 	.word	0x40014400
 800ae20:	40014800 	.word	0x40014800
 800ae24:	4000e000 	.word	0x4000e000
 800ae28:	4000e400 	.word	0x4000e400

0800ae2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b087      	sub	sp, #28
 800ae30:	af00      	add	r7, sp, #0
 800ae32:	60f8      	str	r0, [r7, #12]
 800ae34:	60b9      	str	r1, [r7, #8]
 800ae36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	6a1b      	ldr	r3, [r3, #32]
 800ae3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	6a1b      	ldr	r3, [r3, #32]
 800ae42:	f023 0201 	bic.w	r2, r3, #1
 800ae46:	68fb      	ldr	r3, [r7, #12]
 800ae48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	699b      	ldr	r3, [r3, #24]
 800ae4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800ae50:	693b      	ldr	r3, [r7, #16]
 800ae52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800ae56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	011b      	lsls	r3, r3, #4
 800ae5c:	693a      	ldr	r2, [r7, #16]
 800ae5e:	4313      	orrs	r3, r2
 800ae60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800ae62:	697b      	ldr	r3, [r7, #20]
 800ae64:	f023 030a 	bic.w	r3, r3, #10
 800ae68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800ae6a:	697a      	ldr	r2, [r7, #20]
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	4313      	orrs	r3, r2
 800ae70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	693a      	ldr	r2, [r7, #16]
 800ae76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800ae78:	68fb      	ldr	r3, [r7, #12]
 800ae7a:	697a      	ldr	r2, [r7, #20]
 800ae7c:	621a      	str	r2, [r3, #32]
}
 800ae7e:	bf00      	nop
 800ae80:	371c      	adds	r7, #28
 800ae82:	46bd      	mov	sp, r7
 800ae84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae88:	4770      	bx	lr

0800ae8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ae8a:	b480      	push	{r7}
 800ae8c:	b087      	sub	sp, #28
 800ae8e:	af00      	add	r7, sp, #0
 800ae90:	60f8      	str	r0, [r7, #12]
 800ae92:	60b9      	str	r1, [r7, #8]
 800ae94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	6a1b      	ldr	r3, [r3, #32]
 800ae9a:	f023 0210 	bic.w	r2, r3, #16
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	699b      	ldr	r3, [r3, #24]
 800aea6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	6a1b      	ldr	r3, [r3, #32]
 800aeac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aeae:	697b      	ldr	r3, [r7, #20]
 800aeb0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800aeb4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	031b      	lsls	r3, r3, #12
 800aeba:	697a      	ldr	r2, [r7, #20]
 800aebc:	4313      	orrs	r3, r2
 800aebe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800aec6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	011b      	lsls	r3, r3, #4
 800aecc:	693a      	ldr	r2, [r7, #16]
 800aece:	4313      	orrs	r3, r2
 800aed0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	697a      	ldr	r2, [r7, #20]
 800aed6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	693a      	ldr	r2, [r7, #16]
 800aedc:	621a      	str	r2, [r3, #32]
}
 800aede:	bf00      	nop
 800aee0:	371c      	adds	r7, #28
 800aee2:	46bd      	mov	sp, r7
 800aee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aee8:	4770      	bx	lr
	...

0800aeec <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800aeec:	b480      	push	{r7}
 800aeee:	b085      	sub	sp, #20
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
 800aef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	689b      	ldr	r3, [r3, #8]
 800aefa:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aefc:	68fa      	ldr	r2, [r7, #12]
 800aefe:	4b09      	ldr	r3, [pc, #36]	@ (800af24 <TIM_ITRx_SetConfig+0x38>)
 800af00:	4013      	ands	r3, r2
 800af02:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800af04:	683a      	ldr	r2, [r7, #0]
 800af06:	68fb      	ldr	r3, [r7, #12]
 800af08:	4313      	orrs	r3, r2
 800af0a:	f043 0307 	orr.w	r3, r3, #7
 800af0e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	68fa      	ldr	r2, [r7, #12]
 800af14:	609a      	str	r2, [r3, #8]
}
 800af16:	bf00      	nop
 800af18:	3714      	adds	r7, #20
 800af1a:	46bd      	mov	sp, r7
 800af1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af20:	4770      	bx	lr
 800af22:	bf00      	nop
 800af24:	ffcfff8f 	.word	0xffcfff8f

0800af28 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800af28:	b480      	push	{r7}
 800af2a:	b087      	sub	sp, #28
 800af2c:	af00      	add	r7, sp, #0
 800af2e:	60f8      	str	r0, [r7, #12]
 800af30:	60b9      	str	r1, [r7, #8]
 800af32:	607a      	str	r2, [r7, #4]
 800af34:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	689b      	ldr	r3, [r3, #8]
 800af3a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800af3c:	697b      	ldr	r3, [r7, #20]
 800af3e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800af42:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800af44:	683b      	ldr	r3, [r7, #0]
 800af46:	021a      	lsls	r2, r3, #8
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	431a      	orrs	r2, r3
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	4313      	orrs	r3, r2
 800af50:	697a      	ldr	r2, [r7, #20]
 800af52:	4313      	orrs	r3, r2
 800af54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	697a      	ldr	r2, [r7, #20]
 800af5a:	609a      	str	r2, [r3, #8]
}
 800af5c:	bf00      	nop
 800af5e:	371c      	adds	r7, #28
 800af60:	46bd      	mov	sp, r7
 800af62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af66:	4770      	bx	lr

0800af68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800af68:	b480      	push	{r7}
 800af6a:	b085      	sub	sp, #20
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800af78:	2b01      	cmp	r3, #1
 800af7a:	d101      	bne.n	800af80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800af7c:	2302      	movs	r3, #2
 800af7e:	e077      	b.n	800b070 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	2201      	movs	r2, #1
 800af84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2202      	movs	r2, #2
 800af8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	685b      	ldr	r3, [r3, #4]
 800af96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	689b      	ldr	r3, [r3, #8]
 800af9e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	4a35      	ldr	r2, [pc, #212]	@ (800b07c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800afa6:	4293      	cmp	r3, r2
 800afa8:	d004      	beq.n	800afb4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	4a34      	ldr	r2, [pc, #208]	@ (800b080 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800afb0:	4293      	cmp	r3, r2
 800afb2:	d108      	bne.n	800afc6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800afb4:	68fb      	ldr	r3, [r7, #12]
 800afb6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800afba:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	685b      	ldr	r3, [r3, #4]
 800afc0:	68fa      	ldr	r2, [r7, #12]
 800afc2:	4313      	orrs	r3, r2
 800afc4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800afcc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	4313      	orrs	r3, r2
 800afd6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	68fa      	ldr	r2, [r7, #12]
 800afde:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	4a25      	ldr	r2, [pc, #148]	@ (800b07c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800afe6:	4293      	cmp	r3, r2
 800afe8:	d02c      	beq.n	800b044 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	681b      	ldr	r3, [r3, #0]
 800afee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aff2:	d027      	beq.n	800b044 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	4a22      	ldr	r2, [pc, #136]	@ (800b084 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800affa:	4293      	cmp	r3, r2
 800affc:	d022      	beq.n	800b044 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	4a21      	ldr	r2, [pc, #132]	@ (800b088 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b004:	4293      	cmp	r3, r2
 800b006:	d01d      	beq.n	800b044 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	4a1f      	ldr	r2, [pc, #124]	@ (800b08c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b00e:	4293      	cmp	r3, r2
 800b010:	d018      	beq.n	800b044 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	4a1a      	ldr	r2, [pc, #104]	@ (800b080 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b018:	4293      	cmp	r3, r2
 800b01a:	d013      	beq.n	800b044 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	4a1b      	ldr	r2, [pc, #108]	@ (800b090 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b022:	4293      	cmp	r3, r2
 800b024:	d00e      	beq.n	800b044 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	4a1a      	ldr	r2, [pc, #104]	@ (800b094 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800b02c:	4293      	cmp	r3, r2
 800b02e:	d009      	beq.n	800b044 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	4a18      	ldr	r2, [pc, #96]	@ (800b098 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800b036:	4293      	cmp	r3, r2
 800b038:	d004      	beq.n	800b044 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	4a17      	ldr	r2, [pc, #92]	@ (800b09c <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800b040:	4293      	cmp	r3, r2
 800b042:	d10c      	bne.n	800b05e <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b044:	68bb      	ldr	r3, [r7, #8]
 800b046:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b04a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	689b      	ldr	r3, [r3, #8]
 800b050:	68ba      	ldr	r2, [r7, #8]
 800b052:	4313      	orrs	r3, r2
 800b054:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	68ba      	ldr	r2, [r7, #8]
 800b05c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2201      	movs	r2, #1
 800b062:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	2200      	movs	r2, #0
 800b06a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b06e:	2300      	movs	r3, #0
}
 800b070:	4618      	mov	r0, r3
 800b072:	3714      	adds	r7, #20
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr
 800b07c:	40010000 	.word	0x40010000
 800b080:	40010400 	.word	0x40010400
 800b084:	40000400 	.word	0x40000400
 800b088:	40000800 	.word	0x40000800
 800b08c:	40000c00 	.word	0x40000c00
 800b090:	40001800 	.word	0x40001800
 800b094:	40014000 	.word	0x40014000
 800b098:	4000e000 	.word	0x4000e000
 800b09c:	4000e400 	.word	0x4000e400

0800b0a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b0a0:	b480      	push	{r7}
 800b0a2:	b083      	sub	sp, #12
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b0a8:	bf00      	nop
 800b0aa:	370c      	adds	r7, #12
 800b0ac:	46bd      	mov	sp, r7
 800b0ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b2:	4770      	bx	lr

0800b0b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b083      	sub	sp, #12
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b0bc:	bf00      	nop
 800b0be:	370c      	adds	r7, #12
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0c6:	4770      	bx	lr

0800b0c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	b083      	sub	sp, #12
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b0d0:	bf00      	nop
 800b0d2:	370c      	adds	r7, #12
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0da:	4770      	bx	lr

0800b0dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b0dc:	b580      	push	{r7, lr}
 800b0de:	b082      	sub	sp, #8
 800b0e0:	af00      	add	r7, sp, #0
 800b0e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d101      	bne.n	800b0ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b0ea:	2301      	movs	r3, #1
 800b0ec:	e042      	b.n	800b174 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d106      	bne.n	800b106 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f7f8 fa21 	bl	8003548 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	2224      	movs	r2, #36	@ 0x24
 800b10a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  __HAL_UART_DISABLE(huart);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	681a      	ldr	r2, [r3, #0]
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	f022 0201 	bic.w	r2, r2, #1
 800b11c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b11e:	6878      	ldr	r0, [r7, #4]
 800b120:	f000 fcd6 	bl	800bad0 <UART_SetConfig>
 800b124:	4603      	mov	r3, r0
 800b126:	2b01      	cmp	r3, #1
 800b128:	d101      	bne.n	800b12e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800b12a:	2301      	movs	r3, #1
 800b12c:	e022      	b.n	800b174 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b132:	2b00      	cmp	r3, #0
 800b134:	d002      	beq.n	800b13c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f001 fb36 	bl	800c7a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	681b      	ldr	r3, [r3, #0]
 800b140:	685a      	ldr	r2, [r3, #4]
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b14a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	689a      	ldr	r2, [r3, #8]
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b15a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	681a      	ldr	r2, [r3, #0]
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	f042 0201 	orr.w	r2, r2, #1
 800b16a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b16c:	6878      	ldr	r0, [r7, #4]
 800b16e:	f001 fbbd 	bl	800c8ec <UART_CheckIdleState>
 800b172:	4603      	mov	r3, r0
}
 800b174:	4618      	mov	r0, r3
 800b176:	3708      	adds	r7, #8
 800b178:	46bd      	mov	sp, r7
 800b17a:	bd80      	pop	{r7, pc}

0800b17c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b17c:	b580      	push	{r7, lr}
 800b17e:	b08a      	sub	sp, #40	@ 0x28
 800b180:	af02      	add	r7, sp, #8
 800b182:	60f8      	str	r0, [r7, #12]
 800b184:	60b9      	str	r1, [r7, #8]
 800b186:	603b      	str	r3, [r7, #0]
 800b188:	4613      	mov	r3, r2
 800b18a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800b192:	2b20      	cmp	r3, #32
 800b194:	f040 8083 	bne.w	800b29e <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800b198:	68bb      	ldr	r3, [r7, #8]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d002      	beq.n	800b1a4 <HAL_UART_Transmit+0x28>
 800b19e:	88fb      	ldrh	r3, [r7, #6]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d101      	bne.n	800b1a8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800b1a4:	2301      	movs	r3, #1
 800b1a6:	e07b      	b.n	800b2a0 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800b1ae:	2b01      	cmp	r3, #1
 800b1b0:	d101      	bne.n	800b1b6 <HAL_UART_Transmit+0x3a>
 800b1b2:	2302      	movs	r3, #2
 800b1b4:	e074      	b.n	800b2a0 <HAL_UART_Transmit+0x124>
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	2201      	movs	r2, #1
 800b1ba:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1be:	68fb      	ldr	r3, [r7, #12]
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	2221      	movs	r2, #33	@ 0x21
 800b1ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b1ce:	f7f8 fccd 	bl	8003b6c <HAL_GetTick>
 800b1d2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	88fa      	ldrh	r2, [r7, #6]
 800b1d8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	88fa      	ldrh	r2, [r7, #6]
 800b1e0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	689b      	ldr	r3, [r3, #8]
 800b1e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b1ec:	d108      	bne.n	800b200 <HAL_UART_Transmit+0x84>
 800b1ee:	68fb      	ldr	r3, [r7, #12]
 800b1f0:	691b      	ldr	r3, [r3, #16]
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d104      	bne.n	800b200 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800b1f6:	2300      	movs	r3, #0
 800b1f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b1fa:	68bb      	ldr	r3, [r7, #8]
 800b1fc:	61bb      	str	r3, [r7, #24]
 800b1fe:	e003      	b.n	800b208 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 800b200:	68bb      	ldr	r3, [r7, #8]
 800b202:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b204:	2300      	movs	r3, #0
 800b206:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	2200      	movs	r2, #0
 800b20c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    while (huart->TxXferCount > 0U)
 800b210:	e02c      	b.n	800b26c <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	9300      	str	r3, [sp, #0]
 800b216:	697b      	ldr	r3, [r7, #20]
 800b218:	2200      	movs	r2, #0
 800b21a:	2180      	movs	r1, #128	@ 0x80
 800b21c:	68f8      	ldr	r0, [r7, #12]
 800b21e:	f001 fbb0 	bl	800c982 <UART_WaitOnFlagUntilTimeout>
 800b222:	4603      	mov	r3, r0
 800b224:	2b00      	cmp	r3, #0
 800b226:	d001      	beq.n	800b22c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 800b228:	2303      	movs	r3, #3
 800b22a:	e039      	b.n	800b2a0 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 800b22c:	69fb      	ldr	r3, [r7, #28]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d10b      	bne.n	800b24a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b232:	69bb      	ldr	r3, [r7, #24]
 800b234:	881b      	ldrh	r3, [r3, #0]
 800b236:	461a      	mov	r2, r3
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b240:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b242:	69bb      	ldr	r3, [r7, #24]
 800b244:	3302      	adds	r3, #2
 800b246:	61bb      	str	r3, [r7, #24]
 800b248:	e007      	b.n	800b25a <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b24a:	69fb      	ldr	r3, [r7, #28]
 800b24c:	781a      	ldrb	r2, [r3, #0]
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b254:	69fb      	ldr	r3, [r7, #28]
 800b256:	3301      	adds	r3, #1
 800b258:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b25a:	68fb      	ldr	r3, [r7, #12]
 800b25c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b260:	b29b      	uxth	r3, r3
 800b262:	3b01      	subs	r3, #1
 800b264:	b29a      	uxth	r2, r3
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b272:	b29b      	uxth	r3, r3
 800b274:	2b00      	cmp	r3, #0
 800b276:	d1cc      	bne.n	800b212 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	9300      	str	r3, [sp, #0]
 800b27c:	697b      	ldr	r3, [r7, #20]
 800b27e:	2200      	movs	r2, #0
 800b280:	2140      	movs	r1, #64	@ 0x40
 800b282:	68f8      	ldr	r0, [r7, #12]
 800b284:	f001 fb7d 	bl	800c982 <UART_WaitOnFlagUntilTimeout>
 800b288:	4603      	mov	r3, r0
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d001      	beq.n	800b292 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 800b28e:	2303      	movs	r3, #3
 800b290:	e006      	b.n	800b2a0 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	2220      	movs	r2, #32
 800b296:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
 800b29a:	2300      	movs	r3, #0
 800b29c:	e000      	b.n	800b2a0 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 800b29e:	2302      	movs	r3, #2
  }
}
 800b2a0:	4618      	mov	r0, r3
 800b2a2:	3720      	adds	r7, #32
 800b2a4:	46bd      	mov	sp, r7
 800b2a6:	bd80      	pop	{r7, pc}

0800b2a8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b2a8:	b580      	push	{r7, lr}
 800b2aa:	b08a      	sub	sp, #40	@ 0x28
 800b2ac:	af00      	add	r7, sp, #0
 800b2ae:	60f8      	str	r0, [r7, #12]
 800b2b0:	60b9      	str	r1, [r7, #8]
 800b2b2:	4613      	mov	r3, r2
 800b2b4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b2bc:	2b20      	cmp	r3, #32
 800b2be:	d142      	bne.n	800b346 <HAL_UART_Receive_IT+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800b2c0:	68bb      	ldr	r3, [r7, #8]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d002      	beq.n	800b2cc <HAL_UART_Receive_IT+0x24>
 800b2c6:	88fb      	ldrh	r3, [r7, #6]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d101      	bne.n	800b2d0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	e03b      	b.n	800b348 <HAL_UART_Receive_IT+0xa0>
    }

    __HAL_LOCK(huart);
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800b2d6:	2b01      	cmp	r3, #1
 800b2d8:	d101      	bne.n	800b2de <HAL_UART_Receive_IT+0x36>
 800b2da:	2302      	movs	r3, #2
 800b2dc:	e034      	b.n	800b348 <HAL_UART_Receive_IT+0xa0>
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	2201      	movs	r2, #1
 800b2e2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	4a17      	ldr	r2, [pc, #92]	@ (800b350 <HAL_UART_Receive_IT+0xa8>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d01f      	beq.n	800b336 <HAL_UART_Receive_IT+0x8e>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b300:	2b00      	cmp	r3, #0
 800b302:	d018      	beq.n	800b336 <HAL_UART_Receive_IT+0x8e>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b30a:	697b      	ldr	r3, [r7, #20]
 800b30c:	e853 3f00 	ldrex	r3, [r3]
 800b310:	613b      	str	r3, [r7, #16]
   return(result);
 800b312:	693b      	ldr	r3, [r7, #16]
 800b314:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b318:	627b      	str	r3, [r7, #36]	@ 0x24
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	681b      	ldr	r3, [r3, #0]
 800b31e:	461a      	mov	r2, r3
 800b320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b322:	623b      	str	r3, [r7, #32]
 800b324:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b326:	69f9      	ldr	r1, [r7, #28]
 800b328:	6a3a      	ldr	r2, [r7, #32]
 800b32a:	e841 2300 	strex	r3, r2, [r1]
 800b32e:	61bb      	str	r3, [r7, #24]
   return(result);
 800b330:	69bb      	ldr	r3, [r7, #24]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d1e6      	bne.n	800b304 <HAL_UART_Receive_IT+0x5c>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b336:	88fb      	ldrh	r3, [r7, #6]
 800b338:	461a      	mov	r2, r3
 800b33a:	68b9      	ldr	r1, [r7, #8]
 800b33c:	68f8      	ldr	r0, [r7, #12]
 800b33e:	f001 fbe9 	bl	800cb14 <UART_Start_Receive_IT>
 800b342:	4603      	mov	r3, r0
 800b344:	e000      	b.n	800b348 <HAL_UART_Receive_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b346:	2302      	movs	r3, #2
  }
}
 800b348:	4618      	mov	r0, r3
 800b34a:	3728      	adds	r7, #40	@ 0x28
 800b34c:	46bd      	mov	sp, r7
 800b34e:	bd80      	pop	{r7, pc}
 800b350:	58000c00 	.word	0x58000c00

0800b354 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b0ba      	sub	sp, #232	@ 0xe8
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	69db      	ldr	r3, [r3, #28]
 800b362:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	689b      	ldr	r3, [r3, #8]
 800b376:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b37a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b37e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b382:	4013      	ands	r3, r2
 800b384:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800b388:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d11b      	bne.n	800b3c8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b390:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b394:	f003 0320 	and.w	r3, r3, #32
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d015      	beq.n	800b3c8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b39c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3a0:	f003 0320 	and.w	r3, r3, #32
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d105      	bne.n	800b3b4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b3a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b3ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d009      	beq.n	800b3c8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	f000 835a 	beq.w	800ba72 <HAL_UART_IRQHandler+0x71e>
      {
        huart->RxISR(huart);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	4798      	blx	r3
      }
      return;
 800b3c6:	e354      	b.n	800ba72 <HAL_UART_IRQHandler+0x71e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b3c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	f000 811f 	beq.w	800b610 <HAL_UART_IRQHandler+0x2bc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b3d2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b3d6:	4b8b      	ldr	r3, [pc, #556]	@ (800b604 <HAL_UART_IRQHandler+0x2b0>)
 800b3d8:	4013      	ands	r3, r2
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d106      	bne.n	800b3ec <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b3de:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b3e2:	4b89      	ldr	r3, [pc, #548]	@ (800b608 <HAL_UART_IRQHandler+0x2b4>)
 800b3e4:	4013      	ands	r3, r2
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	f000 8112 	beq.w	800b610 <HAL_UART_IRQHandler+0x2bc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b3ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b3f0:	f003 0301 	and.w	r3, r3, #1
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d011      	beq.n	800b41c <HAL_UART_IRQHandler+0xc8>
 800b3f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b3fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b400:	2b00      	cmp	r3, #0
 800b402:	d00b      	beq.n	800b41c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	2201      	movs	r2, #1
 800b40a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b412:	f043 0201 	orr.w	r2, r3, #1
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b41c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b420:	f003 0302 	and.w	r3, r3, #2
 800b424:	2b00      	cmp	r3, #0
 800b426:	d011      	beq.n	800b44c <HAL_UART_IRQHandler+0xf8>
 800b428:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b42c:	f003 0301 	and.w	r3, r3, #1
 800b430:	2b00      	cmp	r3, #0
 800b432:	d00b      	beq.n	800b44c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	2202      	movs	r2, #2
 800b43a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b442:	f043 0204 	orr.w	r2, r3, #4
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b44c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b450:	f003 0304 	and.w	r3, r3, #4
 800b454:	2b00      	cmp	r3, #0
 800b456:	d011      	beq.n	800b47c <HAL_UART_IRQHandler+0x128>
 800b458:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b45c:	f003 0301 	and.w	r3, r3, #1
 800b460:	2b00      	cmp	r3, #0
 800b462:	d00b      	beq.n	800b47c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	2204      	movs	r2, #4
 800b46a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b472:	f043 0202 	orr.w	r2, r3, #2
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b47c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b480:	f003 0308 	and.w	r3, r3, #8
 800b484:	2b00      	cmp	r3, #0
 800b486:	d017      	beq.n	800b4b8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b48c:	f003 0320 	and.w	r3, r3, #32
 800b490:	2b00      	cmp	r3, #0
 800b492:	d105      	bne.n	800b4a0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b494:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b498:	4b5a      	ldr	r3, [pc, #360]	@ (800b604 <HAL_UART_IRQHandler+0x2b0>)
 800b49a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d00b      	beq.n	800b4b8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	2208      	movs	r2, #8
 800b4a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b4ae:	f043 0208 	orr.w	r2, r3, #8
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b4b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d012      	beq.n	800b4ea <HAL_UART_IRQHandler+0x196>
 800b4c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b4c8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d00c      	beq.n	800b4ea <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b4d8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b4e0:	f043 0220 	orr.w	r2, r3, #32
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	f000 82c0 	beq.w	800ba76 <HAL_UART_IRQHandler+0x722>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b4f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b4fa:	f003 0320 	and.w	r3, r3, #32
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d013      	beq.n	800b52a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b502:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b506:	f003 0320 	and.w	r3, r3, #32
 800b50a:	2b00      	cmp	r3, #0
 800b50c:	d105      	bne.n	800b51a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b50e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b512:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b516:	2b00      	cmp	r3, #0
 800b518:	d007      	beq.n	800b52a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b51e:	2b00      	cmp	r3, #0
 800b520:	d003      	beq.n	800b52a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b530:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	689b      	ldr	r3, [r3, #8]
 800b53a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b53e:	2b40      	cmp	r3, #64	@ 0x40
 800b540:	d005      	beq.n	800b54e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b542:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b546:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d04f      	beq.n	800b5ee <HAL_UART_IRQHandler+0x29a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f001 fc0a 	bl	800cd68 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	689b      	ldr	r3, [r3, #8]
 800b55a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b55e:	2b40      	cmp	r3, #64	@ 0x40
 800b560:	d141      	bne.n	800b5e6 <HAL_UART_IRQHandler+0x292>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	3308      	adds	r3, #8
 800b568:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b56c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b570:	e853 3f00 	ldrex	r3, [r3]
 800b574:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b578:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b57c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b580:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	3308      	adds	r3, #8
 800b58a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b58e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b592:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b596:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b59a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b59e:	e841 2300 	strex	r3, r2, [r1]
 800b5a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b5a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d1d9      	bne.n	800b562 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d013      	beq.n	800b5de <HAL_UART_IRQHandler+0x28a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b5ba:	4a14      	ldr	r2, [pc, #80]	@ (800b60c <HAL_UART_IRQHandler+0x2b8>)
 800b5bc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b5c2:	4618      	mov	r0, r3
 800b5c4:	f7fa ff72 	bl	80064ac <HAL_DMA_Abort_IT>
 800b5c8:	4603      	mov	r3, r0
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d017      	beq.n	800b5fe <HAL_UART_IRQHandler+0x2aa>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b5d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5d4:	687a      	ldr	r2, [r7, #4]
 800b5d6:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 800b5d8:	4610      	mov	r0, r2
 800b5da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b5dc:	e00f      	b.n	800b5fe <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f000 fa60 	bl	800baa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b5e4:	e00b      	b.n	800b5fe <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b5e6:	6878      	ldr	r0, [r7, #4]
 800b5e8:	f000 fa5c 	bl	800baa4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b5ec:	e007      	b.n	800b5fe <HAL_UART_IRQHandler+0x2aa>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b5ee:	6878      	ldr	r0, [r7, #4]
 800b5f0:	f000 fa58 	bl	800baa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      }
    }
    return;
 800b5fc:	e23b      	b.n	800ba76 <HAL_UART_IRQHandler+0x722>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b5fe:	bf00      	nop
    return;
 800b600:	e239      	b.n	800ba76 <HAL_UART_IRQHandler+0x722>
 800b602:	bf00      	nop
 800b604:	10000001 	.word	0x10000001
 800b608:	04000120 	.word	0x04000120
 800b60c:	0800ce35 	.word	0x0800ce35

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b614:	2b01      	cmp	r3, #1
 800b616:	f040 81ce 	bne.w	800b9b6 <HAL_UART_IRQHandler+0x662>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b61a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b61e:	f003 0310 	and.w	r3, r3, #16
 800b622:	2b00      	cmp	r3, #0
 800b624:	f000 81c7 	beq.w	800b9b6 <HAL_UART_IRQHandler+0x662>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b628:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b62c:	f003 0310 	and.w	r3, r3, #16
 800b630:	2b00      	cmp	r3, #0
 800b632:	f000 81c0 	beq.w	800b9b6 <HAL_UART_IRQHandler+0x662>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	2210      	movs	r2, #16
 800b63c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	689b      	ldr	r3, [r3, #8]
 800b644:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b648:	2b40      	cmp	r3, #64	@ 0x40
 800b64a:	f040 813b 	bne.w	800b8c4 <HAL_UART_IRQHandler+0x570>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	4a8b      	ldr	r2, [pc, #556]	@ (800b884 <HAL_UART_IRQHandler+0x530>)
 800b656:	4293      	cmp	r3, r2
 800b658:	d059      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	4a89      	ldr	r2, [pc, #548]	@ (800b888 <HAL_UART_IRQHandler+0x534>)
 800b662:	4293      	cmp	r3, r2
 800b664:	d053      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	4a87      	ldr	r2, [pc, #540]	@ (800b88c <HAL_UART_IRQHandler+0x538>)
 800b66e:	4293      	cmp	r3, r2
 800b670:	d04d      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	4a85      	ldr	r2, [pc, #532]	@ (800b890 <HAL_UART_IRQHandler+0x53c>)
 800b67a:	4293      	cmp	r3, r2
 800b67c:	d047      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	4a83      	ldr	r2, [pc, #524]	@ (800b894 <HAL_UART_IRQHandler+0x540>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d041      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	4a81      	ldr	r2, [pc, #516]	@ (800b898 <HAL_UART_IRQHandler+0x544>)
 800b692:	4293      	cmp	r3, r2
 800b694:	d03b      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	4a7f      	ldr	r2, [pc, #508]	@ (800b89c <HAL_UART_IRQHandler+0x548>)
 800b69e:	4293      	cmp	r3, r2
 800b6a0:	d035      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	4a7d      	ldr	r2, [pc, #500]	@ (800b8a0 <HAL_UART_IRQHandler+0x54c>)
 800b6aa:	4293      	cmp	r3, r2
 800b6ac:	d02f      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	4a7b      	ldr	r2, [pc, #492]	@ (800b8a4 <HAL_UART_IRQHandler+0x550>)
 800b6b6:	4293      	cmp	r3, r2
 800b6b8:	d029      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b6ba:	687b      	ldr	r3, [r7, #4]
 800b6bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	4a79      	ldr	r2, [pc, #484]	@ (800b8a8 <HAL_UART_IRQHandler+0x554>)
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	d023      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	4a77      	ldr	r2, [pc, #476]	@ (800b8ac <HAL_UART_IRQHandler+0x558>)
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	d01d      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	4a75      	ldr	r2, [pc, #468]	@ (800b8b0 <HAL_UART_IRQHandler+0x55c>)
 800b6da:	4293      	cmp	r3, r2
 800b6dc:	d017      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	4a73      	ldr	r2, [pc, #460]	@ (800b8b4 <HAL_UART_IRQHandler+0x560>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d011      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6ee:	681b      	ldr	r3, [r3, #0]
 800b6f0:	4a71      	ldr	r2, [pc, #452]	@ (800b8b8 <HAL_UART_IRQHandler+0x564>)
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	d00b      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4a6f      	ldr	r2, [pc, #444]	@ (800b8bc <HAL_UART_IRQHandler+0x568>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d005      	beq.n	800b70e <HAL_UART_IRQHandler+0x3ba>
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b706:	681b      	ldr	r3, [r3, #0]
 800b708:	4a6d      	ldr	r2, [pc, #436]	@ (800b8c0 <HAL_UART_IRQHandler+0x56c>)
 800b70a:	4293      	cmp	r3, r2
 800b70c:	d105      	bne.n	800b71a <HAL_UART_IRQHandler+0x3c6>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	685b      	ldr	r3, [r3, #4]
 800b716:	b29b      	uxth	r3, r3
 800b718:	e004      	b.n	800b724 <HAL_UART_IRQHandler+0x3d0>
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b71e:	681b      	ldr	r3, [r3, #0]
 800b720:	685b      	ldr	r3, [r3, #4]
 800b722:	b29b      	uxth	r3, r3
 800b724:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b728:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	f000 81a4 	beq.w	800ba7a <HAL_UART_IRQHandler+0x726>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b738:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b73c:	429a      	cmp	r2, r3
 800b73e:	f080 819c 	bcs.w	800ba7a <HAL_UART_IRQHandler+0x726>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b748:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b750:	69db      	ldr	r3, [r3, #28]
 800b752:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b756:	f000 8086 	beq.w	800b866 <HAL_UART_IRQHandler+0x512>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b762:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b766:	e853 3f00 	ldrex	r3, [r3]
 800b76a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b76e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b772:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b776:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	461a      	mov	r2, r3
 800b780:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b784:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b788:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b78c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b790:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b794:	e841 2300 	strex	r3, r2, [r1]
 800b798:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b79c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d1da      	bne.n	800b75a <HAL_UART_IRQHandler+0x406>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	3308      	adds	r3, #8
 800b7aa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7ac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b7ae:	e853 3f00 	ldrex	r3, [r3]
 800b7b2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b7b4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b7b6:	f023 0301 	bic.w	r3, r3, #1
 800b7ba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	681b      	ldr	r3, [r3, #0]
 800b7c2:	3308      	adds	r3, #8
 800b7c4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b7c8:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b7cc:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b7ce:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b7d0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b7d4:	e841 2300 	strex	r3, r2, [r1]
 800b7d8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b7da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d1e1      	bne.n	800b7a4 <HAL_UART_IRQHandler+0x450>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	3308      	adds	r3, #8
 800b7e6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b7e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b7ea:	e853 3f00 	ldrex	r3, [r3]
 800b7ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b7f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b7f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b7f6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	3308      	adds	r3, #8
 800b800:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b804:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b806:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b808:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b80a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b80c:	e841 2300 	strex	r3, r2, [r1]
 800b810:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b812:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b814:	2b00      	cmp	r3, #0
 800b816:	d1e3      	bne.n	800b7e0 <HAL_UART_IRQHandler+0x48c>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	2220      	movs	r2, #32
 800b81c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2200      	movs	r2, #0
 800b824:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b826:	687b      	ldr	r3, [r7, #4]
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b82c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b82e:	e853 3f00 	ldrex	r3, [r3]
 800b832:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b834:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b836:	f023 0310 	bic.w	r3, r3, #16
 800b83a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	461a      	mov	r2, r3
 800b844:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b848:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b84a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b84c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b84e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b850:	e841 2300 	strex	r3, r2, [r1]
 800b854:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b856:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d1e4      	bne.n	800b826 <HAL_UART_IRQHandler+0x4d2>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800b860:	4618      	mov	r0, r3
 800b862:	f7fa fb05 	bl	8005e70 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b872:	b29b      	uxth	r3, r3
 800b874:	1ad3      	subs	r3, r2, r3
 800b876:	b29b      	uxth	r3, r3
 800b878:	4619      	mov	r1, r3
 800b87a:	6878      	ldr	r0, [r7, #4]
 800b87c:	f000 f91c 	bl	800bab8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b880:	e0fb      	b.n	800ba7a <HAL_UART_IRQHandler+0x726>
 800b882:	bf00      	nop
 800b884:	40020010 	.word	0x40020010
 800b888:	40020028 	.word	0x40020028
 800b88c:	40020040 	.word	0x40020040
 800b890:	40020058 	.word	0x40020058
 800b894:	40020070 	.word	0x40020070
 800b898:	40020088 	.word	0x40020088
 800b89c:	400200a0 	.word	0x400200a0
 800b8a0:	400200b8 	.word	0x400200b8
 800b8a4:	40020410 	.word	0x40020410
 800b8a8:	40020428 	.word	0x40020428
 800b8ac:	40020440 	.word	0x40020440
 800b8b0:	40020458 	.word	0x40020458
 800b8b4:	40020470 	.word	0x40020470
 800b8b8:	40020488 	.word	0x40020488
 800b8bc:	400204a0 	.word	0x400204a0
 800b8c0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b8d0:	b29b      	uxth	r3, r3
 800b8d2:	1ad3      	subs	r3, r2, r3
 800b8d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b8de:	b29b      	uxth	r3, r3
 800b8e0:	2b00      	cmp	r3, #0
 800b8e2:	f000 80cc 	beq.w	800ba7e <HAL_UART_IRQHandler+0x72a>
          && (nb_rx_data > 0U))
 800b8e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b8ea:	2b00      	cmp	r3, #0
 800b8ec:	f000 80c7 	beq.w	800ba7e <HAL_UART_IRQHandler+0x72a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8f8:	e853 3f00 	ldrex	r3, [r3]
 800b8fc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b8fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b900:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b904:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	461a      	mov	r2, r3
 800b90e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b912:	647b      	str	r3, [r7, #68]	@ 0x44
 800b914:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b916:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b918:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b91a:	e841 2300 	strex	r3, r2, [r1]
 800b91e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b922:	2b00      	cmp	r3, #0
 800b924:	d1e4      	bne.n	800b8f0 <HAL_UART_IRQHandler+0x59c>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	3308      	adds	r3, #8
 800b92c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b92e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b930:	e853 3f00 	ldrex	r3, [r3]
 800b934:	623b      	str	r3, [r7, #32]
   return(result);
 800b936:	6a3a      	ldr	r2, [r7, #32]
 800b938:	4b54      	ldr	r3, [pc, #336]	@ (800ba8c <HAL_UART_IRQHandler+0x738>)
 800b93a:	4013      	ands	r3, r2
 800b93c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	3308      	adds	r3, #8
 800b946:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b94a:	633a      	str	r2, [r7, #48]	@ 0x30
 800b94c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b94e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b950:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b952:	e841 2300 	strex	r3, r2, [r1]
 800b956:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b958:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d1e3      	bne.n	800b926 <HAL_UART_IRQHandler+0x5d2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2220      	movs	r2, #32
 800b962:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	2200      	movs	r2, #0
 800b96a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	2200      	movs	r2, #0
 800b970:	671a      	str	r2, [r3, #112]	@ 0x70

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	e853 3f00 	ldrex	r3, [r3]
 800b97e:	60fb      	str	r3, [r7, #12]
   return(result);
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	f023 0310 	bic.w	r3, r3, #16
 800b986:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	461a      	mov	r2, r3
 800b990:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b994:	61fb      	str	r3, [r7, #28]
 800b996:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b998:	69b9      	ldr	r1, [r7, #24]
 800b99a:	69fa      	ldr	r2, [r7, #28]
 800b99c:	e841 2300 	strex	r3, r2, [r1]
 800b9a0:	617b      	str	r3, [r7, #20]
   return(result);
 800b9a2:	697b      	ldr	r3, [r7, #20]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d1e4      	bne.n	800b972 <HAL_UART_IRQHandler+0x61e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b9a8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b9ac:	4619      	mov	r1, r3
 800b9ae:	6878      	ldr	r0, [r7, #4]
 800b9b0:	f000 f882 	bl	800bab8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800b9b4:	e063      	b.n	800ba7e <HAL_UART_IRQHandler+0x72a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800b9b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d00e      	beq.n	800b9e0 <HAL_UART_IRQHandler+0x68c>
 800b9c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d008      	beq.n	800b9e0 <HAL_UART_IRQHandler+0x68c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800b9d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800b9d8:	6878      	ldr	r0, [r7, #4]
 800b9da:	f001 fec9 	bl	800d770 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800b9de:	e051      	b.n	800ba84 <HAL_UART_IRQHandler+0x730>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800b9e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b9e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d014      	beq.n	800ba16 <HAL_UART_IRQHandler+0x6c2>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800b9ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b9f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d105      	bne.n	800ba04 <HAL_UART_IRQHandler+0x6b0>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800b9f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b9fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba00:	2b00      	cmp	r3, #0
 800ba02:	d008      	beq.n	800ba16 <HAL_UART_IRQHandler+0x6c2>
  {
    if (huart->TxISR != NULL)
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d03a      	beq.n	800ba82 <HAL_UART_IRQHandler+0x72e>
    {
      huart->TxISR(huart);
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ba10:	6878      	ldr	r0, [r7, #4]
 800ba12:	4798      	blx	r3
    }
    return;
 800ba14:	e035      	b.n	800ba82 <HAL_UART_IRQHandler+0x72e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ba16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba1e:	2b00      	cmp	r3, #0
 800ba20:	d009      	beq.n	800ba36 <HAL_UART_IRQHandler+0x6e2>
 800ba22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d003      	beq.n	800ba36 <HAL_UART_IRQHandler+0x6e2>
  {
    UART_EndTransmit_IT(huart);
 800ba2e:	6878      	ldr	r0, [r7, #4]
 800ba30:	f001 fa16 	bl	800ce60 <UART_EndTransmit_IT>
    return;
 800ba34:	e026      	b.n	800ba84 <HAL_UART_IRQHandler+0x730>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ba36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba3a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d009      	beq.n	800ba56 <HAL_UART_IRQHandler+0x702>
 800ba42:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba46:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d003      	beq.n	800ba56 <HAL_UART_IRQHandler+0x702>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ba4e:	6878      	ldr	r0, [r7, #4]
 800ba50:	f001 fea2 	bl	800d798 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ba54:	e016      	b.n	800ba84 <HAL_UART_IRQHandler+0x730>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ba56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba5a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d010      	beq.n	800ba84 <HAL_UART_IRQHandler+0x730>
 800ba62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	da0c      	bge.n	800ba84 <HAL_UART_IRQHandler+0x730>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f001 fe8a 	bl	800d784 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ba70:	e008      	b.n	800ba84 <HAL_UART_IRQHandler+0x730>
      return;
 800ba72:	bf00      	nop
 800ba74:	e006      	b.n	800ba84 <HAL_UART_IRQHandler+0x730>
    return;
 800ba76:	bf00      	nop
 800ba78:	e004      	b.n	800ba84 <HAL_UART_IRQHandler+0x730>
      return;
 800ba7a:	bf00      	nop
 800ba7c:	e002      	b.n	800ba84 <HAL_UART_IRQHandler+0x730>
      return;
 800ba7e:	bf00      	nop
 800ba80:	e000      	b.n	800ba84 <HAL_UART_IRQHandler+0x730>
    return;
 800ba82:	bf00      	nop
  }
}
 800ba84:	37e8      	adds	r7, #232	@ 0xe8
 800ba86:	46bd      	mov	sp, r7
 800ba88:	bd80      	pop	{r7, pc}
 800ba8a:	bf00      	nop
 800ba8c:	effffffe 	.word	0xeffffffe

0800ba90 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ba90:	b480      	push	{r7}
 800ba92:	b083      	sub	sp, #12
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800ba98:	bf00      	nop
 800ba9a:	370c      	adds	r7, #12
 800ba9c:	46bd      	mov	sp, r7
 800ba9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baa2:	4770      	bx	lr

0800baa4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800baa4:	b480      	push	{r7}
 800baa6:	b083      	sub	sp, #12
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800baac:	bf00      	nop
 800baae:	370c      	adds	r7, #12
 800bab0:	46bd      	mov	sp, r7
 800bab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bab6:	4770      	bx	lr

0800bab8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bab8:	b480      	push	{r7}
 800baba:	b083      	sub	sp, #12
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
 800bac0:	460b      	mov	r3, r1
 800bac2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bac4:	bf00      	nop
 800bac6:	370c      	adds	r7, #12
 800bac8:	46bd      	mov	sp, r7
 800baca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bace:	4770      	bx	lr

0800bad0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bad0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bad4:	b092      	sub	sp, #72	@ 0x48
 800bad6:	af00      	add	r7, sp, #0
 800bad8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bada:	2300      	movs	r3, #0
 800badc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bae0:	697b      	ldr	r3, [r7, #20]
 800bae2:	689a      	ldr	r2, [r3, #8]
 800bae4:	697b      	ldr	r3, [r7, #20]
 800bae6:	691b      	ldr	r3, [r3, #16]
 800bae8:	431a      	orrs	r2, r3
 800baea:	697b      	ldr	r3, [r7, #20]
 800baec:	695b      	ldr	r3, [r3, #20]
 800baee:	431a      	orrs	r2, r3
 800baf0:	697b      	ldr	r3, [r7, #20]
 800baf2:	69db      	ldr	r3, [r3, #28]
 800baf4:	4313      	orrs	r3, r2
 800baf6:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800baf8:	697b      	ldr	r3, [r7, #20]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	681a      	ldr	r2, [r3, #0]
 800bafe:	4bbe      	ldr	r3, [pc, #760]	@ (800bdf8 <UART_SetConfig+0x328>)
 800bb00:	4013      	ands	r3, r2
 800bb02:	697a      	ldr	r2, [r7, #20]
 800bb04:	6812      	ldr	r2, [r2, #0]
 800bb06:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bb08:	430b      	orrs	r3, r1
 800bb0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bb0c:	697b      	ldr	r3, [r7, #20]
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	685b      	ldr	r3, [r3, #4]
 800bb12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bb16:	697b      	ldr	r3, [r7, #20]
 800bb18:	68da      	ldr	r2, [r3, #12]
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	430a      	orrs	r2, r1
 800bb20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bb22:	697b      	ldr	r3, [r7, #20]
 800bb24:	699b      	ldr	r3, [r3, #24]
 800bb26:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bb28:	697b      	ldr	r3, [r7, #20]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	4ab3      	ldr	r2, [pc, #716]	@ (800bdfc <UART_SetConfig+0x32c>)
 800bb2e:	4293      	cmp	r3, r2
 800bb30:	d004      	beq.n	800bb3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bb32:	697b      	ldr	r3, [r7, #20]
 800bb34:	6a1b      	ldr	r3, [r3, #32]
 800bb36:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bb38:	4313      	orrs	r3, r2
 800bb3a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bb3c:	697b      	ldr	r3, [r7, #20]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	689a      	ldr	r2, [r3, #8]
 800bb42:	4baf      	ldr	r3, [pc, #700]	@ (800be00 <UART_SetConfig+0x330>)
 800bb44:	4013      	ands	r3, r2
 800bb46:	697a      	ldr	r2, [r7, #20]
 800bb48:	6812      	ldr	r2, [r2, #0]
 800bb4a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800bb4c:	430b      	orrs	r3, r1
 800bb4e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bb50:	697b      	ldr	r3, [r7, #20]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb56:	f023 010f 	bic.w	r1, r3, #15
 800bb5a:	697b      	ldr	r3, [r7, #20]
 800bb5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bb5e:	697b      	ldr	r3, [r7, #20]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	430a      	orrs	r2, r1
 800bb64:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bb66:	697b      	ldr	r3, [r7, #20]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	4aa6      	ldr	r2, [pc, #664]	@ (800be04 <UART_SetConfig+0x334>)
 800bb6c:	4293      	cmp	r3, r2
 800bb6e:	d177      	bne.n	800bc60 <UART_SetConfig+0x190>
 800bb70:	4ba5      	ldr	r3, [pc, #660]	@ (800be08 <UART_SetConfig+0x338>)
 800bb72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb74:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bb78:	2b28      	cmp	r3, #40	@ 0x28
 800bb7a:	d86d      	bhi.n	800bc58 <UART_SetConfig+0x188>
 800bb7c:	a201      	add	r2, pc, #4	@ (adr r2, 800bb84 <UART_SetConfig+0xb4>)
 800bb7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb82:	bf00      	nop
 800bb84:	0800bc29 	.word	0x0800bc29
 800bb88:	0800bc59 	.word	0x0800bc59
 800bb8c:	0800bc59 	.word	0x0800bc59
 800bb90:	0800bc59 	.word	0x0800bc59
 800bb94:	0800bc59 	.word	0x0800bc59
 800bb98:	0800bc59 	.word	0x0800bc59
 800bb9c:	0800bc59 	.word	0x0800bc59
 800bba0:	0800bc59 	.word	0x0800bc59
 800bba4:	0800bc31 	.word	0x0800bc31
 800bba8:	0800bc59 	.word	0x0800bc59
 800bbac:	0800bc59 	.word	0x0800bc59
 800bbb0:	0800bc59 	.word	0x0800bc59
 800bbb4:	0800bc59 	.word	0x0800bc59
 800bbb8:	0800bc59 	.word	0x0800bc59
 800bbbc:	0800bc59 	.word	0x0800bc59
 800bbc0:	0800bc59 	.word	0x0800bc59
 800bbc4:	0800bc39 	.word	0x0800bc39
 800bbc8:	0800bc59 	.word	0x0800bc59
 800bbcc:	0800bc59 	.word	0x0800bc59
 800bbd0:	0800bc59 	.word	0x0800bc59
 800bbd4:	0800bc59 	.word	0x0800bc59
 800bbd8:	0800bc59 	.word	0x0800bc59
 800bbdc:	0800bc59 	.word	0x0800bc59
 800bbe0:	0800bc59 	.word	0x0800bc59
 800bbe4:	0800bc41 	.word	0x0800bc41
 800bbe8:	0800bc59 	.word	0x0800bc59
 800bbec:	0800bc59 	.word	0x0800bc59
 800bbf0:	0800bc59 	.word	0x0800bc59
 800bbf4:	0800bc59 	.word	0x0800bc59
 800bbf8:	0800bc59 	.word	0x0800bc59
 800bbfc:	0800bc59 	.word	0x0800bc59
 800bc00:	0800bc59 	.word	0x0800bc59
 800bc04:	0800bc49 	.word	0x0800bc49
 800bc08:	0800bc59 	.word	0x0800bc59
 800bc0c:	0800bc59 	.word	0x0800bc59
 800bc10:	0800bc59 	.word	0x0800bc59
 800bc14:	0800bc59 	.word	0x0800bc59
 800bc18:	0800bc59 	.word	0x0800bc59
 800bc1c:	0800bc59 	.word	0x0800bc59
 800bc20:	0800bc59 	.word	0x0800bc59
 800bc24:	0800bc51 	.word	0x0800bc51
 800bc28:	2301      	movs	r3, #1
 800bc2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc2e:	e326      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bc30:	2304      	movs	r3, #4
 800bc32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc36:	e322      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bc38:	2308      	movs	r3, #8
 800bc3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc3e:	e31e      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bc40:	2310      	movs	r3, #16
 800bc42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc46:	e31a      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bc48:	2320      	movs	r3, #32
 800bc4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc4e:	e316      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bc50:	2340      	movs	r3, #64	@ 0x40
 800bc52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc56:	e312      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bc58:	2380      	movs	r3, #128	@ 0x80
 800bc5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc5e:	e30e      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bc60:	697b      	ldr	r3, [r7, #20]
 800bc62:	681b      	ldr	r3, [r3, #0]
 800bc64:	4a69      	ldr	r2, [pc, #420]	@ (800be0c <UART_SetConfig+0x33c>)
 800bc66:	4293      	cmp	r3, r2
 800bc68:	d130      	bne.n	800bccc <UART_SetConfig+0x1fc>
 800bc6a:	4b67      	ldr	r3, [pc, #412]	@ (800be08 <UART_SetConfig+0x338>)
 800bc6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc6e:	f003 0307 	and.w	r3, r3, #7
 800bc72:	2b05      	cmp	r3, #5
 800bc74:	d826      	bhi.n	800bcc4 <UART_SetConfig+0x1f4>
 800bc76:	a201      	add	r2, pc, #4	@ (adr r2, 800bc7c <UART_SetConfig+0x1ac>)
 800bc78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc7c:	0800bc95 	.word	0x0800bc95
 800bc80:	0800bc9d 	.word	0x0800bc9d
 800bc84:	0800bca5 	.word	0x0800bca5
 800bc88:	0800bcad 	.word	0x0800bcad
 800bc8c:	0800bcb5 	.word	0x0800bcb5
 800bc90:	0800bcbd 	.word	0x0800bcbd
 800bc94:	2300      	movs	r3, #0
 800bc96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc9a:	e2f0      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bc9c:	2304      	movs	r3, #4
 800bc9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bca2:	e2ec      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bca4:	2308      	movs	r3, #8
 800bca6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcaa:	e2e8      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bcac:	2310      	movs	r3, #16
 800bcae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcb2:	e2e4      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bcb4:	2320      	movs	r3, #32
 800bcb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcba:	e2e0      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bcbc:	2340      	movs	r3, #64	@ 0x40
 800bcbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcc2:	e2dc      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bcc4:	2380      	movs	r3, #128	@ 0x80
 800bcc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcca:	e2d8      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bccc:	697b      	ldr	r3, [r7, #20]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	4a4f      	ldr	r2, [pc, #316]	@ (800be10 <UART_SetConfig+0x340>)
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	d130      	bne.n	800bd38 <UART_SetConfig+0x268>
 800bcd6:	4b4c      	ldr	r3, [pc, #304]	@ (800be08 <UART_SetConfig+0x338>)
 800bcd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bcda:	f003 0307 	and.w	r3, r3, #7
 800bcde:	2b05      	cmp	r3, #5
 800bce0:	d826      	bhi.n	800bd30 <UART_SetConfig+0x260>
 800bce2:	a201      	add	r2, pc, #4	@ (adr r2, 800bce8 <UART_SetConfig+0x218>)
 800bce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bce8:	0800bd01 	.word	0x0800bd01
 800bcec:	0800bd09 	.word	0x0800bd09
 800bcf0:	0800bd11 	.word	0x0800bd11
 800bcf4:	0800bd19 	.word	0x0800bd19
 800bcf8:	0800bd21 	.word	0x0800bd21
 800bcfc:	0800bd29 	.word	0x0800bd29
 800bd00:	2300      	movs	r3, #0
 800bd02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd06:	e2ba      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd08:	2304      	movs	r3, #4
 800bd0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd0e:	e2b6      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd10:	2308      	movs	r3, #8
 800bd12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd16:	e2b2      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd18:	2310      	movs	r3, #16
 800bd1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd1e:	e2ae      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd20:	2320      	movs	r3, #32
 800bd22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd26:	e2aa      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd28:	2340      	movs	r3, #64	@ 0x40
 800bd2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd2e:	e2a6      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd30:	2380      	movs	r3, #128	@ 0x80
 800bd32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd36:	e2a2      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd38:	697b      	ldr	r3, [r7, #20]
 800bd3a:	681b      	ldr	r3, [r3, #0]
 800bd3c:	4a35      	ldr	r2, [pc, #212]	@ (800be14 <UART_SetConfig+0x344>)
 800bd3e:	4293      	cmp	r3, r2
 800bd40:	d130      	bne.n	800bda4 <UART_SetConfig+0x2d4>
 800bd42:	4b31      	ldr	r3, [pc, #196]	@ (800be08 <UART_SetConfig+0x338>)
 800bd44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd46:	f003 0307 	and.w	r3, r3, #7
 800bd4a:	2b05      	cmp	r3, #5
 800bd4c:	d826      	bhi.n	800bd9c <UART_SetConfig+0x2cc>
 800bd4e:	a201      	add	r2, pc, #4	@ (adr r2, 800bd54 <UART_SetConfig+0x284>)
 800bd50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd54:	0800bd6d 	.word	0x0800bd6d
 800bd58:	0800bd75 	.word	0x0800bd75
 800bd5c:	0800bd7d 	.word	0x0800bd7d
 800bd60:	0800bd85 	.word	0x0800bd85
 800bd64:	0800bd8d 	.word	0x0800bd8d
 800bd68:	0800bd95 	.word	0x0800bd95
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd72:	e284      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd74:	2304      	movs	r3, #4
 800bd76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd7a:	e280      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd7c:	2308      	movs	r3, #8
 800bd7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd82:	e27c      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd84:	2310      	movs	r3, #16
 800bd86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd8a:	e278      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd8c:	2320      	movs	r3, #32
 800bd8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd92:	e274      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd94:	2340      	movs	r3, #64	@ 0x40
 800bd96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd9a:	e270      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bd9c:	2380      	movs	r3, #128	@ 0x80
 800bd9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bda2:	e26c      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bda4:	697b      	ldr	r3, [r7, #20]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	4a1b      	ldr	r2, [pc, #108]	@ (800be18 <UART_SetConfig+0x348>)
 800bdaa:	4293      	cmp	r3, r2
 800bdac:	d142      	bne.n	800be34 <UART_SetConfig+0x364>
 800bdae:	4b16      	ldr	r3, [pc, #88]	@ (800be08 <UART_SetConfig+0x338>)
 800bdb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bdb2:	f003 0307 	and.w	r3, r3, #7
 800bdb6:	2b05      	cmp	r3, #5
 800bdb8:	d838      	bhi.n	800be2c <UART_SetConfig+0x35c>
 800bdba:	a201      	add	r2, pc, #4	@ (adr r2, 800bdc0 <UART_SetConfig+0x2f0>)
 800bdbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdc0:	0800bdd9 	.word	0x0800bdd9
 800bdc4:	0800bde1 	.word	0x0800bde1
 800bdc8:	0800bde9 	.word	0x0800bde9
 800bdcc:	0800bdf1 	.word	0x0800bdf1
 800bdd0:	0800be1d 	.word	0x0800be1d
 800bdd4:	0800be25 	.word	0x0800be25
 800bdd8:	2300      	movs	r3, #0
 800bdda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdde:	e24e      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bde0:	2304      	movs	r3, #4
 800bde2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bde6:	e24a      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bde8:	2308      	movs	r3, #8
 800bdea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdee:	e246      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bdf0:	2310      	movs	r3, #16
 800bdf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdf6:	e242      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bdf8:	cfff69f3 	.word	0xcfff69f3
 800bdfc:	58000c00 	.word	0x58000c00
 800be00:	11fff4ff 	.word	0x11fff4ff
 800be04:	40011000 	.word	0x40011000
 800be08:	58024400 	.word	0x58024400
 800be0c:	40004400 	.word	0x40004400
 800be10:	40004800 	.word	0x40004800
 800be14:	40004c00 	.word	0x40004c00
 800be18:	40005000 	.word	0x40005000
 800be1c:	2320      	movs	r3, #32
 800be1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be22:	e22c      	b.n	800c27e <UART_SetConfig+0x7ae>
 800be24:	2340      	movs	r3, #64	@ 0x40
 800be26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be2a:	e228      	b.n	800c27e <UART_SetConfig+0x7ae>
 800be2c:	2380      	movs	r3, #128	@ 0x80
 800be2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be32:	e224      	b.n	800c27e <UART_SetConfig+0x7ae>
 800be34:	697b      	ldr	r3, [r7, #20]
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	4ab1      	ldr	r2, [pc, #708]	@ (800c100 <UART_SetConfig+0x630>)
 800be3a:	4293      	cmp	r3, r2
 800be3c:	d176      	bne.n	800bf2c <UART_SetConfig+0x45c>
 800be3e:	4bb1      	ldr	r3, [pc, #708]	@ (800c104 <UART_SetConfig+0x634>)
 800be40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be42:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800be46:	2b28      	cmp	r3, #40	@ 0x28
 800be48:	d86c      	bhi.n	800bf24 <UART_SetConfig+0x454>
 800be4a:	a201      	add	r2, pc, #4	@ (adr r2, 800be50 <UART_SetConfig+0x380>)
 800be4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be50:	0800bef5 	.word	0x0800bef5
 800be54:	0800bf25 	.word	0x0800bf25
 800be58:	0800bf25 	.word	0x0800bf25
 800be5c:	0800bf25 	.word	0x0800bf25
 800be60:	0800bf25 	.word	0x0800bf25
 800be64:	0800bf25 	.word	0x0800bf25
 800be68:	0800bf25 	.word	0x0800bf25
 800be6c:	0800bf25 	.word	0x0800bf25
 800be70:	0800befd 	.word	0x0800befd
 800be74:	0800bf25 	.word	0x0800bf25
 800be78:	0800bf25 	.word	0x0800bf25
 800be7c:	0800bf25 	.word	0x0800bf25
 800be80:	0800bf25 	.word	0x0800bf25
 800be84:	0800bf25 	.word	0x0800bf25
 800be88:	0800bf25 	.word	0x0800bf25
 800be8c:	0800bf25 	.word	0x0800bf25
 800be90:	0800bf05 	.word	0x0800bf05
 800be94:	0800bf25 	.word	0x0800bf25
 800be98:	0800bf25 	.word	0x0800bf25
 800be9c:	0800bf25 	.word	0x0800bf25
 800bea0:	0800bf25 	.word	0x0800bf25
 800bea4:	0800bf25 	.word	0x0800bf25
 800bea8:	0800bf25 	.word	0x0800bf25
 800beac:	0800bf25 	.word	0x0800bf25
 800beb0:	0800bf0d 	.word	0x0800bf0d
 800beb4:	0800bf25 	.word	0x0800bf25
 800beb8:	0800bf25 	.word	0x0800bf25
 800bebc:	0800bf25 	.word	0x0800bf25
 800bec0:	0800bf25 	.word	0x0800bf25
 800bec4:	0800bf25 	.word	0x0800bf25
 800bec8:	0800bf25 	.word	0x0800bf25
 800becc:	0800bf25 	.word	0x0800bf25
 800bed0:	0800bf15 	.word	0x0800bf15
 800bed4:	0800bf25 	.word	0x0800bf25
 800bed8:	0800bf25 	.word	0x0800bf25
 800bedc:	0800bf25 	.word	0x0800bf25
 800bee0:	0800bf25 	.word	0x0800bf25
 800bee4:	0800bf25 	.word	0x0800bf25
 800bee8:	0800bf25 	.word	0x0800bf25
 800beec:	0800bf25 	.word	0x0800bf25
 800bef0:	0800bf1d 	.word	0x0800bf1d
 800bef4:	2301      	movs	r3, #1
 800bef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800befa:	e1c0      	b.n	800c27e <UART_SetConfig+0x7ae>
 800befc:	2304      	movs	r3, #4
 800befe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf02:	e1bc      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf04:	2308      	movs	r3, #8
 800bf06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf0a:	e1b8      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf0c:	2310      	movs	r3, #16
 800bf0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf12:	e1b4      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf14:	2320      	movs	r3, #32
 800bf16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf1a:	e1b0      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf1c:	2340      	movs	r3, #64	@ 0x40
 800bf1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf22:	e1ac      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf24:	2380      	movs	r3, #128	@ 0x80
 800bf26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf2a:	e1a8      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf2c:	697b      	ldr	r3, [r7, #20]
 800bf2e:	681b      	ldr	r3, [r3, #0]
 800bf30:	4a75      	ldr	r2, [pc, #468]	@ (800c108 <UART_SetConfig+0x638>)
 800bf32:	4293      	cmp	r3, r2
 800bf34:	d130      	bne.n	800bf98 <UART_SetConfig+0x4c8>
 800bf36:	4b73      	ldr	r3, [pc, #460]	@ (800c104 <UART_SetConfig+0x634>)
 800bf38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bf3a:	f003 0307 	and.w	r3, r3, #7
 800bf3e:	2b05      	cmp	r3, #5
 800bf40:	d826      	bhi.n	800bf90 <UART_SetConfig+0x4c0>
 800bf42:	a201      	add	r2, pc, #4	@ (adr r2, 800bf48 <UART_SetConfig+0x478>)
 800bf44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf48:	0800bf61 	.word	0x0800bf61
 800bf4c:	0800bf69 	.word	0x0800bf69
 800bf50:	0800bf71 	.word	0x0800bf71
 800bf54:	0800bf79 	.word	0x0800bf79
 800bf58:	0800bf81 	.word	0x0800bf81
 800bf5c:	0800bf89 	.word	0x0800bf89
 800bf60:	2300      	movs	r3, #0
 800bf62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf66:	e18a      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf68:	2304      	movs	r3, #4
 800bf6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf6e:	e186      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf70:	2308      	movs	r3, #8
 800bf72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf76:	e182      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf78:	2310      	movs	r3, #16
 800bf7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf7e:	e17e      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf80:	2320      	movs	r3, #32
 800bf82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf86:	e17a      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf88:	2340      	movs	r3, #64	@ 0x40
 800bf8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf8e:	e176      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf90:	2380      	movs	r3, #128	@ 0x80
 800bf92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf96:	e172      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bf98:	697b      	ldr	r3, [r7, #20]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	4a5b      	ldr	r2, [pc, #364]	@ (800c10c <UART_SetConfig+0x63c>)
 800bf9e:	4293      	cmp	r3, r2
 800bfa0:	d130      	bne.n	800c004 <UART_SetConfig+0x534>
 800bfa2:	4b58      	ldr	r3, [pc, #352]	@ (800c104 <UART_SetConfig+0x634>)
 800bfa4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bfa6:	f003 0307 	and.w	r3, r3, #7
 800bfaa:	2b05      	cmp	r3, #5
 800bfac:	d826      	bhi.n	800bffc <UART_SetConfig+0x52c>
 800bfae:	a201      	add	r2, pc, #4	@ (adr r2, 800bfb4 <UART_SetConfig+0x4e4>)
 800bfb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfb4:	0800bfcd 	.word	0x0800bfcd
 800bfb8:	0800bfd5 	.word	0x0800bfd5
 800bfbc:	0800bfdd 	.word	0x0800bfdd
 800bfc0:	0800bfe5 	.word	0x0800bfe5
 800bfc4:	0800bfed 	.word	0x0800bfed
 800bfc8:	0800bff5 	.word	0x0800bff5
 800bfcc:	2300      	movs	r3, #0
 800bfce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfd2:	e154      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bfd4:	2304      	movs	r3, #4
 800bfd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfda:	e150      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bfdc:	2308      	movs	r3, #8
 800bfde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfe2:	e14c      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bfe4:	2310      	movs	r3, #16
 800bfe6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bfea:	e148      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bfec:	2320      	movs	r3, #32
 800bfee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bff2:	e144      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bff4:	2340      	movs	r3, #64	@ 0x40
 800bff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bffa:	e140      	b.n	800c27e <UART_SetConfig+0x7ae>
 800bffc:	2380      	movs	r3, #128	@ 0x80
 800bffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c002:	e13c      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c004:	697b      	ldr	r3, [r7, #20]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	4a41      	ldr	r2, [pc, #260]	@ (800c110 <UART_SetConfig+0x640>)
 800c00a:	4293      	cmp	r3, r2
 800c00c:	f040 8082 	bne.w	800c114 <UART_SetConfig+0x644>
 800c010:	4b3c      	ldr	r3, [pc, #240]	@ (800c104 <UART_SetConfig+0x634>)
 800c012:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c014:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c018:	2b28      	cmp	r3, #40	@ 0x28
 800c01a:	d86d      	bhi.n	800c0f8 <UART_SetConfig+0x628>
 800c01c:	a201      	add	r2, pc, #4	@ (adr r2, 800c024 <UART_SetConfig+0x554>)
 800c01e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c022:	bf00      	nop
 800c024:	0800c0c9 	.word	0x0800c0c9
 800c028:	0800c0f9 	.word	0x0800c0f9
 800c02c:	0800c0f9 	.word	0x0800c0f9
 800c030:	0800c0f9 	.word	0x0800c0f9
 800c034:	0800c0f9 	.word	0x0800c0f9
 800c038:	0800c0f9 	.word	0x0800c0f9
 800c03c:	0800c0f9 	.word	0x0800c0f9
 800c040:	0800c0f9 	.word	0x0800c0f9
 800c044:	0800c0d1 	.word	0x0800c0d1
 800c048:	0800c0f9 	.word	0x0800c0f9
 800c04c:	0800c0f9 	.word	0x0800c0f9
 800c050:	0800c0f9 	.word	0x0800c0f9
 800c054:	0800c0f9 	.word	0x0800c0f9
 800c058:	0800c0f9 	.word	0x0800c0f9
 800c05c:	0800c0f9 	.word	0x0800c0f9
 800c060:	0800c0f9 	.word	0x0800c0f9
 800c064:	0800c0d9 	.word	0x0800c0d9
 800c068:	0800c0f9 	.word	0x0800c0f9
 800c06c:	0800c0f9 	.word	0x0800c0f9
 800c070:	0800c0f9 	.word	0x0800c0f9
 800c074:	0800c0f9 	.word	0x0800c0f9
 800c078:	0800c0f9 	.word	0x0800c0f9
 800c07c:	0800c0f9 	.word	0x0800c0f9
 800c080:	0800c0f9 	.word	0x0800c0f9
 800c084:	0800c0e1 	.word	0x0800c0e1
 800c088:	0800c0f9 	.word	0x0800c0f9
 800c08c:	0800c0f9 	.word	0x0800c0f9
 800c090:	0800c0f9 	.word	0x0800c0f9
 800c094:	0800c0f9 	.word	0x0800c0f9
 800c098:	0800c0f9 	.word	0x0800c0f9
 800c09c:	0800c0f9 	.word	0x0800c0f9
 800c0a0:	0800c0f9 	.word	0x0800c0f9
 800c0a4:	0800c0e9 	.word	0x0800c0e9
 800c0a8:	0800c0f9 	.word	0x0800c0f9
 800c0ac:	0800c0f9 	.word	0x0800c0f9
 800c0b0:	0800c0f9 	.word	0x0800c0f9
 800c0b4:	0800c0f9 	.word	0x0800c0f9
 800c0b8:	0800c0f9 	.word	0x0800c0f9
 800c0bc:	0800c0f9 	.word	0x0800c0f9
 800c0c0:	0800c0f9 	.word	0x0800c0f9
 800c0c4:	0800c0f1 	.word	0x0800c0f1
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0ce:	e0d6      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c0d0:	2304      	movs	r3, #4
 800c0d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0d6:	e0d2      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c0d8:	2308      	movs	r3, #8
 800c0da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0de:	e0ce      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c0e0:	2310      	movs	r3, #16
 800c0e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0e6:	e0ca      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c0e8:	2320      	movs	r3, #32
 800c0ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0ee:	e0c6      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c0f0:	2340      	movs	r3, #64	@ 0x40
 800c0f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0f6:	e0c2      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c0f8:	2380      	movs	r3, #128	@ 0x80
 800c0fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c0fe:	e0be      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c100:	40011400 	.word	0x40011400
 800c104:	58024400 	.word	0x58024400
 800c108:	40007800 	.word	0x40007800
 800c10c:	40007c00 	.word	0x40007c00
 800c110:	40011800 	.word	0x40011800
 800c114:	697b      	ldr	r3, [r7, #20]
 800c116:	681b      	ldr	r3, [r3, #0]
 800c118:	4aad      	ldr	r2, [pc, #692]	@ (800c3d0 <UART_SetConfig+0x900>)
 800c11a:	4293      	cmp	r3, r2
 800c11c:	d176      	bne.n	800c20c <UART_SetConfig+0x73c>
 800c11e:	4bad      	ldr	r3, [pc, #692]	@ (800c3d4 <UART_SetConfig+0x904>)
 800c120:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c122:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c126:	2b28      	cmp	r3, #40	@ 0x28
 800c128:	d86c      	bhi.n	800c204 <UART_SetConfig+0x734>
 800c12a:	a201      	add	r2, pc, #4	@ (adr r2, 800c130 <UART_SetConfig+0x660>)
 800c12c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c130:	0800c1d5 	.word	0x0800c1d5
 800c134:	0800c205 	.word	0x0800c205
 800c138:	0800c205 	.word	0x0800c205
 800c13c:	0800c205 	.word	0x0800c205
 800c140:	0800c205 	.word	0x0800c205
 800c144:	0800c205 	.word	0x0800c205
 800c148:	0800c205 	.word	0x0800c205
 800c14c:	0800c205 	.word	0x0800c205
 800c150:	0800c1dd 	.word	0x0800c1dd
 800c154:	0800c205 	.word	0x0800c205
 800c158:	0800c205 	.word	0x0800c205
 800c15c:	0800c205 	.word	0x0800c205
 800c160:	0800c205 	.word	0x0800c205
 800c164:	0800c205 	.word	0x0800c205
 800c168:	0800c205 	.word	0x0800c205
 800c16c:	0800c205 	.word	0x0800c205
 800c170:	0800c1e5 	.word	0x0800c1e5
 800c174:	0800c205 	.word	0x0800c205
 800c178:	0800c205 	.word	0x0800c205
 800c17c:	0800c205 	.word	0x0800c205
 800c180:	0800c205 	.word	0x0800c205
 800c184:	0800c205 	.word	0x0800c205
 800c188:	0800c205 	.word	0x0800c205
 800c18c:	0800c205 	.word	0x0800c205
 800c190:	0800c1ed 	.word	0x0800c1ed
 800c194:	0800c205 	.word	0x0800c205
 800c198:	0800c205 	.word	0x0800c205
 800c19c:	0800c205 	.word	0x0800c205
 800c1a0:	0800c205 	.word	0x0800c205
 800c1a4:	0800c205 	.word	0x0800c205
 800c1a8:	0800c205 	.word	0x0800c205
 800c1ac:	0800c205 	.word	0x0800c205
 800c1b0:	0800c1f5 	.word	0x0800c1f5
 800c1b4:	0800c205 	.word	0x0800c205
 800c1b8:	0800c205 	.word	0x0800c205
 800c1bc:	0800c205 	.word	0x0800c205
 800c1c0:	0800c205 	.word	0x0800c205
 800c1c4:	0800c205 	.word	0x0800c205
 800c1c8:	0800c205 	.word	0x0800c205
 800c1cc:	0800c205 	.word	0x0800c205
 800c1d0:	0800c1fd 	.word	0x0800c1fd
 800c1d4:	2301      	movs	r3, #1
 800c1d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1da:	e050      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c1dc:	2304      	movs	r3, #4
 800c1de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1e2:	e04c      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c1e4:	2308      	movs	r3, #8
 800c1e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1ea:	e048      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c1ec:	2310      	movs	r3, #16
 800c1ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1f2:	e044      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c1f4:	2320      	movs	r3, #32
 800c1f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c1fa:	e040      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c1fc:	2340      	movs	r3, #64	@ 0x40
 800c1fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c202:	e03c      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c204:	2380      	movs	r3, #128	@ 0x80
 800c206:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c20a:	e038      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c20c:	697b      	ldr	r3, [r7, #20]
 800c20e:	681b      	ldr	r3, [r3, #0]
 800c210:	4a71      	ldr	r2, [pc, #452]	@ (800c3d8 <UART_SetConfig+0x908>)
 800c212:	4293      	cmp	r3, r2
 800c214:	d130      	bne.n	800c278 <UART_SetConfig+0x7a8>
 800c216:	4b6f      	ldr	r3, [pc, #444]	@ (800c3d4 <UART_SetConfig+0x904>)
 800c218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c21a:	f003 0307 	and.w	r3, r3, #7
 800c21e:	2b05      	cmp	r3, #5
 800c220:	d826      	bhi.n	800c270 <UART_SetConfig+0x7a0>
 800c222:	a201      	add	r2, pc, #4	@ (adr r2, 800c228 <UART_SetConfig+0x758>)
 800c224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c228:	0800c241 	.word	0x0800c241
 800c22c:	0800c249 	.word	0x0800c249
 800c230:	0800c251 	.word	0x0800c251
 800c234:	0800c259 	.word	0x0800c259
 800c238:	0800c261 	.word	0x0800c261
 800c23c:	0800c269 	.word	0x0800c269
 800c240:	2302      	movs	r3, #2
 800c242:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c246:	e01a      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c248:	2304      	movs	r3, #4
 800c24a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c24e:	e016      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c250:	2308      	movs	r3, #8
 800c252:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c256:	e012      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c258:	2310      	movs	r3, #16
 800c25a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c25e:	e00e      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c260:	2320      	movs	r3, #32
 800c262:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c266:	e00a      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c268:	2340      	movs	r3, #64	@ 0x40
 800c26a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c26e:	e006      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c270:	2380      	movs	r3, #128	@ 0x80
 800c272:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c276:	e002      	b.n	800c27e <UART_SetConfig+0x7ae>
 800c278:	2380      	movs	r3, #128	@ 0x80
 800c27a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c27e:	697b      	ldr	r3, [r7, #20]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	4a55      	ldr	r2, [pc, #340]	@ (800c3d8 <UART_SetConfig+0x908>)
 800c284:	4293      	cmp	r3, r2
 800c286:	f040 80f8 	bne.w	800c47a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c28a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c28e:	2b20      	cmp	r3, #32
 800c290:	dc46      	bgt.n	800c320 <UART_SetConfig+0x850>
 800c292:	2b02      	cmp	r3, #2
 800c294:	db75      	blt.n	800c382 <UART_SetConfig+0x8b2>
 800c296:	3b02      	subs	r3, #2
 800c298:	2b1e      	cmp	r3, #30
 800c29a:	d872      	bhi.n	800c382 <UART_SetConfig+0x8b2>
 800c29c:	a201      	add	r2, pc, #4	@ (adr r2, 800c2a4 <UART_SetConfig+0x7d4>)
 800c29e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2a2:	bf00      	nop
 800c2a4:	0800c327 	.word	0x0800c327
 800c2a8:	0800c383 	.word	0x0800c383
 800c2ac:	0800c32f 	.word	0x0800c32f
 800c2b0:	0800c383 	.word	0x0800c383
 800c2b4:	0800c383 	.word	0x0800c383
 800c2b8:	0800c383 	.word	0x0800c383
 800c2bc:	0800c33f 	.word	0x0800c33f
 800c2c0:	0800c383 	.word	0x0800c383
 800c2c4:	0800c383 	.word	0x0800c383
 800c2c8:	0800c383 	.word	0x0800c383
 800c2cc:	0800c383 	.word	0x0800c383
 800c2d0:	0800c383 	.word	0x0800c383
 800c2d4:	0800c383 	.word	0x0800c383
 800c2d8:	0800c383 	.word	0x0800c383
 800c2dc:	0800c34f 	.word	0x0800c34f
 800c2e0:	0800c383 	.word	0x0800c383
 800c2e4:	0800c383 	.word	0x0800c383
 800c2e8:	0800c383 	.word	0x0800c383
 800c2ec:	0800c383 	.word	0x0800c383
 800c2f0:	0800c383 	.word	0x0800c383
 800c2f4:	0800c383 	.word	0x0800c383
 800c2f8:	0800c383 	.word	0x0800c383
 800c2fc:	0800c383 	.word	0x0800c383
 800c300:	0800c383 	.word	0x0800c383
 800c304:	0800c383 	.word	0x0800c383
 800c308:	0800c383 	.word	0x0800c383
 800c30c:	0800c383 	.word	0x0800c383
 800c310:	0800c383 	.word	0x0800c383
 800c314:	0800c383 	.word	0x0800c383
 800c318:	0800c383 	.word	0x0800c383
 800c31c:	0800c375 	.word	0x0800c375
 800c320:	2b40      	cmp	r3, #64	@ 0x40
 800c322:	d02a      	beq.n	800c37a <UART_SetConfig+0x8aa>
 800c324:	e02d      	b.n	800c382 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800c326:	f7fd f85f 	bl	80093e8 <HAL_RCCEx_GetD3PCLK1Freq>
 800c32a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c32c:	e02f      	b.n	800c38e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c32e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c332:	4618      	mov	r0, r3
 800c334:	f7fd f86e 	bl	8009414 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c33a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c33c:	e027      	b.n	800c38e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c33e:	f107 0318 	add.w	r3, r7, #24
 800c342:	4618      	mov	r0, r3
 800c344:	f7fd f9ba 	bl	80096bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c348:	69fb      	ldr	r3, [r7, #28]
 800c34a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c34c:	e01f      	b.n	800c38e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c34e:	4b21      	ldr	r3, [pc, #132]	@ (800c3d4 <UART_SetConfig+0x904>)
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	f003 0320 	and.w	r3, r3, #32
 800c356:	2b00      	cmp	r3, #0
 800c358:	d009      	beq.n	800c36e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c35a:	4b1e      	ldr	r3, [pc, #120]	@ (800c3d4 <UART_SetConfig+0x904>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	08db      	lsrs	r3, r3, #3
 800c360:	f003 0303 	and.w	r3, r3, #3
 800c364:	4a1d      	ldr	r2, [pc, #116]	@ (800c3dc <UART_SetConfig+0x90c>)
 800c366:	fa22 f303 	lsr.w	r3, r2, r3
 800c36a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c36c:	e00f      	b.n	800c38e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800c36e:	4b1b      	ldr	r3, [pc, #108]	@ (800c3dc <UART_SetConfig+0x90c>)
 800c370:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c372:	e00c      	b.n	800c38e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c374:	4b1a      	ldr	r3, [pc, #104]	@ (800c3e0 <UART_SetConfig+0x910>)
 800c376:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c378:	e009      	b.n	800c38e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c37a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c37e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c380:	e005      	b.n	800c38e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800c382:	2300      	movs	r3, #0
 800c384:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c386:	2301      	movs	r3, #1
 800c388:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c38c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c38e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c390:	2b00      	cmp	r3, #0
 800c392:	f000 81ee 	beq.w	800c772 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c396:	697b      	ldr	r3, [r7, #20]
 800c398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c39a:	4a12      	ldr	r2, [pc, #72]	@ (800c3e4 <UART_SetConfig+0x914>)
 800c39c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c3a0:	461a      	mov	r2, r3
 800c3a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3a4:	fbb3 f3f2 	udiv	r3, r3, r2
 800c3a8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c3aa:	697b      	ldr	r3, [r7, #20]
 800c3ac:	685a      	ldr	r2, [r3, #4]
 800c3ae:	4613      	mov	r3, r2
 800c3b0:	005b      	lsls	r3, r3, #1
 800c3b2:	4413      	add	r3, r2
 800c3b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3b6:	429a      	cmp	r2, r3
 800c3b8:	d305      	bcc.n	800c3c6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c3ba:	697b      	ldr	r3, [r7, #20]
 800c3bc:	685b      	ldr	r3, [r3, #4]
 800c3be:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c3c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3c2:	429a      	cmp	r2, r3
 800c3c4:	d910      	bls.n	800c3e8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800c3c6:	2301      	movs	r3, #1
 800c3c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c3cc:	e1d1      	b.n	800c772 <UART_SetConfig+0xca2>
 800c3ce:	bf00      	nop
 800c3d0:	40011c00 	.word	0x40011c00
 800c3d4:	58024400 	.word	0x58024400
 800c3d8:	58000c00 	.word	0x58000c00
 800c3dc:	03d09000 	.word	0x03d09000
 800c3e0:	003d0900 	.word	0x003d0900
 800c3e4:	0801205c 	.word	0x0801205c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c3e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c3ea:	2200      	movs	r2, #0
 800c3ec:	60bb      	str	r3, [r7, #8]
 800c3ee:	60fa      	str	r2, [r7, #12]
 800c3f0:	697b      	ldr	r3, [r7, #20]
 800c3f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3f4:	4ac0      	ldr	r2, [pc, #768]	@ (800c6f8 <UART_SetConfig+0xc28>)
 800c3f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c3fa:	b29b      	uxth	r3, r3
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	603b      	str	r3, [r7, #0]
 800c400:	607a      	str	r2, [r7, #4]
 800c402:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c406:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c40a:	f7f4 f995 	bl	8000738 <__aeabi_uldivmod>
 800c40e:	4602      	mov	r2, r0
 800c410:	460b      	mov	r3, r1
 800c412:	4610      	mov	r0, r2
 800c414:	4619      	mov	r1, r3
 800c416:	f04f 0200 	mov.w	r2, #0
 800c41a:	f04f 0300 	mov.w	r3, #0
 800c41e:	020b      	lsls	r3, r1, #8
 800c420:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c424:	0202      	lsls	r2, r0, #8
 800c426:	6979      	ldr	r1, [r7, #20]
 800c428:	6849      	ldr	r1, [r1, #4]
 800c42a:	0849      	lsrs	r1, r1, #1
 800c42c:	2000      	movs	r0, #0
 800c42e:	460c      	mov	r4, r1
 800c430:	4605      	mov	r5, r0
 800c432:	eb12 0804 	adds.w	r8, r2, r4
 800c436:	eb43 0905 	adc.w	r9, r3, r5
 800c43a:	697b      	ldr	r3, [r7, #20]
 800c43c:	685b      	ldr	r3, [r3, #4]
 800c43e:	2200      	movs	r2, #0
 800c440:	469a      	mov	sl, r3
 800c442:	4693      	mov	fp, r2
 800c444:	4652      	mov	r2, sl
 800c446:	465b      	mov	r3, fp
 800c448:	4640      	mov	r0, r8
 800c44a:	4649      	mov	r1, r9
 800c44c:	f7f4 f974 	bl	8000738 <__aeabi_uldivmod>
 800c450:	4602      	mov	r2, r0
 800c452:	460b      	mov	r3, r1
 800c454:	4613      	mov	r3, r2
 800c456:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c45a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c45e:	d308      	bcc.n	800c472 <UART_SetConfig+0x9a2>
 800c460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c462:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c466:	d204      	bcs.n	800c472 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800c468:	697b      	ldr	r3, [r7, #20]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c46e:	60da      	str	r2, [r3, #12]
 800c470:	e17f      	b.n	800c772 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800c472:	2301      	movs	r3, #1
 800c474:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c478:	e17b      	b.n	800c772 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c47a:	697b      	ldr	r3, [r7, #20]
 800c47c:	69db      	ldr	r3, [r3, #28]
 800c47e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c482:	f040 80bd 	bne.w	800c600 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800c486:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c48a:	2b20      	cmp	r3, #32
 800c48c:	dc48      	bgt.n	800c520 <UART_SetConfig+0xa50>
 800c48e:	2b00      	cmp	r3, #0
 800c490:	db7b      	blt.n	800c58a <UART_SetConfig+0xaba>
 800c492:	2b20      	cmp	r3, #32
 800c494:	d879      	bhi.n	800c58a <UART_SetConfig+0xaba>
 800c496:	a201      	add	r2, pc, #4	@ (adr r2, 800c49c <UART_SetConfig+0x9cc>)
 800c498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c49c:	0800c527 	.word	0x0800c527
 800c4a0:	0800c52f 	.word	0x0800c52f
 800c4a4:	0800c58b 	.word	0x0800c58b
 800c4a8:	0800c58b 	.word	0x0800c58b
 800c4ac:	0800c537 	.word	0x0800c537
 800c4b0:	0800c58b 	.word	0x0800c58b
 800c4b4:	0800c58b 	.word	0x0800c58b
 800c4b8:	0800c58b 	.word	0x0800c58b
 800c4bc:	0800c547 	.word	0x0800c547
 800c4c0:	0800c58b 	.word	0x0800c58b
 800c4c4:	0800c58b 	.word	0x0800c58b
 800c4c8:	0800c58b 	.word	0x0800c58b
 800c4cc:	0800c58b 	.word	0x0800c58b
 800c4d0:	0800c58b 	.word	0x0800c58b
 800c4d4:	0800c58b 	.word	0x0800c58b
 800c4d8:	0800c58b 	.word	0x0800c58b
 800c4dc:	0800c557 	.word	0x0800c557
 800c4e0:	0800c58b 	.word	0x0800c58b
 800c4e4:	0800c58b 	.word	0x0800c58b
 800c4e8:	0800c58b 	.word	0x0800c58b
 800c4ec:	0800c58b 	.word	0x0800c58b
 800c4f0:	0800c58b 	.word	0x0800c58b
 800c4f4:	0800c58b 	.word	0x0800c58b
 800c4f8:	0800c58b 	.word	0x0800c58b
 800c4fc:	0800c58b 	.word	0x0800c58b
 800c500:	0800c58b 	.word	0x0800c58b
 800c504:	0800c58b 	.word	0x0800c58b
 800c508:	0800c58b 	.word	0x0800c58b
 800c50c:	0800c58b 	.word	0x0800c58b
 800c510:	0800c58b 	.word	0x0800c58b
 800c514:	0800c58b 	.word	0x0800c58b
 800c518:	0800c58b 	.word	0x0800c58b
 800c51c:	0800c57d 	.word	0x0800c57d
 800c520:	2b40      	cmp	r3, #64	@ 0x40
 800c522:	d02e      	beq.n	800c582 <UART_SetConfig+0xab2>
 800c524:	e031      	b.n	800c58a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c526:	f7fb fc13 	bl	8007d50 <HAL_RCC_GetPCLK1Freq>
 800c52a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c52c:	e033      	b.n	800c596 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c52e:	f7fb fc25 	bl	8007d7c <HAL_RCC_GetPCLK2Freq>
 800c532:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c534:	e02f      	b.n	800c596 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c536:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c53a:	4618      	mov	r0, r3
 800c53c:	f7fc ff6a 	bl	8009414 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c542:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c544:	e027      	b.n	800c596 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c546:	f107 0318 	add.w	r3, r7, #24
 800c54a:	4618      	mov	r0, r3
 800c54c:	f7fd f8b6 	bl	80096bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c550:	69fb      	ldr	r3, [r7, #28]
 800c552:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c554:	e01f      	b.n	800c596 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c556:	4b69      	ldr	r3, [pc, #420]	@ (800c6fc <UART_SetConfig+0xc2c>)
 800c558:	681b      	ldr	r3, [r3, #0]
 800c55a:	f003 0320 	and.w	r3, r3, #32
 800c55e:	2b00      	cmp	r3, #0
 800c560:	d009      	beq.n	800c576 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c562:	4b66      	ldr	r3, [pc, #408]	@ (800c6fc <UART_SetConfig+0xc2c>)
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	08db      	lsrs	r3, r3, #3
 800c568:	f003 0303 	and.w	r3, r3, #3
 800c56c:	4a64      	ldr	r2, [pc, #400]	@ (800c700 <UART_SetConfig+0xc30>)
 800c56e:	fa22 f303 	lsr.w	r3, r2, r3
 800c572:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c574:	e00f      	b.n	800c596 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800c576:	4b62      	ldr	r3, [pc, #392]	@ (800c700 <UART_SetConfig+0xc30>)
 800c578:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c57a:	e00c      	b.n	800c596 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c57c:	4b61      	ldr	r3, [pc, #388]	@ (800c704 <UART_SetConfig+0xc34>)
 800c57e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c580:	e009      	b.n	800c596 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c582:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c586:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c588:	e005      	b.n	800c596 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800c58a:	2300      	movs	r3, #0
 800c58c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c58e:	2301      	movs	r3, #1
 800c590:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c594:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c596:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c598:	2b00      	cmp	r3, #0
 800c59a:	f000 80ea 	beq.w	800c772 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c59e:	697b      	ldr	r3, [r7, #20]
 800c5a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c5a2:	4a55      	ldr	r2, [pc, #340]	@ (800c6f8 <UART_SetConfig+0xc28>)
 800c5a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c5a8:	461a      	mov	r2, r3
 800c5aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c5ac:	fbb3 f3f2 	udiv	r3, r3, r2
 800c5b0:	005a      	lsls	r2, r3, #1
 800c5b2:	697b      	ldr	r3, [r7, #20]
 800c5b4:	685b      	ldr	r3, [r3, #4]
 800c5b6:	085b      	lsrs	r3, r3, #1
 800c5b8:	441a      	add	r2, r3
 800c5ba:	697b      	ldr	r3, [r7, #20]
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5c2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c5c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5c6:	2b0f      	cmp	r3, #15
 800c5c8:	d916      	bls.n	800c5f8 <UART_SetConfig+0xb28>
 800c5ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c5d0:	d212      	bcs.n	800c5f8 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c5d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5d4:	b29b      	uxth	r3, r3
 800c5d6:	f023 030f 	bic.w	r3, r3, #15
 800c5da:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c5dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c5de:	085b      	lsrs	r3, r3, #1
 800c5e0:	b29b      	uxth	r3, r3
 800c5e2:	f003 0307 	and.w	r3, r3, #7
 800c5e6:	b29a      	uxth	r2, r3
 800c5e8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c5ea:	4313      	orrs	r3, r2
 800c5ec:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800c5ee:	697b      	ldr	r3, [r7, #20]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c5f4:	60da      	str	r2, [r3, #12]
 800c5f6:	e0bc      	b.n	800c772 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800c5f8:	2301      	movs	r3, #1
 800c5fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c5fe:	e0b8      	b.n	800c772 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c600:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c604:	2b20      	cmp	r3, #32
 800c606:	dc4b      	bgt.n	800c6a0 <UART_SetConfig+0xbd0>
 800c608:	2b00      	cmp	r3, #0
 800c60a:	f2c0 8087 	blt.w	800c71c <UART_SetConfig+0xc4c>
 800c60e:	2b20      	cmp	r3, #32
 800c610:	f200 8084 	bhi.w	800c71c <UART_SetConfig+0xc4c>
 800c614:	a201      	add	r2, pc, #4	@ (adr r2, 800c61c <UART_SetConfig+0xb4c>)
 800c616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c61a:	bf00      	nop
 800c61c:	0800c6a7 	.word	0x0800c6a7
 800c620:	0800c6af 	.word	0x0800c6af
 800c624:	0800c71d 	.word	0x0800c71d
 800c628:	0800c71d 	.word	0x0800c71d
 800c62c:	0800c6b7 	.word	0x0800c6b7
 800c630:	0800c71d 	.word	0x0800c71d
 800c634:	0800c71d 	.word	0x0800c71d
 800c638:	0800c71d 	.word	0x0800c71d
 800c63c:	0800c6c7 	.word	0x0800c6c7
 800c640:	0800c71d 	.word	0x0800c71d
 800c644:	0800c71d 	.word	0x0800c71d
 800c648:	0800c71d 	.word	0x0800c71d
 800c64c:	0800c71d 	.word	0x0800c71d
 800c650:	0800c71d 	.word	0x0800c71d
 800c654:	0800c71d 	.word	0x0800c71d
 800c658:	0800c71d 	.word	0x0800c71d
 800c65c:	0800c6d7 	.word	0x0800c6d7
 800c660:	0800c71d 	.word	0x0800c71d
 800c664:	0800c71d 	.word	0x0800c71d
 800c668:	0800c71d 	.word	0x0800c71d
 800c66c:	0800c71d 	.word	0x0800c71d
 800c670:	0800c71d 	.word	0x0800c71d
 800c674:	0800c71d 	.word	0x0800c71d
 800c678:	0800c71d 	.word	0x0800c71d
 800c67c:	0800c71d 	.word	0x0800c71d
 800c680:	0800c71d 	.word	0x0800c71d
 800c684:	0800c71d 	.word	0x0800c71d
 800c688:	0800c71d 	.word	0x0800c71d
 800c68c:	0800c71d 	.word	0x0800c71d
 800c690:	0800c71d 	.word	0x0800c71d
 800c694:	0800c71d 	.word	0x0800c71d
 800c698:	0800c71d 	.word	0x0800c71d
 800c69c:	0800c70f 	.word	0x0800c70f
 800c6a0:	2b40      	cmp	r3, #64	@ 0x40
 800c6a2:	d037      	beq.n	800c714 <UART_SetConfig+0xc44>
 800c6a4:	e03a      	b.n	800c71c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c6a6:	f7fb fb53 	bl	8007d50 <HAL_RCC_GetPCLK1Freq>
 800c6aa:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c6ac:	e03c      	b.n	800c728 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c6ae:	f7fb fb65 	bl	8007d7c <HAL_RCC_GetPCLK2Freq>
 800c6b2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c6b4:	e038      	b.n	800c728 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c6b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c6ba:	4618      	mov	r0, r3
 800c6bc:	f7fc feaa 	bl	8009414 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c6c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6c4:	e030      	b.n	800c728 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c6c6:	f107 0318 	add.w	r3, r7, #24
 800c6ca:	4618      	mov	r0, r3
 800c6cc:	f7fc fff6 	bl	80096bc <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c6d0:	69fb      	ldr	r3, [r7, #28]
 800c6d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c6d4:	e028      	b.n	800c728 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c6d6:	4b09      	ldr	r3, [pc, #36]	@ (800c6fc <UART_SetConfig+0xc2c>)
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	f003 0320 	and.w	r3, r3, #32
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d012      	beq.n	800c708 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c6e2:	4b06      	ldr	r3, [pc, #24]	@ (800c6fc <UART_SetConfig+0xc2c>)
 800c6e4:	681b      	ldr	r3, [r3, #0]
 800c6e6:	08db      	lsrs	r3, r3, #3
 800c6e8:	f003 0303 	and.w	r3, r3, #3
 800c6ec:	4a04      	ldr	r2, [pc, #16]	@ (800c700 <UART_SetConfig+0xc30>)
 800c6ee:	fa22 f303 	lsr.w	r3, r2, r3
 800c6f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c6f4:	e018      	b.n	800c728 <UART_SetConfig+0xc58>
 800c6f6:	bf00      	nop
 800c6f8:	0801205c 	.word	0x0801205c
 800c6fc:	58024400 	.word	0x58024400
 800c700:	03d09000 	.word	0x03d09000
 800c704:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800c708:	4b24      	ldr	r3, [pc, #144]	@ (800c79c <UART_SetConfig+0xccc>)
 800c70a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c70c:	e00c      	b.n	800c728 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c70e:	4b24      	ldr	r3, [pc, #144]	@ (800c7a0 <UART_SetConfig+0xcd0>)
 800c710:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c712:	e009      	b.n	800c728 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c714:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c718:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c71a:	e005      	b.n	800c728 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800c71c:	2300      	movs	r3, #0
 800c71e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c720:	2301      	movs	r3, #1
 800c722:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c726:	bf00      	nop
    }

    if (pclk != 0U)
 800c728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d021      	beq.n	800c772 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c72e:	697b      	ldr	r3, [r7, #20]
 800c730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c732:	4a1c      	ldr	r2, [pc, #112]	@ (800c7a4 <UART_SetConfig+0xcd4>)
 800c734:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c738:	461a      	mov	r2, r3
 800c73a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c73c:	fbb3 f2f2 	udiv	r2, r3, r2
 800c740:	697b      	ldr	r3, [r7, #20]
 800c742:	685b      	ldr	r3, [r3, #4]
 800c744:	085b      	lsrs	r3, r3, #1
 800c746:	441a      	add	r2, r3
 800c748:	697b      	ldr	r3, [r7, #20]
 800c74a:	685b      	ldr	r3, [r3, #4]
 800c74c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c750:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c754:	2b0f      	cmp	r3, #15
 800c756:	d909      	bls.n	800c76c <UART_SetConfig+0xc9c>
 800c758:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c75a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c75e:	d205      	bcs.n	800c76c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c762:	b29a      	uxth	r2, r3
 800c764:	697b      	ldr	r3, [r7, #20]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	60da      	str	r2, [r3, #12]
 800c76a:	e002      	b.n	800c772 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800c76c:	2301      	movs	r3, #1
 800c76e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c772:	697b      	ldr	r3, [r7, #20]
 800c774:	2201      	movs	r2, #1
 800c776:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c77a:	697b      	ldr	r3, [r7, #20]
 800c77c:	2201      	movs	r2, #1
 800c77e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c782:	697b      	ldr	r3, [r7, #20]
 800c784:	2200      	movs	r2, #0
 800c786:	671a      	str	r2, [r3, #112]	@ 0x70
  huart->TxISR = NULL;
 800c788:	697b      	ldr	r3, [r7, #20]
 800c78a:	2200      	movs	r2, #0
 800c78c:	675a      	str	r2, [r3, #116]	@ 0x74

  return ret;
 800c78e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800c792:	4618      	mov	r0, r3
 800c794:	3748      	adds	r7, #72	@ 0x48
 800c796:	46bd      	mov	sp, r7
 800c798:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c79c:	03d09000 	.word	0x03d09000
 800c7a0:	003d0900 	.word	0x003d0900
 800c7a4:	0801205c 	.word	0x0801205c

0800c7a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c7a8:	b480      	push	{r7}
 800c7aa:	b083      	sub	sp, #12
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7b4:	f003 0301 	and.w	r3, r3, #1
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d00a      	beq.n	800c7d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	685b      	ldr	r3, [r3, #4]
 800c7c2:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	430a      	orrs	r2, r1
 800c7d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7d6:	f003 0302 	and.w	r3, r3, #2
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d00a      	beq.n	800c7f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	685b      	ldr	r3, [r3, #4]
 800c7e4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	430a      	orrs	r2, r1
 800c7f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c7f8:	f003 0304 	and.w	r3, r3, #4
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d00a      	beq.n	800c816 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	681b      	ldr	r3, [r3, #0]
 800c804:	685b      	ldr	r3, [r3, #4]
 800c806:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	430a      	orrs	r2, r1
 800c814:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c81a:	f003 0308 	and.w	r3, r3, #8
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d00a      	beq.n	800c838 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	681b      	ldr	r3, [r3, #0]
 800c826:	685b      	ldr	r3, [r3, #4]
 800c828:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	430a      	orrs	r2, r1
 800c836:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c83c:	f003 0310 	and.w	r3, r3, #16
 800c840:	2b00      	cmp	r3, #0
 800c842:	d00a      	beq.n	800c85a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	689b      	ldr	r3, [r3, #8]
 800c84a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	430a      	orrs	r2, r1
 800c858:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c85a:	687b      	ldr	r3, [r7, #4]
 800c85c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c85e:	f003 0320 	and.w	r3, r3, #32
 800c862:	2b00      	cmp	r3, #0
 800c864:	d00a      	beq.n	800c87c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	689b      	ldr	r3, [r3, #8]
 800c86c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	430a      	orrs	r2, r1
 800c87a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c884:	2b00      	cmp	r3, #0
 800c886:	d01a      	beq.n	800c8be <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	685b      	ldr	r3, [r3, #4]
 800c88e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	681b      	ldr	r3, [r3, #0]
 800c89a:	430a      	orrs	r2, r1
 800c89c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c8a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c8a6:	d10a      	bne.n	800c8be <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	685b      	ldr	r3, [r3, #4]
 800c8ae:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	430a      	orrs	r2, r1
 800c8bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c8c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d00a      	beq.n	800c8e0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	685b      	ldr	r3, [r3, #4]
 800c8d0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	430a      	orrs	r2, r1
 800c8de:	605a      	str	r2, [r3, #4]
  }
}
 800c8e0:	bf00      	nop
 800c8e2:	370c      	adds	r7, #12
 800c8e4:	46bd      	mov	sp, r7
 800c8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ea:	4770      	bx	lr

0800c8ec <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c8ec:	b580      	push	{r7, lr}
 800c8ee:	b086      	sub	sp, #24
 800c8f0:	af02      	add	r7, sp, #8
 800c8f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c8fc:	f7f7 f936 	bl	8003b6c <HAL_GetTick>
 800c900:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c902:	687b      	ldr	r3, [r7, #4]
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	f003 0308 	and.w	r3, r3, #8
 800c90c:	2b08      	cmp	r3, #8
 800c90e:	d10e      	bne.n	800c92e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c910:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c914:	9300      	str	r3, [sp, #0]
 800c916:	68fb      	ldr	r3, [r7, #12]
 800c918:	2200      	movs	r2, #0
 800c91a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c91e:	6878      	ldr	r0, [r7, #4]
 800c920:	f000 f82f 	bl	800c982 <UART_WaitOnFlagUntilTimeout>
 800c924:	4603      	mov	r3, r0
 800c926:	2b00      	cmp	r3, #0
 800c928:	d001      	beq.n	800c92e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c92a:	2303      	movs	r3, #3
 800c92c:	e025      	b.n	800c97a <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	681b      	ldr	r3, [r3, #0]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	f003 0304 	and.w	r3, r3, #4
 800c938:	2b04      	cmp	r3, #4
 800c93a:	d10e      	bne.n	800c95a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c93c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c940:	9300      	str	r3, [sp, #0]
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	2200      	movs	r2, #0
 800c946:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c94a:	6878      	ldr	r0, [r7, #4]
 800c94c:	f000 f819 	bl	800c982 <UART_WaitOnFlagUntilTimeout>
 800c950:	4603      	mov	r3, r0
 800c952:	2b00      	cmp	r3, #0
 800c954:	d001      	beq.n	800c95a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c956:	2303      	movs	r3, #3
 800c958:	e00f      	b.n	800c97a <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	2220      	movs	r2, #32
 800c95e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_READY;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	2220      	movs	r2, #32
 800c966:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	2200      	movs	r2, #0
 800c96e:	66da      	str	r2, [r3, #108]	@ 0x6c

  __HAL_UNLOCK(huart);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2200      	movs	r2, #0
 800c974:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800c978:	2300      	movs	r3, #0
}
 800c97a:	4618      	mov	r0, r3
 800c97c:	3710      	adds	r7, #16
 800c97e:	46bd      	mov	sp, r7
 800c980:	bd80      	pop	{r7, pc}

0800c982 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c982:	b580      	push	{r7, lr}
 800c984:	b09c      	sub	sp, #112	@ 0x70
 800c986:	af00      	add	r7, sp, #0
 800c988:	60f8      	str	r0, [r7, #12]
 800c98a:	60b9      	str	r1, [r7, #8]
 800c98c:	603b      	str	r3, [r7, #0]
 800c98e:	4613      	mov	r3, r2
 800c990:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c992:	e0a9      	b.n	800cae8 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c994:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c996:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c99a:	f000 80a5 	beq.w	800cae8 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c99e:	f7f7 f8e5 	bl	8003b6c <HAL_GetTick>
 800c9a2:	4602      	mov	r2, r0
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	1ad3      	subs	r3, r2, r3
 800c9a8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800c9aa:	429a      	cmp	r2, r3
 800c9ac:	d302      	bcc.n	800c9b4 <UART_WaitOnFlagUntilTimeout+0x32>
 800c9ae:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c9b0:	2b00      	cmp	r3, #0
 800c9b2:	d140      	bne.n	800ca36 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800c9b4:	68fb      	ldr	r3, [r7, #12]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9bc:	e853 3f00 	ldrex	r3, [r3]
 800c9c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c9c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c9c4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800c9c8:	667b      	str	r3, [r7, #100]	@ 0x64
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	461a      	mov	r2, r3
 800c9d0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c9d2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c9d4:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9d6:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c9d8:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c9da:	e841 2300 	strex	r3, r2, [r1]
 800c9de:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c9e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d1e6      	bne.n	800c9b4 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	3308      	adds	r3, #8
 800c9ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c9f0:	e853 3f00 	ldrex	r3, [r3]
 800c9f4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9f8:	f023 0301 	bic.w	r3, r3, #1
 800c9fc:	663b      	str	r3, [r7, #96]	@ 0x60
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	3308      	adds	r3, #8
 800ca04:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ca06:	64ba      	str	r2, [r7, #72]	@ 0x48
 800ca08:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca0a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ca0c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ca0e:	e841 2300 	strex	r3, r2, [r1]
 800ca12:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ca14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d1e5      	bne.n	800c9e6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	2220      	movs	r2, #32
 800ca1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800ca22:	68fb      	ldr	r3, [r7, #12]
 800ca24:	2220      	movs	r2, #32
 800ca26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        __HAL_UNLOCK(huart);
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	2200      	movs	r2, #0
 800ca2e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 800ca32:	2303      	movs	r3, #3
 800ca34:	e069      	b.n	800cb0a <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	f003 0304 	and.w	r3, r3, #4
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d051      	beq.n	800cae8 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ca44:	68fb      	ldr	r3, [r7, #12]
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	69db      	ldr	r3, [r3, #28]
 800ca4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ca4e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ca52:	d149      	bne.n	800cae8 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ca5c:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca66:	e853 3f00 	ldrex	r3, [r3]
 800ca6a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ca6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca6e:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 800ca72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	461a      	mov	r2, r3
 800ca7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ca7c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca7e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ca80:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ca82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ca84:	e841 2300 	strex	r3, r2, [r1]
 800ca88:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ca8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d1e6      	bne.n	800ca5e <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ca90:	68fb      	ldr	r3, [r7, #12]
 800ca92:	681b      	ldr	r3, [r3, #0]
 800ca94:	3308      	adds	r3, #8
 800ca96:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ca98:	697b      	ldr	r3, [r7, #20]
 800ca9a:	e853 3f00 	ldrex	r3, [r3]
 800ca9e:	613b      	str	r3, [r7, #16]
   return(result);
 800caa0:	693b      	ldr	r3, [r7, #16]
 800caa2:	f023 0301 	bic.w	r3, r3, #1
 800caa6:	66bb      	str	r3, [r7, #104]	@ 0x68
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	3308      	adds	r3, #8
 800caae:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cab0:	623a      	str	r2, [r7, #32]
 800cab2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cab4:	69f9      	ldr	r1, [r7, #28]
 800cab6:	6a3a      	ldr	r2, [r7, #32]
 800cab8:	e841 2300 	strex	r3, r2, [r1]
 800cabc:	61bb      	str	r3, [r7, #24]
   return(result);
 800cabe:	69bb      	ldr	r3, [r7, #24]
 800cac0:	2b00      	cmp	r3, #0
 800cac2:	d1e5      	bne.n	800ca90 <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800cac4:	68fb      	ldr	r3, [r7, #12]
 800cac6:	2220      	movs	r2, #32
 800cac8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	2220      	movs	r2, #32
 800cad0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	2220      	movs	r2, #32
 800cad8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	2200      	movs	r2, #0
 800cae0:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800cae4:	2303      	movs	r3, #3
 800cae6:	e010      	b.n	800cb0a <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	69da      	ldr	r2, [r3, #28]
 800caee:	68bb      	ldr	r3, [r7, #8]
 800caf0:	4013      	ands	r3, r2
 800caf2:	68ba      	ldr	r2, [r7, #8]
 800caf4:	429a      	cmp	r2, r3
 800caf6:	bf0c      	ite	eq
 800caf8:	2301      	moveq	r3, #1
 800cafa:	2300      	movne	r3, #0
 800cafc:	b2db      	uxtb	r3, r3
 800cafe:	461a      	mov	r2, r3
 800cb00:	79fb      	ldrb	r3, [r7, #7]
 800cb02:	429a      	cmp	r2, r3
 800cb04:	f43f af46 	beq.w	800c994 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cb08:	2300      	movs	r3, #0
}
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	3770      	adds	r7, #112	@ 0x70
 800cb0e:	46bd      	mov	sp, r7
 800cb10:	bd80      	pop	{r7, pc}
	...

0800cb14 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800cb14:	b480      	push	{r7}
 800cb16:	b0a3      	sub	sp, #140	@ 0x8c
 800cb18:	af00      	add	r7, sp, #0
 800cb1a:	60f8      	str	r0, [r7, #12]
 800cb1c:	60b9      	str	r1, [r7, #8]
 800cb1e:	4613      	mov	r3, r2
 800cb20:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	68ba      	ldr	r2, [r7, #8]
 800cb26:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	88fa      	ldrh	r2, [r7, #6]
 800cb2c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	88fa      	ldrh	r2, [r7, #6]
 800cb34:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	689b      	ldr	r3, [r3, #8]
 800cb42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cb46:	d10e      	bne.n	800cb66 <UART_Start_Receive_IT+0x52>
 800cb48:	68fb      	ldr	r3, [r7, #12]
 800cb4a:	691b      	ldr	r3, [r3, #16]
 800cb4c:	2b00      	cmp	r3, #0
 800cb4e:	d105      	bne.n	800cb5c <UART_Start_Receive_IT+0x48>
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800cb56:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cb5a:	e02d      	b.n	800cbb8 <UART_Start_Receive_IT+0xa4>
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	22ff      	movs	r2, #255	@ 0xff
 800cb60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cb64:	e028      	b.n	800cbb8 <UART_Start_Receive_IT+0xa4>
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	689b      	ldr	r3, [r3, #8]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d10d      	bne.n	800cb8a <UART_Start_Receive_IT+0x76>
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	691b      	ldr	r3, [r3, #16]
 800cb72:	2b00      	cmp	r3, #0
 800cb74:	d104      	bne.n	800cb80 <UART_Start_Receive_IT+0x6c>
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	22ff      	movs	r2, #255	@ 0xff
 800cb7a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cb7e:	e01b      	b.n	800cbb8 <UART_Start_Receive_IT+0xa4>
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	227f      	movs	r2, #127	@ 0x7f
 800cb84:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cb88:	e016      	b.n	800cbb8 <UART_Start_Receive_IT+0xa4>
 800cb8a:	68fb      	ldr	r3, [r7, #12]
 800cb8c:	689b      	ldr	r3, [r3, #8]
 800cb8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cb92:	d10d      	bne.n	800cbb0 <UART_Start_Receive_IT+0x9c>
 800cb94:	68fb      	ldr	r3, [r7, #12]
 800cb96:	691b      	ldr	r3, [r3, #16]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d104      	bne.n	800cba6 <UART_Start_Receive_IT+0x92>
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	227f      	movs	r2, #127	@ 0x7f
 800cba0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cba4:	e008      	b.n	800cbb8 <UART_Start_Receive_IT+0xa4>
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	223f      	movs	r2, #63	@ 0x3f
 800cbaa:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800cbae:	e003      	b.n	800cbb8 <UART_Start_Receive_IT+0xa4>
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	2200      	movs	r2, #0
 800cbbc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cbc0:	68fb      	ldr	r3, [r7, #12]
 800cbc2:	2222      	movs	r2, #34	@ 0x22
 800cbc4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cbc8:	68fb      	ldr	r3, [r7, #12]
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	3308      	adds	r3, #8
 800cbce:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cbd2:	e853 3f00 	ldrex	r3, [r3]
 800cbd6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800cbd8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cbda:	f043 0301 	orr.w	r3, r3, #1
 800cbde:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	3308      	adds	r3, #8
 800cbe8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800cbec:	673a      	str	r2, [r7, #112]	@ 0x70
 800cbee:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbf0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800cbf2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800cbf4:	e841 2300 	strex	r3, r2, [r1]
 800cbf8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800cbfa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d1e3      	bne.n	800cbc8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800cc04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cc08:	d153      	bne.n	800ccb2 <UART_Start_Receive_IT+0x19e>
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cc10:	88fa      	ldrh	r2, [r7, #6]
 800cc12:	429a      	cmp	r2, r3
 800cc14:	d34d      	bcc.n	800ccb2 <UART_Start_Receive_IT+0x19e>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cc16:	68fb      	ldr	r3, [r7, #12]
 800cc18:	689b      	ldr	r3, [r3, #8]
 800cc1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cc1e:	d107      	bne.n	800cc30 <UART_Start_Receive_IT+0x11c>
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	691b      	ldr	r3, [r3, #16]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d103      	bne.n	800cc30 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800cc28:	68fb      	ldr	r3, [r7, #12]
 800cc2a:	4a4b      	ldr	r2, [pc, #300]	@ (800cd58 <UART_Start_Receive_IT+0x244>)
 800cc2c:	671a      	str	r2, [r3, #112]	@ 0x70
 800cc2e:	e002      	b.n	800cc36 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	4a4a      	ldr	r2, [pc, #296]	@ (800cd5c <UART_Start_Receive_IT+0x248>)
 800cc34:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	2200      	movs	r2, #0
 800cc3a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	691b      	ldr	r3, [r3, #16]
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	d01a      	beq.n	800cc7c <UART_Start_Receive_IT+0x168>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cc4e:	e853 3f00 	ldrex	r3, [r3]
 800cc52:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cc54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cc56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cc5a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	461a      	mov	r2, r3
 800cc64:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cc68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cc6a:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc6c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800cc6e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800cc70:	e841 2300 	strex	r3, r2, [r1]
 800cc74:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800cc76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc78:	2b00      	cmp	r3, #0
 800cc7a:	d1e4      	bne.n	800cc46 <UART_Start_Receive_IT+0x132>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	3308      	adds	r3, #8
 800cc82:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc86:	e853 3f00 	ldrex	r3, [r3]
 800cc8a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cc8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cc8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cc92:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	3308      	adds	r3, #8
 800cc9a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cc9c:	64ba      	str	r2, [r7, #72]	@ 0x48
 800cc9e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cca0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800cca2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cca4:	e841 2300 	strex	r3, r2, [r1]
 800cca8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800ccaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d1e5      	bne.n	800cc7c <UART_Start_Receive_IT+0x168>
 800ccb0:	e04a      	b.n	800cd48 <UART_Start_Receive_IT+0x234>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	689b      	ldr	r3, [r3, #8]
 800ccb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ccba:	d107      	bne.n	800cccc <UART_Start_Receive_IT+0x1b8>
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	691b      	ldr	r3, [r3, #16]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d103      	bne.n	800cccc <UART_Start_Receive_IT+0x1b8>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	4a26      	ldr	r2, [pc, #152]	@ (800cd60 <UART_Start_Receive_IT+0x24c>)
 800ccc8:	671a      	str	r2, [r3, #112]	@ 0x70
 800ccca:	e002      	b.n	800ccd2 <UART_Start_Receive_IT+0x1be>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800cccc:	68fb      	ldr	r3, [r7, #12]
 800ccce:	4a25      	ldr	r2, [pc, #148]	@ (800cd64 <UART_Start_Receive_IT+0x250>)
 800ccd0:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    __HAL_UNLOCK(huart);
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	2200      	movs	r2, #0
 800ccd6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	691b      	ldr	r3, [r3, #16]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d019      	beq.n	800cd16 <UART_Start_Receive_IT+0x202>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	681b      	ldr	r3, [r3, #0]
 800cce6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ccea:	e853 3f00 	ldrex	r3, [r3]
 800ccee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ccf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ccf2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800ccf6:	677b      	str	r3, [r7, #116]	@ 0x74
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	461a      	mov	r2, r3
 800ccfe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd00:	637b      	str	r3, [r7, #52]	@ 0x34
 800cd02:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd04:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800cd06:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cd08:	e841 2300 	strex	r3, r2, [r1]
 800cd0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800cd0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d1e6      	bne.n	800cce2 <UART_Start_Receive_IT+0x1ce>
 800cd14:	e018      	b.n	800cd48 <UART_Start_Receive_IT+0x234>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	681b      	ldr	r3, [r3, #0]
 800cd1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd1c:	697b      	ldr	r3, [r7, #20]
 800cd1e:	e853 3f00 	ldrex	r3, [r3]
 800cd22:	613b      	str	r3, [r7, #16]
   return(result);
 800cd24:	693b      	ldr	r3, [r7, #16]
 800cd26:	f043 0320 	orr.w	r3, r3, #32
 800cd2a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	461a      	mov	r2, r3
 800cd32:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800cd34:	623b      	str	r3, [r7, #32]
 800cd36:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd38:	69f9      	ldr	r1, [r7, #28]
 800cd3a:	6a3a      	ldr	r2, [r7, #32]
 800cd3c:	e841 2300 	strex	r3, r2, [r1]
 800cd40:	61bb      	str	r3, [r7, #24]
   return(result);
 800cd42:	69bb      	ldr	r3, [r7, #24]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d1e6      	bne.n	800cd16 <UART_Start_Receive_IT+0x202>
    }  
  }
  return HAL_OK;
 800cd48:	2300      	movs	r3, #0
}
 800cd4a:	4618      	mov	r0, r3
 800cd4c:	378c      	adds	r7, #140	@ 0x8c
 800cd4e:	46bd      	mov	sp, r7
 800cd50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd54:	4770      	bx	lr
 800cd56:	bf00      	nop
 800cd58:	0800d471 	.word	0x0800d471
 800cd5c:	0800d179 	.word	0x0800d179
 800cd60:	0800d017 	.word	0x0800d017
 800cd64:	0800ceb7 	.word	0x0800ceb7

0800cd68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cd68:	b480      	push	{r7}
 800cd6a:	b095      	sub	sp, #84	@ 0x54
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cd78:	e853 3f00 	ldrex	r3, [r3]
 800cd7c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cd7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cd80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cd84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	461a      	mov	r2, r3
 800cd8c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cd8e:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd90:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd92:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cd94:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cd96:	e841 2300 	strex	r3, r2, [r1]
 800cd9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cd9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cd9e:	2b00      	cmp	r3, #0
 800cda0:	d1e6      	bne.n	800cd70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	3308      	adds	r3, #8
 800cda8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdaa:	6a3b      	ldr	r3, [r7, #32]
 800cdac:	e853 3f00 	ldrex	r3, [r3]
 800cdb0:	61fb      	str	r3, [r7, #28]
   return(result);
 800cdb2:	69fa      	ldr	r2, [r7, #28]
 800cdb4:	4b1e      	ldr	r3, [pc, #120]	@ (800ce30 <UART_EndRxTransfer+0xc8>)
 800cdb6:	4013      	ands	r3, r2
 800cdb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	3308      	adds	r3, #8
 800cdc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800cdc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cdc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdc6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cdc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cdca:	e841 2300 	strex	r3, r2, [r1]
 800cdce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cdd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d1e5      	bne.n	800cda2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cdda:	2b01      	cmp	r3, #1
 800cddc:	d118      	bne.n	800ce10 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	e853 3f00 	ldrex	r3, [r3]
 800cdea:	60bb      	str	r3, [r7, #8]
   return(result);
 800cdec:	68bb      	ldr	r3, [r7, #8]
 800cdee:	f023 0310 	bic.w	r3, r3, #16
 800cdf2:	647b      	str	r3, [r7, #68]	@ 0x44
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	461a      	mov	r2, r3
 800cdfa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdfc:	61bb      	str	r3, [r7, #24]
 800cdfe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce00:	6979      	ldr	r1, [r7, #20]
 800ce02:	69ba      	ldr	r2, [r7, #24]
 800ce04:	e841 2300 	strex	r3, r2, [r1]
 800ce08:	613b      	str	r3, [r7, #16]
   return(result);
 800ce0a:	693b      	ldr	r3, [r7, #16]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d1e6      	bne.n	800cdde <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	2220      	movs	r2, #32
 800ce14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	2200      	movs	r2, #0
 800ce22:	671a      	str	r2, [r3, #112]	@ 0x70
}
 800ce24:	bf00      	nop
 800ce26:	3754      	adds	r7, #84	@ 0x54
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2e:	4770      	bx	lr
 800ce30:	effffffe 	.word	0xeffffffe

0800ce34 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ce34:	b580      	push	{r7, lr}
 800ce36:	b084      	sub	sp, #16
 800ce38:	af00      	add	r7, sp, #0
 800ce3a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ce40:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ce42:	68fb      	ldr	r3, [r7, #12]
 800ce44:	2200      	movs	r2, #0
 800ce46:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	2200      	movs	r2, #0
 800ce4e:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ce52:	68f8      	ldr	r0, [r7, #12]
 800ce54:	f7fe fe26 	bl	800baa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ce58:	bf00      	nop
 800ce5a:	3710      	adds	r7, #16
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	bd80      	pop	{r7, pc}

0800ce60 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b088      	sub	sp, #32
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	e853 3f00 	ldrex	r3, [r3]
 800ce74:	60bb      	str	r3, [r7, #8]
   return(result);
 800ce76:	68bb      	ldr	r3, [r7, #8]
 800ce78:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ce7c:	61fb      	str	r3, [r7, #28]
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	681b      	ldr	r3, [r3, #0]
 800ce82:	461a      	mov	r2, r3
 800ce84:	69fb      	ldr	r3, [r7, #28]
 800ce86:	61bb      	str	r3, [r7, #24]
 800ce88:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce8a:	6979      	ldr	r1, [r7, #20]
 800ce8c:	69ba      	ldr	r2, [r7, #24]
 800ce8e:	e841 2300 	strex	r3, r2, [r1]
 800ce92:	613b      	str	r3, [r7, #16]
   return(result);
 800ce94:	693b      	ldr	r3, [r7, #16]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d1e6      	bne.n	800ce68 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	2220      	movs	r2, #32
 800ce9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	2200      	movs	r2, #0
 800cea6:	675a      	str	r2, [r3, #116]	@ 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cea8:	6878      	ldr	r0, [r7, #4]
 800ceaa:	f7fe fdf1 	bl	800ba90 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ceae:	bf00      	nop
 800ceb0:	3720      	adds	r7, #32
 800ceb2:	46bd      	mov	sp, r7
 800ceb4:	bd80      	pop	{r7, pc}

0800ceb6 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800ceb6:	b580      	push	{r7, lr}
 800ceb8:	b096      	sub	sp, #88	@ 0x58
 800ceba:	af00      	add	r7, sp, #0
 800cebc:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cec4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cece:	2b22      	cmp	r3, #34	@ 0x22
 800ced0:	f040 8095 	bne.w	800cffe <UART_RxISR_8BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	681b      	ldr	r3, [r3, #0]
 800ced8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ceda:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cede:	f8b7 3054 	ldrh.w	r3, [r7, #84]	@ 0x54
 800cee2:	b2d9      	uxtb	r1, r3
 800cee4:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800cee8:	b2da      	uxtb	r2, r3
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ceee:	400a      	ands	r2, r1
 800cef0:	b2d2      	uxtb	r2, r2
 800cef2:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cef8:	1c5a      	adds	r2, r3, #1
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cf04:	b29b      	uxth	r3, r3
 800cf06:	3b01      	subs	r3, #1
 800cf08:	b29a      	uxth	r2, r3
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cf16:	b29b      	uxth	r3, r3
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d178      	bne.n	800d00e <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	681b      	ldr	r3, [r3, #0]
 800cf20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cf24:	e853 3f00 	ldrex	r3, [r3]
 800cf28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800cf2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cf30:	653b      	str	r3, [r7, #80]	@ 0x50
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	461a      	mov	r2, r3
 800cf38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cf3a:	647b      	str	r3, [r7, #68]	@ 0x44
 800cf3c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf3e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800cf40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800cf42:	e841 2300 	strex	r3, r2, [r1]
 800cf46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800cf48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d1e6      	bne.n	800cf1c <UART_RxISR_8BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	3308      	adds	r3, #8
 800cf54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf58:	e853 3f00 	ldrex	r3, [r3]
 800cf5c:	623b      	str	r3, [r7, #32]
   return(result);
 800cf5e:	6a3b      	ldr	r3, [r7, #32]
 800cf60:	f023 0301 	bic.w	r3, r3, #1
 800cf64:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	3308      	adds	r3, #8
 800cf6c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cf6e:	633a      	str	r2, [r7, #48]	@ 0x30
 800cf70:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf72:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cf74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cf76:	e841 2300 	strex	r3, r2, [r1]
 800cf7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800cf7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d1e5      	bne.n	800cf4e <UART_RxISR_8BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	2220      	movs	r2, #32
 800cf86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	2200      	movs	r2, #0
 800cf8e:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cf94:	2b01      	cmp	r3, #1
 800cf96:	d12e      	bne.n	800cff6 <UART_RxISR_8BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	2200      	movs	r2, #0
 800cf9c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfa4:	693b      	ldr	r3, [r7, #16]
 800cfa6:	e853 3f00 	ldrex	r3, [r3]
 800cfaa:	60fb      	str	r3, [r7, #12]
   return(result);
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	f023 0310 	bic.w	r3, r3, #16
 800cfb2:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	461a      	mov	r2, r3
 800cfba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cfbc:	61fb      	str	r3, [r7, #28]
 800cfbe:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfc0:	69b9      	ldr	r1, [r7, #24]
 800cfc2:	69fa      	ldr	r2, [r7, #28]
 800cfc4:	e841 2300 	strex	r3, r2, [r1]
 800cfc8:	617b      	str	r3, [r7, #20]
   return(result);
 800cfca:	697b      	ldr	r3, [r7, #20]
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d1e6      	bne.n	800cf9e <UART_RxISR_8BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	681b      	ldr	r3, [r3, #0]
 800cfd4:	69db      	ldr	r3, [r3, #28]
 800cfd6:	f003 0310 	and.w	r3, r3, #16
 800cfda:	2b10      	cmp	r3, #16
 800cfdc:	d103      	bne.n	800cfe6 <UART_RxISR_8BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	2210      	movs	r2, #16
 800cfe4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cfec:	4619      	mov	r1, r3
 800cfee:	6878      	ldr	r0, [r7, #4]
 800cff0:	f7fe fd62 	bl	800bab8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cff4:	e00b      	b.n	800d00e <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800cff6:	6878      	ldr	r0, [r7, #4]
 800cff8:	f7f6 f80e 	bl	8003018 <HAL_UART_RxCpltCallback>
}
 800cffc:	e007      	b.n	800d00e <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	699a      	ldr	r2, [r3, #24]
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	f042 0208 	orr.w	r2, r2, #8
 800d00c:	619a      	str	r2, [r3, #24]
}
 800d00e:	bf00      	nop
 800d010:	3758      	adds	r7, #88	@ 0x58
 800d012:	46bd      	mov	sp, r7
 800d014:	bd80      	pop	{r7, pc}

0800d016 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d016:	b580      	push	{r7, lr}
 800d018:	b096      	sub	sp, #88	@ 0x58
 800d01a:	af00      	add	r7, sp, #0
 800d01c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d024:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d028:	687b      	ldr	r3, [r7, #4]
 800d02a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d02e:	2b22      	cmp	r3, #34	@ 0x22
 800d030:	f040 8095 	bne.w	800d15e <UART_RxISR_16BIT+0x148>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d03a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d042:	653b      	str	r3, [r7, #80]	@ 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800d044:	f8b7 2054 	ldrh.w	r2, [r7, #84]	@ 0x54
 800d048:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d04c:	4013      	ands	r3, r2
 800d04e:	b29a      	uxth	r2, r3
 800d050:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d052:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d058:	1c9a      	adds	r2, r3, #2
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d064:	b29b      	uxth	r3, r3
 800d066:	3b01      	subs	r3, #1
 800d068:	b29a      	uxth	r2, r3
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d076:	b29b      	uxth	r3, r3
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d178      	bne.n	800d16e <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d084:	e853 3f00 	ldrex	r3, [r3]
 800d088:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d08a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d08c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d090:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	461a      	mov	r2, r3
 800d098:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d09a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d09c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d09e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d0a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d0a2:	e841 2300 	strex	r3, r2, [r1]
 800d0a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d0a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d0aa:	2b00      	cmp	r3, #0
 800d0ac:	d1e6      	bne.n	800d07c <UART_RxISR_16BIT+0x66>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	3308      	adds	r3, #8
 800d0b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0b6:	6a3b      	ldr	r3, [r7, #32]
 800d0b8:	e853 3f00 	ldrex	r3, [r3]
 800d0bc:	61fb      	str	r3, [r7, #28]
   return(result);
 800d0be:	69fb      	ldr	r3, [r7, #28]
 800d0c0:	f023 0301 	bic.w	r3, r3, #1
 800d0c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	3308      	adds	r3, #8
 800d0cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d0ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d0d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d0d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d0d6:	e841 2300 	strex	r3, r2, [r1]
 800d0da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d0dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d1e5      	bne.n	800d0ae <UART_RxISR_16BIT+0x98>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	2220      	movs	r2, #32
 800d0e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	2200      	movs	r2, #0
 800d0ee:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d0f4:	2b01      	cmp	r3, #1
 800d0f6:	d12e      	bne.n	800d156 <UART_RxISR_16BIT+0x140>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	e853 3f00 	ldrex	r3, [r3]
 800d10a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d10c:	68bb      	ldr	r3, [r7, #8]
 800d10e:	f023 0310 	bic.w	r3, r3, #16
 800d112:	647b      	str	r3, [r7, #68]	@ 0x44
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	461a      	mov	r2, r3
 800d11a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d11c:	61bb      	str	r3, [r7, #24]
 800d11e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d120:	6979      	ldr	r1, [r7, #20]
 800d122:	69ba      	ldr	r2, [r7, #24]
 800d124:	e841 2300 	strex	r3, r2, [r1]
 800d128:	613b      	str	r3, [r7, #16]
   return(result);
 800d12a:	693b      	ldr	r3, [r7, #16]
 800d12c:	2b00      	cmp	r3, #0
 800d12e:	d1e6      	bne.n	800d0fe <UART_RxISR_16BIT+0xe8>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	69db      	ldr	r3, [r3, #28]
 800d136:	f003 0310 	and.w	r3, r3, #16
 800d13a:	2b10      	cmp	r3, #16
 800d13c:	d103      	bne.n	800d146 <UART_RxISR_16BIT+0x130>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	2210      	movs	r2, #16
 800d144:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d14c:	4619      	mov	r1, r3
 800d14e:	6878      	ldr	r0, [r7, #4]
 800d150:	f7fe fcb2 	bl	800bab8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d154:	e00b      	b.n	800d16e <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f7f5 ff5e 	bl	8003018 <HAL_UART_RxCpltCallback>
}
 800d15c:	e007      	b.n	800d16e <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	699a      	ldr	r2, [r3, #24]
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	681b      	ldr	r3, [r3, #0]
 800d168:	f042 0208 	orr.w	r2, r2, #8
 800d16c:	619a      	str	r2, [r3, #24]
}
 800d16e:	bf00      	nop
 800d170:	3758      	adds	r7, #88	@ 0x58
 800d172:	46bd      	mov	sp, r7
 800d174:	bd80      	pop	{r7, pc}
	...

0800d178 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d178:	b580      	push	{r7, lr}
 800d17a:	b0a6      	sub	sp, #152	@ 0x98
 800d17c:	af00      	add	r7, sp, #0
 800d17e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d186:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	681b      	ldr	r3, [r3, #0]
 800d18e:	69db      	ldr	r3, [r3, #28]
 800d190:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	681b      	ldr	r3, [r3, #0]
 800d198:	681b      	ldr	r3, [r3, #0]
 800d19a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	689b      	ldr	r3, [r3, #8]
 800d1a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d1ae:	2b22      	cmp	r3, #34	@ 0x22
 800d1b0:	f040 814d 	bne.w	800d44e <UART_RxISR_8BIT_FIFOEN+0x2d6>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d1ba:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d1be:	e0f4      	b.n	800d3aa <UART_RxISR_8BIT_FIFOEN+0x232>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d1c0:	687b      	ldr	r3, [r7, #4]
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1c6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d1ca:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800d1ce:	b2d9      	uxtb	r1, r3
 800d1d0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d1d4:	b2da      	uxtb	r2, r3
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1da:	400a      	ands	r2, r1
 800d1dc:	b2d2      	uxtb	r2, r2
 800d1de:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d1e4:	1c5a      	adds	r2, r3, #1
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800d1ea:	687b      	ldr	r3, [r7, #4]
 800d1ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d1f0:	b29b      	uxth	r3, r3
 800d1f2:	3b01      	subs	r3, #1
 800d1f4:	b29a      	uxth	r2, r3
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	681b      	ldr	r3, [r3, #0]
 800d200:	69db      	ldr	r3, [r3, #28]
 800d202:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d206:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d20a:	f003 0307 	and.w	r3, r3, #7
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d053      	beq.n	800d2ba <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d212:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d216:	f003 0301 	and.w	r3, r3, #1
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d011      	beq.n	800d242 <UART_RxISR_8BIT_FIFOEN+0xca>
 800d21e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d222:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d226:	2b00      	cmp	r3, #0
 800d228:	d00b      	beq.n	800d242 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	681b      	ldr	r3, [r3, #0]
 800d22e:	2201      	movs	r2, #1
 800d230:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d238:	f043 0201 	orr.w	r2, r3, #1
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d242:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d246:	f003 0302 	and.w	r3, r3, #2
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d011      	beq.n	800d272 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800d24e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d252:	f003 0301 	and.w	r3, r3, #1
 800d256:	2b00      	cmp	r3, #0
 800d258:	d00b      	beq.n	800d272 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	681b      	ldr	r3, [r3, #0]
 800d25e:	2202      	movs	r2, #2
 800d260:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d268:	f043 0204 	orr.w	r2, r3, #4
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d272:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d276:	f003 0304 	and.w	r3, r3, #4
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d011      	beq.n	800d2a2 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800d27e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d282:	f003 0301 	and.w	r3, r3, #1
 800d286:	2b00      	cmp	r3, #0
 800d288:	d00b      	beq.n	800d2a2 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	2204      	movs	r2, #4
 800d290:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d298:	f043 0202 	orr.w	r2, r3, #2
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d006      	beq.n	800d2ba <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d2ac:	6878      	ldr	r0, [r7, #4]
 800d2ae:	f7fe fbf9 	bl	800baa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d2c0:	b29b      	uxth	r3, r3
 800d2c2:	2b00      	cmp	r3, #0
 800d2c4:	d171      	bne.n	800d3aa <UART_RxISR_8BIT_FIFOEN+0x232>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	681b      	ldr	r3, [r3, #0]
 800d2ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d2ce:	e853 3f00 	ldrex	r3, [r3]
 800d2d2:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800d2d4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d2d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d2da:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	461a      	mov	r2, r3
 800d2e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d2e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d2ea:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2ec:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800d2ee:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d2f0:	e841 2300 	strex	r3, r2, [r1]
 800d2f4:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d2f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d1e4      	bne.n	800d2c6 <UART_RxISR_8BIT_FIFOEN+0x14e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	3308      	adds	r3, #8
 800d302:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d304:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d306:	e853 3f00 	ldrex	r3, [r3]
 800d30a:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d30c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d30e:	4b56      	ldr	r3, [pc, #344]	@ (800d468 <UART_RxISR_8BIT_FIFOEN+0x2f0>)
 800d310:	4013      	ands	r3, r2
 800d312:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	3308      	adds	r3, #8
 800d31a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d31c:	657a      	str	r2, [r7, #84]	@ 0x54
 800d31e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d320:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d322:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d324:	e841 2300 	strex	r3, r2, [r1]
 800d328:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d32a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d1e5      	bne.n	800d2fc <UART_RxISR_8BIT_FIFOEN+0x184>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	2220      	movs	r2, #32
 800d334:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	2200      	movs	r2, #0
 800d33c:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d342:	2b01      	cmp	r3, #1
 800d344:	d12e      	bne.n	800d3a4 <UART_RxISR_8BIT_FIFOEN+0x22c>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2200      	movs	r2, #0
 800d34a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d352:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d354:	e853 3f00 	ldrex	r3, [r3]
 800d358:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d35a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d35c:	f023 0310 	bic.w	r3, r3, #16
 800d360:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	461a      	mov	r2, r3
 800d368:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d36a:	643b      	str	r3, [r7, #64]	@ 0x40
 800d36c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d36e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d370:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d372:	e841 2300 	strex	r3, r2, [r1]
 800d376:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d1e6      	bne.n	800d34c <UART_RxISR_8BIT_FIFOEN+0x1d4>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	681b      	ldr	r3, [r3, #0]
 800d382:	69db      	ldr	r3, [r3, #28]
 800d384:	f003 0310 	and.w	r3, r3, #16
 800d388:	2b10      	cmp	r3, #16
 800d38a:	d103      	bne.n	800d394 <UART_RxISR_8BIT_FIFOEN+0x21c>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	2210      	movs	r2, #16
 800d392:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d39a:	4619      	mov	r1, r3
 800d39c:	6878      	ldr	r0, [r7, #4]
 800d39e:	f7fe fb8b 	bl	800bab8 <HAL_UARTEx_RxEventCallback>
 800d3a2:	e002      	b.n	800d3aa <UART_RxISR_8BIT_FIFOEN+0x232>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d3a4:	6878      	ldr	r0, [r7, #4]
 800d3a6:	f7f5 fe37 	bl	8003018 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d3aa:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d006      	beq.n	800d3c0 <UART_RxISR_8BIT_FIFOEN+0x248>
 800d3b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d3b6:	f003 0320 	and.w	r3, r3, #32
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	f47f af00 	bne.w	800d1c0 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d3c6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d3ca:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d045      	beq.n	800d45e <UART_RxISR_8BIT_FIFOEN+0x2e6>
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d3d8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d3dc:	429a      	cmp	r2, r3
 800d3de:	d23e      	bcs.n	800d45e <UART_RxISR_8BIT_FIFOEN+0x2e6>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	3308      	adds	r3, #8
 800d3e6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3e8:	6a3b      	ldr	r3, [r7, #32]
 800d3ea:	e853 3f00 	ldrex	r3, [r3]
 800d3ee:	61fb      	str	r3, [r7, #28]
   return(result);
 800d3f0:	69fb      	ldr	r3, [r7, #28]
 800d3f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d3f6:	673b      	str	r3, [r7, #112]	@ 0x70
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	3308      	adds	r3, #8
 800d3fe:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d400:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d402:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d404:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d406:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d408:	e841 2300 	strex	r3, r2, [r1]
 800d40c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d40e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d410:	2b00      	cmp	r3, #0
 800d412:	d1e5      	bne.n	800d3e0 <UART_RxISR_8BIT_FIFOEN+0x268>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	4a15      	ldr	r2, [pc, #84]	@ (800d46c <UART_RxISR_8BIT_FIFOEN+0x2f4>)
 800d418:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	e853 3f00 	ldrex	r3, [r3]
 800d426:	60bb      	str	r3, [r7, #8]
   return(result);
 800d428:	68bb      	ldr	r3, [r7, #8]
 800d42a:	f043 0320 	orr.w	r3, r3, #32
 800d42e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	681b      	ldr	r3, [r3, #0]
 800d434:	461a      	mov	r2, r3
 800d436:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d438:	61bb      	str	r3, [r7, #24]
 800d43a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d43c:	6979      	ldr	r1, [r7, #20]
 800d43e:	69ba      	ldr	r2, [r7, #24]
 800d440:	e841 2300 	strex	r3, r2, [r1]
 800d444:	613b      	str	r3, [r7, #16]
   return(result);
 800d446:	693b      	ldr	r3, [r7, #16]
 800d448:	2b00      	cmp	r3, #0
 800d44a:	d1e6      	bne.n	800d41a <UART_RxISR_8BIT_FIFOEN+0x2a2>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d44c:	e007      	b.n	800d45e <UART_RxISR_8BIT_FIFOEN+0x2e6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	681b      	ldr	r3, [r3, #0]
 800d452:	699a      	ldr	r2, [r3, #24]
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	f042 0208 	orr.w	r2, r2, #8
 800d45c:	619a      	str	r2, [r3, #24]
}
 800d45e:	bf00      	nop
 800d460:	3798      	adds	r7, #152	@ 0x98
 800d462:	46bd      	mov	sp, r7
 800d464:	bd80      	pop	{r7, pc}
 800d466:	bf00      	nop
 800d468:	effffffe 	.word	0xeffffffe
 800d46c:	0800ceb7 	.word	0x0800ceb7

0800d470 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b0a8      	sub	sp, #160	@ 0xa0
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d47e:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	69db      	ldr	r3, [r3, #28]
 800d488:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	681b      	ldr	r3, [r3, #0]
 800d492:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	689b      	ldr	r3, [r3, #8]
 800d49c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d4a6:	2b22      	cmp	r3, #34	@ 0x22
 800d4a8:	f040 8151 	bne.w	800d74e <UART_RxISR_16BIT_FIFOEN+0x2de>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d4ac:	687b      	ldr	r3, [r7, #4]
 800d4ae:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d4b2:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d4b6:	e0f8      	b.n	800d6aa <UART_RxISR_16BIT_FIFOEN+0x23a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d4b8:	687b      	ldr	r3, [r7, #4]
 800d4ba:	681b      	ldr	r3, [r3, #0]
 800d4bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d4be:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d4c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      *tmp = (uint16_t)(uhdata & uhMask);
 800d4ca:	f8b7 208c 	ldrh.w	r2, [r7, #140]	@ 0x8c
 800d4ce:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 800d4d2:	4013      	ands	r3, r2
 800d4d4:	b29a      	uxth	r2, r3
 800d4d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800d4da:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d4e0:	1c9a      	adds	r2, r3, #2
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d4ec:	b29b      	uxth	r3, r3
 800d4ee:	3b01      	subs	r3, #1
 800d4f0:	b29a      	uxth	r2, r3
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	69db      	ldr	r3, [r3, #28]
 800d4fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d502:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d506:	f003 0307 	and.w	r3, r3, #7
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	d053      	beq.n	800d5b6 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d50e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d512:	f003 0301 	and.w	r3, r3, #1
 800d516:	2b00      	cmp	r3, #0
 800d518:	d011      	beq.n	800d53e <UART_RxISR_16BIT_FIFOEN+0xce>
 800d51a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d51e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d522:	2b00      	cmp	r3, #0
 800d524:	d00b      	beq.n	800d53e <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	2201      	movs	r2, #1
 800d52c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d534:	f043 0201 	orr.w	r2, r3, #1
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d53e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d542:	f003 0302 	and.w	r3, r3, #2
 800d546:	2b00      	cmp	r3, #0
 800d548:	d011      	beq.n	800d56e <UART_RxISR_16BIT_FIFOEN+0xfe>
 800d54a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d54e:	f003 0301 	and.w	r3, r3, #1
 800d552:	2b00      	cmp	r3, #0
 800d554:	d00b      	beq.n	800d56e <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	2202      	movs	r2, #2
 800d55c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d564:	f043 0204 	orr.w	r2, r3, #4
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d56e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d572:	f003 0304 	and.w	r3, r3, #4
 800d576:	2b00      	cmp	r3, #0
 800d578:	d011      	beq.n	800d59e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800d57a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d57e:	f003 0301 	and.w	r3, r3, #1
 800d582:	2b00      	cmp	r3, #0
 800d584:	d00b      	beq.n	800d59e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	2204      	movs	r2, #4
 800d58c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d594:	f043 0202 	orr.w	r2, r3, #2
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d006      	beq.n	800d5b6 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d5a8:	6878      	ldr	r0, [r7, #4]
 800d5aa:	f7fe fa7b 	bl	800baa4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	2200      	movs	r2, #0
 800d5b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d5bc:	b29b      	uxth	r3, r3
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d173      	bne.n	800d6aa <UART_RxISR_16BIT_FIFOEN+0x23a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d5ca:	e853 3f00 	ldrex	r3, [r3]
 800d5ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d5d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d5d2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d5d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	461a      	mov	r2, r3
 800d5e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d5e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d5e6:	66ba      	str	r2, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5e8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d5ea:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d5ec:	e841 2300 	strex	r3, r2, [r1]
 800d5f0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d5f2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d5f4:	2b00      	cmp	r3, #0
 800d5f6:	d1e4      	bne.n	800d5c2 <UART_RxISR_16BIT_FIFOEN+0x152>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	3308      	adds	r3, #8
 800d5fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d600:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d602:	e853 3f00 	ldrex	r3, [r3]
 800d606:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d608:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d60a:	4b57      	ldr	r3, [pc, #348]	@ (800d768 <UART_RxISR_16BIT_FIFOEN+0x2f8>)
 800d60c:	4013      	ands	r3, r2
 800d60e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	3308      	adds	r3, #8
 800d618:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d61c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800d61e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d620:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d622:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d624:	e841 2300 	strex	r3, r2, [r1]
 800d628:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d62a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d1e3      	bne.n	800d5f8 <UART_RxISR_16BIT_FIFOEN+0x188>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	2220      	movs	r2, #32
 800d634:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	2200      	movs	r2, #0
 800d63c:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d642:	2b01      	cmp	r3, #1
 800d644:	d12e      	bne.n	800d6a4 <UART_RxISR_16BIT_FIFOEN+0x234>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	2200      	movs	r2, #0
 800d64a:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d654:	e853 3f00 	ldrex	r3, [r3]
 800d658:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d65a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d65c:	f023 0310 	bic.w	r3, r3, #16
 800d660:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	461a      	mov	r2, r3
 800d668:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d66a:	647b      	str	r3, [r7, #68]	@ 0x44
 800d66c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d66e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d670:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d672:	e841 2300 	strex	r3, r2, [r1]
 800d676:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d67a:	2b00      	cmp	r3, #0
 800d67c:	d1e6      	bne.n	800d64c <UART_RxISR_16BIT_FIFOEN+0x1dc>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	69db      	ldr	r3, [r3, #28]
 800d684:	f003 0310 	and.w	r3, r3, #16
 800d688:	2b10      	cmp	r3, #16
 800d68a:	d103      	bne.n	800d694 <UART_RxISR_16BIT_FIFOEN+0x224>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	2210      	movs	r2, #16
 800d692:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d69a:	4619      	mov	r1, r3
 800d69c:	6878      	ldr	r0, [r7, #4]
 800d69e:	f7fe fa0b 	bl	800bab8 <HAL_UARTEx_RxEventCallback>
 800d6a2:	e002      	b.n	800d6aa <UART_RxISR_16BIT_FIFOEN+0x23a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d6a4:	6878      	ldr	r0, [r7, #4]
 800d6a6:	f7f5 fcb7 	bl	8003018 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d6aa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d006      	beq.n	800d6c0 <UART_RxISR_16BIT_FIFOEN+0x250>
 800d6b2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d6b6:	f003 0320 	and.w	r3, r3, #32
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	f47f aefc 	bne.w	800d4b8 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d6c6:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d6ca:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d045      	beq.n	800d75e <UART_RxISR_16BIT_FIFOEN+0x2ee>
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d6d8:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 800d6dc:	429a      	cmp	r2, r3
 800d6de:	d23e      	bcs.n	800d75e <UART_RxISR_16BIT_FIFOEN+0x2ee>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	3308      	adds	r3, #8
 800d6e6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ea:	e853 3f00 	ldrex	r3, [r3]
 800d6ee:	623b      	str	r3, [r7, #32]
   return(result);
 800d6f0:	6a3b      	ldr	r3, [r7, #32]
 800d6f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d6f6:	677b      	str	r3, [r7, #116]	@ 0x74
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	3308      	adds	r3, #8
 800d6fe:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d700:	633a      	str	r2, [r7, #48]	@ 0x30
 800d702:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d704:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d706:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d708:	e841 2300 	strex	r3, r2, [r1]
 800d70c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d70e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d710:	2b00      	cmp	r3, #0
 800d712:	d1e5      	bne.n	800d6e0 <UART_RxISR_16BIT_FIFOEN+0x270>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	4a15      	ldr	r2, [pc, #84]	@ (800d76c <UART_RxISR_16BIT_FIFOEN+0x2fc>)
 800d718:	671a      	str	r2, [r3, #112]	@ 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d71a:	687b      	ldr	r3, [r7, #4]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d720:	693b      	ldr	r3, [r7, #16]
 800d722:	e853 3f00 	ldrex	r3, [r3]
 800d726:	60fb      	str	r3, [r7, #12]
   return(result);
 800d728:	68fb      	ldr	r3, [r7, #12]
 800d72a:	f043 0320 	orr.w	r3, r3, #32
 800d72e:	673b      	str	r3, [r7, #112]	@ 0x70
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	461a      	mov	r2, r3
 800d736:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d738:	61fb      	str	r3, [r7, #28]
 800d73a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d73c:	69b9      	ldr	r1, [r7, #24]
 800d73e:	69fa      	ldr	r2, [r7, #28]
 800d740:	e841 2300 	strex	r3, r2, [r1]
 800d744:	617b      	str	r3, [r7, #20]
   return(result);
 800d746:	697b      	ldr	r3, [r7, #20]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d1e6      	bne.n	800d71a <UART_RxISR_16BIT_FIFOEN+0x2aa>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d74c:	e007      	b.n	800d75e <UART_RxISR_16BIT_FIFOEN+0x2ee>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	699a      	ldr	r2, [r3, #24]
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	681b      	ldr	r3, [r3, #0]
 800d758:	f042 0208 	orr.w	r2, r2, #8
 800d75c:	619a      	str	r2, [r3, #24]
}
 800d75e:	bf00      	nop
 800d760:	37a0      	adds	r7, #160	@ 0xa0
 800d762:	46bd      	mov	sp, r7
 800d764:	bd80      	pop	{r7, pc}
 800d766:	bf00      	nop
 800d768:	effffffe 	.word	0xeffffffe
 800d76c:	0800d017 	.word	0x0800d017

0800d770 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d770:	b480      	push	{r7}
 800d772:	b083      	sub	sp, #12
 800d774:	af00      	add	r7, sp, #0
 800d776:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d778:	bf00      	nop
 800d77a:	370c      	adds	r7, #12
 800d77c:	46bd      	mov	sp, r7
 800d77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d782:	4770      	bx	lr

0800d784 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d784:	b480      	push	{r7}
 800d786:	b083      	sub	sp, #12
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d78c:	bf00      	nop
 800d78e:	370c      	adds	r7, #12
 800d790:	46bd      	mov	sp, r7
 800d792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d796:	4770      	bx	lr

0800d798 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d798:	b480      	push	{r7}
 800d79a:	b083      	sub	sp, #12
 800d79c:	af00      	add	r7, sp, #0
 800d79e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d7a0:	bf00      	nop
 800d7a2:	370c      	adds	r7, #12
 800d7a4:	46bd      	mov	sp, r7
 800d7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7aa:	4770      	bx	lr

0800d7ac <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d7ac:	b480      	push	{r7}
 800d7ae:	b085      	sub	sp, #20
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d7b4:	687b      	ldr	r3, [r7, #4]
 800d7b6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d7ba:	2b01      	cmp	r3, #1
 800d7bc:	d101      	bne.n	800d7c2 <HAL_UARTEx_DisableFifoMode+0x16>
 800d7be:	2302      	movs	r3, #2
 800d7c0:	e027      	b.n	800d812 <HAL_UARTEx_DisableFifoMode+0x66>
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	2201      	movs	r2, #1
 800d7c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	2224      	movs	r2, #36	@ 0x24
 800d7ce:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	681a      	ldr	r2, [r3, #0]
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	681b      	ldr	r3, [r3, #0]
 800d7e4:	f022 0201 	bic.w	r2, r2, #1
 800d7e8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d7f0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	68fa      	ldr	r2, [r7, #12]
 800d7fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	2220      	movs	r2, #32
 800d804:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	2200      	movs	r2, #0
 800d80c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800d810:	2300      	movs	r3, #0
}
 800d812:	4618      	mov	r0, r3
 800d814:	3714      	adds	r7, #20
 800d816:	46bd      	mov	sp, r7
 800d818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d81c:	4770      	bx	lr

0800d81e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d81e:	b580      	push	{r7, lr}
 800d820:	b084      	sub	sp, #16
 800d822:	af00      	add	r7, sp, #0
 800d824:	6078      	str	r0, [r7, #4]
 800d826:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d82e:	2b01      	cmp	r3, #1
 800d830:	d101      	bne.n	800d836 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d832:	2302      	movs	r3, #2
 800d834:	e02d      	b.n	800d892 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d836:	687b      	ldr	r3, [r7, #4]
 800d838:	2201      	movs	r2, #1
 800d83a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	2224      	movs	r2, #36	@ 0x24
 800d842:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	681b      	ldr	r3, [r3, #0]
 800d84c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	681b      	ldr	r3, [r3, #0]
 800d852:	681a      	ldr	r2, [r3, #0]
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	f022 0201 	bic.w	r2, r2, #1
 800d85c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	689b      	ldr	r3, [r3, #8]
 800d864:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d868:	687b      	ldr	r3, [r7, #4]
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	683a      	ldr	r2, [r7, #0]
 800d86e:	430a      	orrs	r2, r1
 800d870:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d872:	6878      	ldr	r0, [r7, #4]
 800d874:	f000 f850 	bl	800d918 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	68fa      	ldr	r2, [r7, #12]
 800d87e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	2220      	movs	r2, #32
 800d884:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2200      	movs	r2, #0
 800d88c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800d890:	2300      	movs	r3, #0
}
 800d892:	4618      	mov	r0, r3
 800d894:	3710      	adds	r7, #16
 800d896:	46bd      	mov	sp, r7
 800d898:	bd80      	pop	{r7, pc}

0800d89a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d89a:	b580      	push	{r7, lr}
 800d89c:	b084      	sub	sp, #16
 800d89e:	af00      	add	r7, sp, #0
 800d8a0:	6078      	str	r0, [r7, #4]
 800d8a2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800d8aa:	2b01      	cmp	r3, #1
 800d8ac:	d101      	bne.n	800d8b2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d8ae:	2302      	movs	r3, #2
 800d8b0:	e02d      	b.n	800d90e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d8b2:	687b      	ldr	r3, [r7, #4]
 800d8b4:	2201      	movs	r2, #1
 800d8b6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	2224      	movs	r2, #36	@ 0x24
 800d8be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d8c2:	687b      	ldr	r3, [r7, #4]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	681a      	ldr	r2, [r3, #0]
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f022 0201 	bic.w	r2, r2, #1
 800d8d8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	689b      	ldr	r3, [r3, #8]
 800d8e0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	683a      	ldr	r2, [r7, #0]
 800d8ea:	430a      	orrs	r2, r1
 800d8ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d8ee:	6878      	ldr	r0, [r7, #4]
 800d8f0:	f000 f812 	bl	800d918 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	68fa      	ldr	r2, [r7, #12]
 800d8fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	2220      	movs	r2, #32
 800d900:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2200      	movs	r2, #0
 800d908:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800d90c:	2300      	movs	r3, #0
}
 800d90e:	4618      	mov	r0, r3
 800d910:	3710      	adds	r7, #16
 800d912:	46bd      	mov	sp, r7
 800d914:	bd80      	pop	{r7, pc}
	...

0800d918 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d918:	b480      	push	{r7}
 800d91a:	b085      	sub	sp, #20
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d924:	2b00      	cmp	r3, #0
 800d926:	d108      	bne.n	800d93a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	2201      	movs	r2, #1
 800d92c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	2201      	movs	r2, #1
 800d934:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d938:	e031      	b.n	800d99e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d93a:	2310      	movs	r3, #16
 800d93c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d93e:	2310      	movs	r3, #16
 800d940:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	689b      	ldr	r3, [r3, #8]
 800d948:	0e5b      	lsrs	r3, r3, #25
 800d94a:	b2db      	uxtb	r3, r3
 800d94c:	f003 0307 	and.w	r3, r3, #7
 800d950:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	689b      	ldr	r3, [r3, #8]
 800d958:	0f5b      	lsrs	r3, r3, #29
 800d95a:	b2db      	uxtb	r3, r3
 800d95c:	f003 0307 	and.w	r3, r3, #7
 800d960:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d962:	7bbb      	ldrb	r3, [r7, #14]
 800d964:	7b3a      	ldrb	r2, [r7, #12]
 800d966:	4911      	ldr	r1, [pc, #68]	@ (800d9ac <UARTEx_SetNbDataToProcess+0x94>)
 800d968:	5c8a      	ldrb	r2, [r1, r2]
 800d96a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d96e:	7b3a      	ldrb	r2, [r7, #12]
 800d970:	490f      	ldr	r1, [pc, #60]	@ (800d9b0 <UARTEx_SetNbDataToProcess+0x98>)
 800d972:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d974:	fb93 f3f2 	sdiv	r3, r3, r2
 800d978:	b29a      	uxth	r2, r3
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d980:	7bfb      	ldrb	r3, [r7, #15]
 800d982:	7b7a      	ldrb	r2, [r7, #13]
 800d984:	4909      	ldr	r1, [pc, #36]	@ (800d9ac <UARTEx_SetNbDataToProcess+0x94>)
 800d986:	5c8a      	ldrb	r2, [r1, r2]
 800d988:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d98c:	7b7a      	ldrb	r2, [r7, #13]
 800d98e:	4908      	ldr	r1, [pc, #32]	@ (800d9b0 <UARTEx_SetNbDataToProcess+0x98>)
 800d990:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d992:	fb93 f3f2 	sdiv	r3, r3, r2
 800d996:	b29a      	uxth	r2, r3
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d99e:	bf00      	nop
 800d9a0:	3714      	adds	r7, #20
 800d9a2:	46bd      	mov	sp, r7
 800d9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a8:	4770      	bx	lr
 800d9aa:	bf00      	nop
 800d9ac:	08012074 	.word	0x08012074
 800d9b0:	0801207c 	.word	0x0801207c

0800d9b4 <malloc>:
 800d9b4:	4b02      	ldr	r3, [pc, #8]	@ (800d9c0 <malloc+0xc>)
 800d9b6:	4601      	mov	r1, r0
 800d9b8:	6818      	ldr	r0, [r3, #0]
 800d9ba:	f000 b82d 	b.w	800da18 <_malloc_r>
 800d9be:	bf00      	nop
 800d9c0:	2400010c 	.word	0x2400010c

0800d9c4 <free>:
 800d9c4:	4b02      	ldr	r3, [pc, #8]	@ (800d9d0 <free+0xc>)
 800d9c6:	4601      	mov	r1, r0
 800d9c8:	6818      	ldr	r0, [r3, #0]
 800d9ca:	f001 bed7 	b.w	800f77c <_free_r>
 800d9ce:	bf00      	nop
 800d9d0:	2400010c 	.word	0x2400010c

0800d9d4 <sbrk_aligned>:
 800d9d4:	b570      	push	{r4, r5, r6, lr}
 800d9d6:	4e0f      	ldr	r6, [pc, #60]	@ (800da14 <sbrk_aligned+0x40>)
 800d9d8:	460c      	mov	r4, r1
 800d9da:	6831      	ldr	r1, [r6, #0]
 800d9dc:	4605      	mov	r5, r0
 800d9de:	b911      	cbnz	r1, 800d9e6 <sbrk_aligned+0x12>
 800d9e0:	f001 f880 	bl	800eae4 <_sbrk_r>
 800d9e4:	6030      	str	r0, [r6, #0]
 800d9e6:	4621      	mov	r1, r4
 800d9e8:	4628      	mov	r0, r5
 800d9ea:	f001 f87b 	bl	800eae4 <_sbrk_r>
 800d9ee:	1c43      	adds	r3, r0, #1
 800d9f0:	d103      	bne.n	800d9fa <sbrk_aligned+0x26>
 800d9f2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d9f6:	4620      	mov	r0, r4
 800d9f8:	bd70      	pop	{r4, r5, r6, pc}
 800d9fa:	1cc4      	adds	r4, r0, #3
 800d9fc:	f024 0403 	bic.w	r4, r4, #3
 800da00:	42a0      	cmp	r0, r4
 800da02:	d0f8      	beq.n	800d9f6 <sbrk_aligned+0x22>
 800da04:	1a21      	subs	r1, r4, r0
 800da06:	4628      	mov	r0, r5
 800da08:	f001 f86c 	bl	800eae4 <_sbrk_r>
 800da0c:	3001      	adds	r0, #1
 800da0e:	d1f2      	bne.n	800d9f6 <sbrk_aligned+0x22>
 800da10:	e7ef      	b.n	800d9f2 <sbrk_aligned+0x1e>
 800da12:	bf00      	nop
 800da14:	24002aa4 	.word	0x24002aa4

0800da18 <_malloc_r>:
 800da18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800da1c:	1ccd      	adds	r5, r1, #3
 800da1e:	f025 0503 	bic.w	r5, r5, #3
 800da22:	3508      	adds	r5, #8
 800da24:	2d0c      	cmp	r5, #12
 800da26:	bf38      	it	cc
 800da28:	250c      	movcc	r5, #12
 800da2a:	2d00      	cmp	r5, #0
 800da2c:	4606      	mov	r6, r0
 800da2e:	db01      	blt.n	800da34 <_malloc_r+0x1c>
 800da30:	42a9      	cmp	r1, r5
 800da32:	d904      	bls.n	800da3e <_malloc_r+0x26>
 800da34:	230c      	movs	r3, #12
 800da36:	6033      	str	r3, [r6, #0]
 800da38:	2000      	movs	r0, #0
 800da3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800db14 <_malloc_r+0xfc>
 800da42:	f000 f869 	bl	800db18 <__malloc_lock>
 800da46:	f8d8 3000 	ldr.w	r3, [r8]
 800da4a:	461c      	mov	r4, r3
 800da4c:	bb44      	cbnz	r4, 800daa0 <_malloc_r+0x88>
 800da4e:	4629      	mov	r1, r5
 800da50:	4630      	mov	r0, r6
 800da52:	f7ff ffbf 	bl	800d9d4 <sbrk_aligned>
 800da56:	1c43      	adds	r3, r0, #1
 800da58:	4604      	mov	r4, r0
 800da5a:	d158      	bne.n	800db0e <_malloc_r+0xf6>
 800da5c:	f8d8 4000 	ldr.w	r4, [r8]
 800da60:	4627      	mov	r7, r4
 800da62:	2f00      	cmp	r7, #0
 800da64:	d143      	bne.n	800daee <_malloc_r+0xd6>
 800da66:	2c00      	cmp	r4, #0
 800da68:	d04b      	beq.n	800db02 <_malloc_r+0xea>
 800da6a:	6823      	ldr	r3, [r4, #0]
 800da6c:	4639      	mov	r1, r7
 800da6e:	4630      	mov	r0, r6
 800da70:	eb04 0903 	add.w	r9, r4, r3
 800da74:	f001 f836 	bl	800eae4 <_sbrk_r>
 800da78:	4581      	cmp	r9, r0
 800da7a:	d142      	bne.n	800db02 <_malloc_r+0xea>
 800da7c:	6821      	ldr	r1, [r4, #0]
 800da7e:	1a6d      	subs	r5, r5, r1
 800da80:	4629      	mov	r1, r5
 800da82:	4630      	mov	r0, r6
 800da84:	f7ff ffa6 	bl	800d9d4 <sbrk_aligned>
 800da88:	3001      	adds	r0, #1
 800da8a:	d03a      	beq.n	800db02 <_malloc_r+0xea>
 800da8c:	6823      	ldr	r3, [r4, #0]
 800da8e:	442b      	add	r3, r5
 800da90:	6023      	str	r3, [r4, #0]
 800da92:	f8d8 3000 	ldr.w	r3, [r8]
 800da96:	685a      	ldr	r2, [r3, #4]
 800da98:	bb62      	cbnz	r2, 800daf4 <_malloc_r+0xdc>
 800da9a:	f8c8 7000 	str.w	r7, [r8]
 800da9e:	e00f      	b.n	800dac0 <_malloc_r+0xa8>
 800daa0:	6822      	ldr	r2, [r4, #0]
 800daa2:	1b52      	subs	r2, r2, r5
 800daa4:	d420      	bmi.n	800dae8 <_malloc_r+0xd0>
 800daa6:	2a0b      	cmp	r2, #11
 800daa8:	d917      	bls.n	800dada <_malloc_r+0xc2>
 800daaa:	1961      	adds	r1, r4, r5
 800daac:	42a3      	cmp	r3, r4
 800daae:	6025      	str	r5, [r4, #0]
 800dab0:	bf18      	it	ne
 800dab2:	6059      	strne	r1, [r3, #4]
 800dab4:	6863      	ldr	r3, [r4, #4]
 800dab6:	bf08      	it	eq
 800dab8:	f8c8 1000 	streq.w	r1, [r8]
 800dabc:	5162      	str	r2, [r4, r5]
 800dabe:	604b      	str	r3, [r1, #4]
 800dac0:	4630      	mov	r0, r6
 800dac2:	f000 f82f 	bl	800db24 <__malloc_unlock>
 800dac6:	f104 000b 	add.w	r0, r4, #11
 800daca:	1d23      	adds	r3, r4, #4
 800dacc:	f020 0007 	bic.w	r0, r0, #7
 800dad0:	1ac2      	subs	r2, r0, r3
 800dad2:	bf1c      	itt	ne
 800dad4:	1a1b      	subne	r3, r3, r0
 800dad6:	50a3      	strne	r3, [r4, r2]
 800dad8:	e7af      	b.n	800da3a <_malloc_r+0x22>
 800dada:	6862      	ldr	r2, [r4, #4]
 800dadc:	42a3      	cmp	r3, r4
 800dade:	bf0c      	ite	eq
 800dae0:	f8c8 2000 	streq.w	r2, [r8]
 800dae4:	605a      	strne	r2, [r3, #4]
 800dae6:	e7eb      	b.n	800dac0 <_malloc_r+0xa8>
 800dae8:	4623      	mov	r3, r4
 800daea:	6864      	ldr	r4, [r4, #4]
 800daec:	e7ae      	b.n	800da4c <_malloc_r+0x34>
 800daee:	463c      	mov	r4, r7
 800daf0:	687f      	ldr	r7, [r7, #4]
 800daf2:	e7b6      	b.n	800da62 <_malloc_r+0x4a>
 800daf4:	461a      	mov	r2, r3
 800daf6:	685b      	ldr	r3, [r3, #4]
 800daf8:	42a3      	cmp	r3, r4
 800dafa:	d1fb      	bne.n	800daf4 <_malloc_r+0xdc>
 800dafc:	2300      	movs	r3, #0
 800dafe:	6053      	str	r3, [r2, #4]
 800db00:	e7de      	b.n	800dac0 <_malloc_r+0xa8>
 800db02:	230c      	movs	r3, #12
 800db04:	6033      	str	r3, [r6, #0]
 800db06:	4630      	mov	r0, r6
 800db08:	f000 f80c 	bl	800db24 <__malloc_unlock>
 800db0c:	e794      	b.n	800da38 <_malloc_r+0x20>
 800db0e:	6005      	str	r5, [r0, #0]
 800db10:	e7d6      	b.n	800dac0 <_malloc_r+0xa8>
 800db12:	bf00      	nop
 800db14:	24002aa8 	.word	0x24002aa8

0800db18 <__malloc_lock>:
 800db18:	4801      	ldr	r0, [pc, #4]	@ (800db20 <__malloc_lock+0x8>)
 800db1a:	f001 b830 	b.w	800eb7e <__retarget_lock_acquire_recursive>
 800db1e:	bf00      	nop
 800db20:	24002bec 	.word	0x24002bec

0800db24 <__malloc_unlock>:
 800db24:	4801      	ldr	r0, [pc, #4]	@ (800db2c <__malloc_unlock+0x8>)
 800db26:	f001 b82b 	b.w	800eb80 <__retarget_lock_release_recursive>
 800db2a:	bf00      	nop
 800db2c:	24002bec 	.word	0x24002bec

0800db30 <__cvt>:
 800db30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db32:	ed2d 8b02 	vpush	{d8}
 800db36:	eeb0 8b40 	vmov.f64	d8, d0
 800db3a:	b085      	sub	sp, #20
 800db3c:	4617      	mov	r7, r2
 800db3e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 800db40:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800db42:	ee18 2a90 	vmov	r2, s17
 800db46:	f025 0520 	bic.w	r5, r5, #32
 800db4a:	2a00      	cmp	r2, #0
 800db4c:	bfb6      	itet	lt
 800db4e:	222d      	movlt	r2, #45	@ 0x2d
 800db50:	2200      	movge	r2, #0
 800db52:	eeb1 8b40 	vneglt.f64	d8, d0
 800db56:	2d46      	cmp	r5, #70	@ 0x46
 800db58:	460c      	mov	r4, r1
 800db5a:	701a      	strb	r2, [r3, #0]
 800db5c:	d004      	beq.n	800db68 <__cvt+0x38>
 800db5e:	2d45      	cmp	r5, #69	@ 0x45
 800db60:	d100      	bne.n	800db64 <__cvt+0x34>
 800db62:	3401      	adds	r4, #1
 800db64:	2102      	movs	r1, #2
 800db66:	e000      	b.n	800db6a <__cvt+0x3a>
 800db68:	2103      	movs	r1, #3
 800db6a:	ab03      	add	r3, sp, #12
 800db6c:	9301      	str	r3, [sp, #4]
 800db6e:	ab02      	add	r3, sp, #8
 800db70:	9300      	str	r3, [sp, #0]
 800db72:	4622      	mov	r2, r4
 800db74:	4633      	mov	r3, r6
 800db76:	eeb0 0b48 	vmov.f64	d0, d8
 800db7a:	f001 f8a1 	bl	800ecc0 <_dtoa_r>
 800db7e:	2d47      	cmp	r5, #71	@ 0x47
 800db80:	d114      	bne.n	800dbac <__cvt+0x7c>
 800db82:	07fb      	lsls	r3, r7, #31
 800db84:	d50a      	bpl.n	800db9c <__cvt+0x6c>
 800db86:	1902      	adds	r2, r0, r4
 800db88:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800db8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800db90:	bf08      	it	eq
 800db92:	9203      	streq	r2, [sp, #12]
 800db94:	2130      	movs	r1, #48	@ 0x30
 800db96:	9b03      	ldr	r3, [sp, #12]
 800db98:	4293      	cmp	r3, r2
 800db9a:	d319      	bcc.n	800dbd0 <__cvt+0xa0>
 800db9c:	9b03      	ldr	r3, [sp, #12]
 800db9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800dba0:	1a1b      	subs	r3, r3, r0
 800dba2:	6013      	str	r3, [r2, #0]
 800dba4:	b005      	add	sp, #20
 800dba6:	ecbd 8b02 	vpop	{d8}
 800dbaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dbac:	2d46      	cmp	r5, #70	@ 0x46
 800dbae:	eb00 0204 	add.w	r2, r0, r4
 800dbb2:	d1e9      	bne.n	800db88 <__cvt+0x58>
 800dbb4:	7803      	ldrb	r3, [r0, #0]
 800dbb6:	2b30      	cmp	r3, #48	@ 0x30
 800dbb8:	d107      	bne.n	800dbca <__cvt+0x9a>
 800dbba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800dbbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dbc2:	bf1c      	itt	ne
 800dbc4:	f1c4 0401 	rsbne	r4, r4, #1
 800dbc8:	6034      	strne	r4, [r6, #0]
 800dbca:	6833      	ldr	r3, [r6, #0]
 800dbcc:	441a      	add	r2, r3
 800dbce:	e7db      	b.n	800db88 <__cvt+0x58>
 800dbd0:	1c5c      	adds	r4, r3, #1
 800dbd2:	9403      	str	r4, [sp, #12]
 800dbd4:	7019      	strb	r1, [r3, #0]
 800dbd6:	e7de      	b.n	800db96 <__cvt+0x66>

0800dbd8 <__exponent>:
 800dbd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dbda:	2900      	cmp	r1, #0
 800dbdc:	bfba      	itte	lt
 800dbde:	4249      	neglt	r1, r1
 800dbe0:	232d      	movlt	r3, #45	@ 0x2d
 800dbe2:	232b      	movge	r3, #43	@ 0x2b
 800dbe4:	2909      	cmp	r1, #9
 800dbe6:	7002      	strb	r2, [r0, #0]
 800dbe8:	7043      	strb	r3, [r0, #1]
 800dbea:	dd29      	ble.n	800dc40 <__exponent+0x68>
 800dbec:	f10d 0307 	add.w	r3, sp, #7
 800dbf0:	461d      	mov	r5, r3
 800dbf2:	270a      	movs	r7, #10
 800dbf4:	461a      	mov	r2, r3
 800dbf6:	fbb1 f6f7 	udiv	r6, r1, r7
 800dbfa:	fb07 1416 	mls	r4, r7, r6, r1
 800dbfe:	3430      	adds	r4, #48	@ 0x30
 800dc00:	f802 4c01 	strb.w	r4, [r2, #-1]
 800dc04:	460c      	mov	r4, r1
 800dc06:	2c63      	cmp	r4, #99	@ 0x63
 800dc08:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800dc0c:	4631      	mov	r1, r6
 800dc0e:	dcf1      	bgt.n	800dbf4 <__exponent+0x1c>
 800dc10:	3130      	adds	r1, #48	@ 0x30
 800dc12:	1e94      	subs	r4, r2, #2
 800dc14:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dc18:	1c41      	adds	r1, r0, #1
 800dc1a:	4623      	mov	r3, r4
 800dc1c:	42ab      	cmp	r3, r5
 800dc1e:	d30a      	bcc.n	800dc36 <__exponent+0x5e>
 800dc20:	f10d 0309 	add.w	r3, sp, #9
 800dc24:	1a9b      	subs	r3, r3, r2
 800dc26:	42ac      	cmp	r4, r5
 800dc28:	bf88      	it	hi
 800dc2a:	2300      	movhi	r3, #0
 800dc2c:	3302      	adds	r3, #2
 800dc2e:	4403      	add	r3, r0
 800dc30:	1a18      	subs	r0, r3, r0
 800dc32:	b003      	add	sp, #12
 800dc34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc36:	f813 6b01 	ldrb.w	r6, [r3], #1
 800dc3a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800dc3e:	e7ed      	b.n	800dc1c <__exponent+0x44>
 800dc40:	2330      	movs	r3, #48	@ 0x30
 800dc42:	3130      	adds	r1, #48	@ 0x30
 800dc44:	7083      	strb	r3, [r0, #2]
 800dc46:	70c1      	strb	r1, [r0, #3]
 800dc48:	1d03      	adds	r3, r0, #4
 800dc4a:	e7f1      	b.n	800dc30 <__exponent+0x58>
 800dc4c:	0000      	movs	r0, r0
	...

0800dc50 <_printf_float>:
 800dc50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc54:	b08d      	sub	sp, #52	@ 0x34
 800dc56:	460c      	mov	r4, r1
 800dc58:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800dc5c:	4616      	mov	r6, r2
 800dc5e:	461f      	mov	r7, r3
 800dc60:	4605      	mov	r5, r0
 800dc62:	f000 ff07 	bl	800ea74 <_localeconv_r>
 800dc66:	f8d0 b000 	ldr.w	fp, [r0]
 800dc6a:	4658      	mov	r0, fp
 800dc6c:	f7f2 fba0 	bl	80003b0 <strlen>
 800dc70:	2300      	movs	r3, #0
 800dc72:	930a      	str	r3, [sp, #40]	@ 0x28
 800dc74:	f8d8 3000 	ldr.w	r3, [r8]
 800dc78:	f894 9018 	ldrb.w	r9, [r4, #24]
 800dc7c:	6822      	ldr	r2, [r4, #0]
 800dc7e:	9005      	str	r0, [sp, #20]
 800dc80:	3307      	adds	r3, #7
 800dc82:	f023 0307 	bic.w	r3, r3, #7
 800dc86:	f103 0108 	add.w	r1, r3, #8
 800dc8a:	f8c8 1000 	str.w	r1, [r8]
 800dc8e:	ed93 0b00 	vldr	d0, [r3]
 800dc92:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 800def0 <_printf_float+0x2a0>
 800dc96:	eeb0 7bc0 	vabs.f64	d7, d0
 800dc9a:	eeb4 7b46 	vcmp.f64	d7, d6
 800dc9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dca2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 800dca6:	dd24      	ble.n	800dcf2 <_printf_float+0xa2>
 800dca8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800dcac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcb0:	d502      	bpl.n	800dcb8 <_printf_float+0x68>
 800dcb2:	232d      	movs	r3, #45	@ 0x2d
 800dcb4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dcb8:	498f      	ldr	r1, [pc, #572]	@ (800def8 <_printf_float+0x2a8>)
 800dcba:	4b90      	ldr	r3, [pc, #576]	@ (800defc <_printf_float+0x2ac>)
 800dcbc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 800dcc0:	bf8c      	ite	hi
 800dcc2:	4688      	movhi	r8, r1
 800dcc4:	4698      	movls	r8, r3
 800dcc6:	f022 0204 	bic.w	r2, r2, #4
 800dcca:	2303      	movs	r3, #3
 800dccc:	6123      	str	r3, [r4, #16]
 800dcce:	6022      	str	r2, [r4, #0]
 800dcd0:	f04f 0a00 	mov.w	sl, #0
 800dcd4:	9700      	str	r7, [sp, #0]
 800dcd6:	4633      	mov	r3, r6
 800dcd8:	aa0b      	add	r2, sp, #44	@ 0x2c
 800dcda:	4621      	mov	r1, r4
 800dcdc:	4628      	mov	r0, r5
 800dcde:	f000 f9d1 	bl	800e084 <_printf_common>
 800dce2:	3001      	adds	r0, #1
 800dce4:	f040 8089 	bne.w	800ddfa <_printf_float+0x1aa>
 800dce8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800dcec:	b00d      	add	sp, #52	@ 0x34
 800dcee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcf2:	eeb4 0b40 	vcmp.f64	d0, d0
 800dcf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dcfa:	d709      	bvc.n	800dd10 <_printf_float+0xc0>
 800dcfc:	ee10 3a90 	vmov	r3, s1
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	bfbc      	itt	lt
 800dd04:	232d      	movlt	r3, #45	@ 0x2d
 800dd06:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800dd0a:	497d      	ldr	r1, [pc, #500]	@ (800df00 <_printf_float+0x2b0>)
 800dd0c:	4b7d      	ldr	r3, [pc, #500]	@ (800df04 <_printf_float+0x2b4>)
 800dd0e:	e7d5      	b.n	800dcbc <_printf_float+0x6c>
 800dd10:	6863      	ldr	r3, [r4, #4]
 800dd12:	1c59      	adds	r1, r3, #1
 800dd14:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 800dd18:	d139      	bne.n	800dd8e <_printf_float+0x13e>
 800dd1a:	2306      	movs	r3, #6
 800dd1c:	6063      	str	r3, [r4, #4]
 800dd1e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800dd22:	2300      	movs	r3, #0
 800dd24:	6022      	str	r2, [r4, #0]
 800dd26:	9303      	str	r3, [sp, #12]
 800dd28:	ab0a      	add	r3, sp, #40	@ 0x28
 800dd2a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800dd2e:	ab09      	add	r3, sp, #36	@ 0x24
 800dd30:	9300      	str	r3, [sp, #0]
 800dd32:	6861      	ldr	r1, [r4, #4]
 800dd34:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800dd38:	4628      	mov	r0, r5
 800dd3a:	f7ff fef9 	bl	800db30 <__cvt>
 800dd3e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dd42:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dd44:	4680      	mov	r8, r0
 800dd46:	d129      	bne.n	800dd9c <_printf_float+0x14c>
 800dd48:	1cc8      	adds	r0, r1, #3
 800dd4a:	db02      	blt.n	800dd52 <_printf_float+0x102>
 800dd4c:	6863      	ldr	r3, [r4, #4]
 800dd4e:	4299      	cmp	r1, r3
 800dd50:	dd41      	ble.n	800ddd6 <_printf_float+0x186>
 800dd52:	f1a9 0902 	sub.w	r9, r9, #2
 800dd56:	fa5f f989 	uxtb.w	r9, r9
 800dd5a:	3901      	subs	r1, #1
 800dd5c:	464a      	mov	r2, r9
 800dd5e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800dd62:	9109      	str	r1, [sp, #36]	@ 0x24
 800dd64:	f7ff ff38 	bl	800dbd8 <__exponent>
 800dd68:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dd6a:	1813      	adds	r3, r2, r0
 800dd6c:	2a01      	cmp	r2, #1
 800dd6e:	4682      	mov	sl, r0
 800dd70:	6123      	str	r3, [r4, #16]
 800dd72:	dc02      	bgt.n	800dd7a <_printf_float+0x12a>
 800dd74:	6822      	ldr	r2, [r4, #0]
 800dd76:	07d2      	lsls	r2, r2, #31
 800dd78:	d501      	bpl.n	800dd7e <_printf_float+0x12e>
 800dd7a:	3301      	adds	r3, #1
 800dd7c:	6123      	str	r3, [r4, #16]
 800dd7e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d0a6      	beq.n	800dcd4 <_printf_float+0x84>
 800dd86:	232d      	movs	r3, #45	@ 0x2d
 800dd88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800dd8c:	e7a2      	b.n	800dcd4 <_printf_float+0x84>
 800dd8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800dd92:	d1c4      	bne.n	800dd1e <_printf_float+0xce>
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d1c2      	bne.n	800dd1e <_printf_float+0xce>
 800dd98:	2301      	movs	r3, #1
 800dd9a:	e7bf      	b.n	800dd1c <_printf_float+0xcc>
 800dd9c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800dda0:	d9db      	bls.n	800dd5a <_printf_float+0x10a>
 800dda2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 800dda6:	d118      	bne.n	800ddda <_printf_float+0x18a>
 800dda8:	2900      	cmp	r1, #0
 800ddaa:	6863      	ldr	r3, [r4, #4]
 800ddac:	dd0b      	ble.n	800ddc6 <_printf_float+0x176>
 800ddae:	6121      	str	r1, [r4, #16]
 800ddb0:	b913      	cbnz	r3, 800ddb8 <_printf_float+0x168>
 800ddb2:	6822      	ldr	r2, [r4, #0]
 800ddb4:	07d0      	lsls	r0, r2, #31
 800ddb6:	d502      	bpl.n	800ddbe <_printf_float+0x16e>
 800ddb8:	3301      	adds	r3, #1
 800ddba:	440b      	add	r3, r1
 800ddbc:	6123      	str	r3, [r4, #16]
 800ddbe:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ddc0:	f04f 0a00 	mov.w	sl, #0
 800ddc4:	e7db      	b.n	800dd7e <_printf_float+0x12e>
 800ddc6:	b913      	cbnz	r3, 800ddce <_printf_float+0x17e>
 800ddc8:	6822      	ldr	r2, [r4, #0]
 800ddca:	07d2      	lsls	r2, r2, #31
 800ddcc:	d501      	bpl.n	800ddd2 <_printf_float+0x182>
 800ddce:	3302      	adds	r3, #2
 800ddd0:	e7f4      	b.n	800ddbc <_printf_float+0x16c>
 800ddd2:	2301      	movs	r3, #1
 800ddd4:	e7f2      	b.n	800ddbc <_printf_float+0x16c>
 800ddd6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800ddda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dddc:	4299      	cmp	r1, r3
 800ddde:	db05      	blt.n	800ddec <_printf_float+0x19c>
 800dde0:	6823      	ldr	r3, [r4, #0]
 800dde2:	6121      	str	r1, [r4, #16]
 800dde4:	07d8      	lsls	r0, r3, #31
 800dde6:	d5ea      	bpl.n	800ddbe <_printf_float+0x16e>
 800dde8:	1c4b      	adds	r3, r1, #1
 800ddea:	e7e7      	b.n	800ddbc <_printf_float+0x16c>
 800ddec:	2900      	cmp	r1, #0
 800ddee:	bfd4      	ite	le
 800ddf0:	f1c1 0202 	rsble	r2, r1, #2
 800ddf4:	2201      	movgt	r2, #1
 800ddf6:	4413      	add	r3, r2
 800ddf8:	e7e0      	b.n	800ddbc <_printf_float+0x16c>
 800ddfa:	6823      	ldr	r3, [r4, #0]
 800ddfc:	055a      	lsls	r2, r3, #21
 800ddfe:	d407      	bmi.n	800de10 <_printf_float+0x1c0>
 800de00:	6923      	ldr	r3, [r4, #16]
 800de02:	4642      	mov	r2, r8
 800de04:	4631      	mov	r1, r6
 800de06:	4628      	mov	r0, r5
 800de08:	47b8      	blx	r7
 800de0a:	3001      	adds	r0, #1
 800de0c:	d12a      	bne.n	800de64 <_printf_float+0x214>
 800de0e:	e76b      	b.n	800dce8 <_printf_float+0x98>
 800de10:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 800de14:	f240 80e0 	bls.w	800dfd8 <_printf_float+0x388>
 800de18:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800de1c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800de20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de24:	d133      	bne.n	800de8e <_printf_float+0x23e>
 800de26:	4a38      	ldr	r2, [pc, #224]	@ (800df08 <_printf_float+0x2b8>)
 800de28:	2301      	movs	r3, #1
 800de2a:	4631      	mov	r1, r6
 800de2c:	4628      	mov	r0, r5
 800de2e:	47b8      	blx	r7
 800de30:	3001      	adds	r0, #1
 800de32:	f43f af59 	beq.w	800dce8 <_printf_float+0x98>
 800de36:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800de3a:	4543      	cmp	r3, r8
 800de3c:	db02      	blt.n	800de44 <_printf_float+0x1f4>
 800de3e:	6823      	ldr	r3, [r4, #0]
 800de40:	07d8      	lsls	r0, r3, #31
 800de42:	d50f      	bpl.n	800de64 <_printf_float+0x214>
 800de44:	9b05      	ldr	r3, [sp, #20]
 800de46:	465a      	mov	r2, fp
 800de48:	4631      	mov	r1, r6
 800de4a:	4628      	mov	r0, r5
 800de4c:	47b8      	blx	r7
 800de4e:	3001      	adds	r0, #1
 800de50:	f43f af4a 	beq.w	800dce8 <_printf_float+0x98>
 800de54:	f04f 0900 	mov.w	r9, #0
 800de58:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800de5c:	f104 0a1a 	add.w	sl, r4, #26
 800de60:	45c8      	cmp	r8, r9
 800de62:	dc09      	bgt.n	800de78 <_printf_float+0x228>
 800de64:	6823      	ldr	r3, [r4, #0]
 800de66:	079b      	lsls	r3, r3, #30
 800de68:	f100 8107 	bmi.w	800e07a <_printf_float+0x42a>
 800de6c:	68e0      	ldr	r0, [r4, #12]
 800de6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800de70:	4298      	cmp	r0, r3
 800de72:	bfb8      	it	lt
 800de74:	4618      	movlt	r0, r3
 800de76:	e739      	b.n	800dcec <_printf_float+0x9c>
 800de78:	2301      	movs	r3, #1
 800de7a:	4652      	mov	r2, sl
 800de7c:	4631      	mov	r1, r6
 800de7e:	4628      	mov	r0, r5
 800de80:	47b8      	blx	r7
 800de82:	3001      	adds	r0, #1
 800de84:	f43f af30 	beq.w	800dce8 <_printf_float+0x98>
 800de88:	f109 0901 	add.w	r9, r9, #1
 800de8c:	e7e8      	b.n	800de60 <_printf_float+0x210>
 800de8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de90:	2b00      	cmp	r3, #0
 800de92:	dc3b      	bgt.n	800df0c <_printf_float+0x2bc>
 800de94:	4a1c      	ldr	r2, [pc, #112]	@ (800df08 <_printf_float+0x2b8>)
 800de96:	2301      	movs	r3, #1
 800de98:	4631      	mov	r1, r6
 800de9a:	4628      	mov	r0, r5
 800de9c:	47b8      	blx	r7
 800de9e:	3001      	adds	r0, #1
 800dea0:	f43f af22 	beq.w	800dce8 <_printf_float+0x98>
 800dea4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800dea8:	ea59 0303 	orrs.w	r3, r9, r3
 800deac:	d102      	bne.n	800deb4 <_printf_float+0x264>
 800deae:	6823      	ldr	r3, [r4, #0]
 800deb0:	07d9      	lsls	r1, r3, #31
 800deb2:	d5d7      	bpl.n	800de64 <_printf_float+0x214>
 800deb4:	9b05      	ldr	r3, [sp, #20]
 800deb6:	465a      	mov	r2, fp
 800deb8:	4631      	mov	r1, r6
 800deba:	4628      	mov	r0, r5
 800debc:	47b8      	blx	r7
 800debe:	3001      	adds	r0, #1
 800dec0:	f43f af12 	beq.w	800dce8 <_printf_float+0x98>
 800dec4:	f04f 0a00 	mov.w	sl, #0
 800dec8:	f104 0b1a 	add.w	fp, r4, #26
 800decc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dece:	425b      	negs	r3, r3
 800ded0:	4553      	cmp	r3, sl
 800ded2:	dc01      	bgt.n	800ded8 <_printf_float+0x288>
 800ded4:	464b      	mov	r3, r9
 800ded6:	e794      	b.n	800de02 <_printf_float+0x1b2>
 800ded8:	2301      	movs	r3, #1
 800deda:	465a      	mov	r2, fp
 800dedc:	4631      	mov	r1, r6
 800dede:	4628      	mov	r0, r5
 800dee0:	47b8      	blx	r7
 800dee2:	3001      	adds	r0, #1
 800dee4:	f43f af00 	beq.w	800dce8 <_printf_float+0x98>
 800dee8:	f10a 0a01 	add.w	sl, sl, #1
 800deec:	e7ee      	b.n	800decc <_printf_float+0x27c>
 800deee:	bf00      	nop
 800def0:	ffffffff 	.word	0xffffffff
 800def4:	7fefffff 	.word	0x7fefffff
 800def8:	08012088 	.word	0x08012088
 800defc:	08012084 	.word	0x08012084
 800df00:	08012090 	.word	0x08012090
 800df04:	0801208c 	.word	0x0801208c
 800df08:	08012094 	.word	0x08012094
 800df0c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800df0e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800df12:	4553      	cmp	r3, sl
 800df14:	bfa8      	it	ge
 800df16:	4653      	movge	r3, sl
 800df18:	2b00      	cmp	r3, #0
 800df1a:	4699      	mov	r9, r3
 800df1c:	dc37      	bgt.n	800df8e <_printf_float+0x33e>
 800df1e:	2300      	movs	r3, #0
 800df20:	9307      	str	r3, [sp, #28]
 800df22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800df26:	f104 021a 	add.w	r2, r4, #26
 800df2a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800df2c:	9907      	ldr	r1, [sp, #28]
 800df2e:	9306      	str	r3, [sp, #24]
 800df30:	eba3 0309 	sub.w	r3, r3, r9
 800df34:	428b      	cmp	r3, r1
 800df36:	dc31      	bgt.n	800df9c <_printf_float+0x34c>
 800df38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df3a:	459a      	cmp	sl, r3
 800df3c:	dc3b      	bgt.n	800dfb6 <_printf_float+0x366>
 800df3e:	6823      	ldr	r3, [r4, #0]
 800df40:	07da      	lsls	r2, r3, #31
 800df42:	d438      	bmi.n	800dfb6 <_printf_float+0x366>
 800df44:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df46:	ebaa 0903 	sub.w	r9, sl, r3
 800df4a:	9b06      	ldr	r3, [sp, #24]
 800df4c:	ebaa 0303 	sub.w	r3, sl, r3
 800df50:	4599      	cmp	r9, r3
 800df52:	bfa8      	it	ge
 800df54:	4699      	movge	r9, r3
 800df56:	f1b9 0f00 	cmp.w	r9, #0
 800df5a:	dc34      	bgt.n	800dfc6 <_printf_float+0x376>
 800df5c:	f04f 0800 	mov.w	r8, #0
 800df60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800df64:	f104 0b1a 	add.w	fp, r4, #26
 800df68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df6a:	ebaa 0303 	sub.w	r3, sl, r3
 800df6e:	eba3 0309 	sub.w	r3, r3, r9
 800df72:	4543      	cmp	r3, r8
 800df74:	f77f af76 	ble.w	800de64 <_printf_float+0x214>
 800df78:	2301      	movs	r3, #1
 800df7a:	465a      	mov	r2, fp
 800df7c:	4631      	mov	r1, r6
 800df7e:	4628      	mov	r0, r5
 800df80:	47b8      	blx	r7
 800df82:	3001      	adds	r0, #1
 800df84:	f43f aeb0 	beq.w	800dce8 <_printf_float+0x98>
 800df88:	f108 0801 	add.w	r8, r8, #1
 800df8c:	e7ec      	b.n	800df68 <_printf_float+0x318>
 800df8e:	4642      	mov	r2, r8
 800df90:	4631      	mov	r1, r6
 800df92:	4628      	mov	r0, r5
 800df94:	47b8      	blx	r7
 800df96:	3001      	adds	r0, #1
 800df98:	d1c1      	bne.n	800df1e <_printf_float+0x2ce>
 800df9a:	e6a5      	b.n	800dce8 <_printf_float+0x98>
 800df9c:	2301      	movs	r3, #1
 800df9e:	4631      	mov	r1, r6
 800dfa0:	4628      	mov	r0, r5
 800dfa2:	9206      	str	r2, [sp, #24]
 800dfa4:	47b8      	blx	r7
 800dfa6:	3001      	adds	r0, #1
 800dfa8:	f43f ae9e 	beq.w	800dce8 <_printf_float+0x98>
 800dfac:	9b07      	ldr	r3, [sp, #28]
 800dfae:	9a06      	ldr	r2, [sp, #24]
 800dfb0:	3301      	adds	r3, #1
 800dfb2:	9307      	str	r3, [sp, #28]
 800dfb4:	e7b9      	b.n	800df2a <_printf_float+0x2da>
 800dfb6:	9b05      	ldr	r3, [sp, #20]
 800dfb8:	465a      	mov	r2, fp
 800dfba:	4631      	mov	r1, r6
 800dfbc:	4628      	mov	r0, r5
 800dfbe:	47b8      	blx	r7
 800dfc0:	3001      	adds	r0, #1
 800dfc2:	d1bf      	bne.n	800df44 <_printf_float+0x2f4>
 800dfc4:	e690      	b.n	800dce8 <_printf_float+0x98>
 800dfc6:	9a06      	ldr	r2, [sp, #24]
 800dfc8:	464b      	mov	r3, r9
 800dfca:	4442      	add	r2, r8
 800dfcc:	4631      	mov	r1, r6
 800dfce:	4628      	mov	r0, r5
 800dfd0:	47b8      	blx	r7
 800dfd2:	3001      	adds	r0, #1
 800dfd4:	d1c2      	bne.n	800df5c <_printf_float+0x30c>
 800dfd6:	e687      	b.n	800dce8 <_printf_float+0x98>
 800dfd8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800dfdc:	f1b9 0f01 	cmp.w	r9, #1
 800dfe0:	dc01      	bgt.n	800dfe6 <_printf_float+0x396>
 800dfe2:	07db      	lsls	r3, r3, #31
 800dfe4:	d536      	bpl.n	800e054 <_printf_float+0x404>
 800dfe6:	2301      	movs	r3, #1
 800dfe8:	4642      	mov	r2, r8
 800dfea:	4631      	mov	r1, r6
 800dfec:	4628      	mov	r0, r5
 800dfee:	47b8      	blx	r7
 800dff0:	3001      	adds	r0, #1
 800dff2:	f43f ae79 	beq.w	800dce8 <_printf_float+0x98>
 800dff6:	9b05      	ldr	r3, [sp, #20]
 800dff8:	465a      	mov	r2, fp
 800dffa:	4631      	mov	r1, r6
 800dffc:	4628      	mov	r0, r5
 800dffe:	47b8      	blx	r7
 800e000:	3001      	adds	r0, #1
 800e002:	f43f ae71 	beq.w	800dce8 <_printf_float+0x98>
 800e006:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800e00a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800e00e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e012:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 800e016:	d018      	beq.n	800e04a <_printf_float+0x3fa>
 800e018:	464b      	mov	r3, r9
 800e01a:	f108 0201 	add.w	r2, r8, #1
 800e01e:	4631      	mov	r1, r6
 800e020:	4628      	mov	r0, r5
 800e022:	47b8      	blx	r7
 800e024:	3001      	adds	r0, #1
 800e026:	d10c      	bne.n	800e042 <_printf_float+0x3f2>
 800e028:	e65e      	b.n	800dce8 <_printf_float+0x98>
 800e02a:	2301      	movs	r3, #1
 800e02c:	465a      	mov	r2, fp
 800e02e:	4631      	mov	r1, r6
 800e030:	4628      	mov	r0, r5
 800e032:	47b8      	blx	r7
 800e034:	3001      	adds	r0, #1
 800e036:	f43f ae57 	beq.w	800dce8 <_printf_float+0x98>
 800e03a:	f108 0801 	add.w	r8, r8, #1
 800e03e:	45c8      	cmp	r8, r9
 800e040:	dbf3      	blt.n	800e02a <_printf_float+0x3da>
 800e042:	4653      	mov	r3, sl
 800e044:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800e048:	e6dc      	b.n	800de04 <_printf_float+0x1b4>
 800e04a:	f04f 0800 	mov.w	r8, #0
 800e04e:	f104 0b1a 	add.w	fp, r4, #26
 800e052:	e7f4      	b.n	800e03e <_printf_float+0x3ee>
 800e054:	2301      	movs	r3, #1
 800e056:	4642      	mov	r2, r8
 800e058:	e7e1      	b.n	800e01e <_printf_float+0x3ce>
 800e05a:	2301      	movs	r3, #1
 800e05c:	464a      	mov	r2, r9
 800e05e:	4631      	mov	r1, r6
 800e060:	4628      	mov	r0, r5
 800e062:	47b8      	blx	r7
 800e064:	3001      	adds	r0, #1
 800e066:	f43f ae3f 	beq.w	800dce8 <_printf_float+0x98>
 800e06a:	f108 0801 	add.w	r8, r8, #1
 800e06e:	68e3      	ldr	r3, [r4, #12]
 800e070:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e072:	1a5b      	subs	r3, r3, r1
 800e074:	4543      	cmp	r3, r8
 800e076:	dcf0      	bgt.n	800e05a <_printf_float+0x40a>
 800e078:	e6f8      	b.n	800de6c <_printf_float+0x21c>
 800e07a:	f04f 0800 	mov.w	r8, #0
 800e07e:	f104 0919 	add.w	r9, r4, #25
 800e082:	e7f4      	b.n	800e06e <_printf_float+0x41e>

0800e084 <_printf_common>:
 800e084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e088:	4616      	mov	r6, r2
 800e08a:	4698      	mov	r8, r3
 800e08c:	688a      	ldr	r2, [r1, #8]
 800e08e:	690b      	ldr	r3, [r1, #16]
 800e090:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800e094:	4293      	cmp	r3, r2
 800e096:	bfb8      	it	lt
 800e098:	4613      	movlt	r3, r2
 800e09a:	6033      	str	r3, [r6, #0]
 800e09c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800e0a0:	4607      	mov	r7, r0
 800e0a2:	460c      	mov	r4, r1
 800e0a4:	b10a      	cbz	r2, 800e0aa <_printf_common+0x26>
 800e0a6:	3301      	adds	r3, #1
 800e0a8:	6033      	str	r3, [r6, #0]
 800e0aa:	6823      	ldr	r3, [r4, #0]
 800e0ac:	0699      	lsls	r1, r3, #26
 800e0ae:	bf42      	ittt	mi
 800e0b0:	6833      	ldrmi	r3, [r6, #0]
 800e0b2:	3302      	addmi	r3, #2
 800e0b4:	6033      	strmi	r3, [r6, #0]
 800e0b6:	6825      	ldr	r5, [r4, #0]
 800e0b8:	f015 0506 	ands.w	r5, r5, #6
 800e0bc:	d106      	bne.n	800e0cc <_printf_common+0x48>
 800e0be:	f104 0a19 	add.w	sl, r4, #25
 800e0c2:	68e3      	ldr	r3, [r4, #12]
 800e0c4:	6832      	ldr	r2, [r6, #0]
 800e0c6:	1a9b      	subs	r3, r3, r2
 800e0c8:	42ab      	cmp	r3, r5
 800e0ca:	dc26      	bgt.n	800e11a <_printf_common+0x96>
 800e0cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800e0d0:	6822      	ldr	r2, [r4, #0]
 800e0d2:	3b00      	subs	r3, #0
 800e0d4:	bf18      	it	ne
 800e0d6:	2301      	movne	r3, #1
 800e0d8:	0692      	lsls	r2, r2, #26
 800e0da:	d42b      	bmi.n	800e134 <_printf_common+0xb0>
 800e0dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800e0e0:	4641      	mov	r1, r8
 800e0e2:	4638      	mov	r0, r7
 800e0e4:	47c8      	blx	r9
 800e0e6:	3001      	adds	r0, #1
 800e0e8:	d01e      	beq.n	800e128 <_printf_common+0xa4>
 800e0ea:	6823      	ldr	r3, [r4, #0]
 800e0ec:	6922      	ldr	r2, [r4, #16]
 800e0ee:	f003 0306 	and.w	r3, r3, #6
 800e0f2:	2b04      	cmp	r3, #4
 800e0f4:	bf02      	ittt	eq
 800e0f6:	68e5      	ldreq	r5, [r4, #12]
 800e0f8:	6833      	ldreq	r3, [r6, #0]
 800e0fa:	1aed      	subeq	r5, r5, r3
 800e0fc:	68a3      	ldr	r3, [r4, #8]
 800e0fe:	bf0c      	ite	eq
 800e100:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e104:	2500      	movne	r5, #0
 800e106:	4293      	cmp	r3, r2
 800e108:	bfc4      	itt	gt
 800e10a:	1a9b      	subgt	r3, r3, r2
 800e10c:	18ed      	addgt	r5, r5, r3
 800e10e:	2600      	movs	r6, #0
 800e110:	341a      	adds	r4, #26
 800e112:	42b5      	cmp	r5, r6
 800e114:	d11a      	bne.n	800e14c <_printf_common+0xc8>
 800e116:	2000      	movs	r0, #0
 800e118:	e008      	b.n	800e12c <_printf_common+0xa8>
 800e11a:	2301      	movs	r3, #1
 800e11c:	4652      	mov	r2, sl
 800e11e:	4641      	mov	r1, r8
 800e120:	4638      	mov	r0, r7
 800e122:	47c8      	blx	r9
 800e124:	3001      	adds	r0, #1
 800e126:	d103      	bne.n	800e130 <_printf_common+0xac>
 800e128:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e12c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e130:	3501      	adds	r5, #1
 800e132:	e7c6      	b.n	800e0c2 <_printf_common+0x3e>
 800e134:	18e1      	adds	r1, r4, r3
 800e136:	1c5a      	adds	r2, r3, #1
 800e138:	2030      	movs	r0, #48	@ 0x30
 800e13a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800e13e:	4422      	add	r2, r4
 800e140:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800e144:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800e148:	3302      	adds	r3, #2
 800e14a:	e7c7      	b.n	800e0dc <_printf_common+0x58>
 800e14c:	2301      	movs	r3, #1
 800e14e:	4622      	mov	r2, r4
 800e150:	4641      	mov	r1, r8
 800e152:	4638      	mov	r0, r7
 800e154:	47c8      	blx	r9
 800e156:	3001      	adds	r0, #1
 800e158:	d0e6      	beq.n	800e128 <_printf_common+0xa4>
 800e15a:	3601      	adds	r6, #1
 800e15c:	e7d9      	b.n	800e112 <_printf_common+0x8e>
	...

0800e160 <_printf_i>:
 800e160:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e164:	7e0f      	ldrb	r7, [r1, #24]
 800e166:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800e168:	2f78      	cmp	r7, #120	@ 0x78
 800e16a:	4691      	mov	r9, r2
 800e16c:	4680      	mov	r8, r0
 800e16e:	460c      	mov	r4, r1
 800e170:	469a      	mov	sl, r3
 800e172:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800e176:	d807      	bhi.n	800e188 <_printf_i+0x28>
 800e178:	2f62      	cmp	r7, #98	@ 0x62
 800e17a:	d80a      	bhi.n	800e192 <_printf_i+0x32>
 800e17c:	2f00      	cmp	r7, #0
 800e17e:	f000 80d1 	beq.w	800e324 <_printf_i+0x1c4>
 800e182:	2f58      	cmp	r7, #88	@ 0x58
 800e184:	f000 80b8 	beq.w	800e2f8 <_printf_i+0x198>
 800e188:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e18c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800e190:	e03a      	b.n	800e208 <_printf_i+0xa8>
 800e192:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800e196:	2b15      	cmp	r3, #21
 800e198:	d8f6      	bhi.n	800e188 <_printf_i+0x28>
 800e19a:	a101      	add	r1, pc, #4	@ (adr r1, 800e1a0 <_printf_i+0x40>)
 800e19c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e1a0:	0800e1f9 	.word	0x0800e1f9
 800e1a4:	0800e20d 	.word	0x0800e20d
 800e1a8:	0800e189 	.word	0x0800e189
 800e1ac:	0800e189 	.word	0x0800e189
 800e1b0:	0800e189 	.word	0x0800e189
 800e1b4:	0800e189 	.word	0x0800e189
 800e1b8:	0800e20d 	.word	0x0800e20d
 800e1bc:	0800e189 	.word	0x0800e189
 800e1c0:	0800e189 	.word	0x0800e189
 800e1c4:	0800e189 	.word	0x0800e189
 800e1c8:	0800e189 	.word	0x0800e189
 800e1cc:	0800e30b 	.word	0x0800e30b
 800e1d0:	0800e237 	.word	0x0800e237
 800e1d4:	0800e2c5 	.word	0x0800e2c5
 800e1d8:	0800e189 	.word	0x0800e189
 800e1dc:	0800e189 	.word	0x0800e189
 800e1e0:	0800e32d 	.word	0x0800e32d
 800e1e4:	0800e189 	.word	0x0800e189
 800e1e8:	0800e237 	.word	0x0800e237
 800e1ec:	0800e189 	.word	0x0800e189
 800e1f0:	0800e189 	.word	0x0800e189
 800e1f4:	0800e2cd 	.word	0x0800e2cd
 800e1f8:	6833      	ldr	r3, [r6, #0]
 800e1fa:	1d1a      	adds	r2, r3, #4
 800e1fc:	681b      	ldr	r3, [r3, #0]
 800e1fe:	6032      	str	r2, [r6, #0]
 800e200:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800e204:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800e208:	2301      	movs	r3, #1
 800e20a:	e09c      	b.n	800e346 <_printf_i+0x1e6>
 800e20c:	6833      	ldr	r3, [r6, #0]
 800e20e:	6820      	ldr	r0, [r4, #0]
 800e210:	1d19      	adds	r1, r3, #4
 800e212:	6031      	str	r1, [r6, #0]
 800e214:	0606      	lsls	r6, r0, #24
 800e216:	d501      	bpl.n	800e21c <_printf_i+0xbc>
 800e218:	681d      	ldr	r5, [r3, #0]
 800e21a:	e003      	b.n	800e224 <_printf_i+0xc4>
 800e21c:	0645      	lsls	r5, r0, #25
 800e21e:	d5fb      	bpl.n	800e218 <_printf_i+0xb8>
 800e220:	f9b3 5000 	ldrsh.w	r5, [r3]
 800e224:	2d00      	cmp	r5, #0
 800e226:	da03      	bge.n	800e230 <_printf_i+0xd0>
 800e228:	232d      	movs	r3, #45	@ 0x2d
 800e22a:	426d      	negs	r5, r5
 800e22c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e230:	4858      	ldr	r0, [pc, #352]	@ (800e394 <_printf_i+0x234>)
 800e232:	230a      	movs	r3, #10
 800e234:	e011      	b.n	800e25a <_printf_i+0xfa>
 800e236:	6821      	ldr	r1, [r4, #0]
 800e238:	6833      	ldr	r3, [r6, #0]
 800e23a:	0608      	lsls	r0, r1, #24
 800e23c:	f853 5b04 	ldr.w	r5, [r3], #4
 800e240:	d402      	bmi.n	800e248 <_printf_i+0xe8>
 800e242:	0649      	lsls	r1, r1, #25
 800e244:	bf48      	it	mi
 800e246:	b2ad      	uxthmi	r5, r5
 800e248:	2f6f      	cmp	r7, #111	@ 0x6f
 800e24a:	4852      	ldr	r0, [pc, #328]	@ (800e394 <_printf_i+0x234>)
 800e24c:	6033      	str	r3, [r6, #0]
 800e24e:	bf14      	ite	ne
 800e250:	230a      	movne	r3, #10
 800e252:	2308      	moveq	r3, #8
 800e254:	2100      	movs	r1, #0
 800e256:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800e25a:	6866      	ldr	r6, [r4, #4]
 800e25c:	60a6      	str	r6, [r4, #8]
 800e25e:	2e00      	cmp	r6, #0
 800e260:	db05      	blt.n	800e26e <_printf_i+0x10e>
 800e262:	6821      	ldr	r1, [r4, #0]
 800e264:	432e      	orrs	r6, r5
 800e266:	f021 0104 	bic.w	r1, r1, #4
 800e26a:	6021      	str	r1, [r4, #0]
 800e26c:	d04b      	beq.n	800e306 <_printf_i+0x1a6>
 800e26e:	4616      	mov	r6, r2
 800e270:	fbb5 f1f3 	udiv	r1, r5, r3
 800e274:	fb03 5711 	mls	r7, r3, r1, r5
 800e278:	5dc7      	ldrb	r7, [r0, r7]
 800e27a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800e27e:	462f      	mov	r7, r5
 800e280:	42bb      	cmp	r3, r7
 800e282:	460d      	mov	r5, r1
 800e284:	d9f4      	bls.n	800e270 <_printf_i+0x110>
 800e286:	2b08      	cmp	r3, #8
 800e288:	d10b      	bne.n	800e2a2 <_printf_i+0x142>
 800e28a:	6823      	ldr	r3, [r4, #0]
 800e28c:	07df      	lsls	r7, r3, #31
 800e28e:	d508      	bpl.n	800e2a2 <_printf_i+0x142>
 800e290:	6923      	ldr	r3, [r4, #16]
 800e292:	6861      	ldr	r1, [r4, #4]
 800e294:	4299      	cmp	r1, r3
 800e296:	bfde      	ittt	le
 800e298:	2330      	movle	r3, #48	@ 0x30
 800e29a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800e29e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800e2a2:	1b92      	subs	r2, r2, r6
 800e2a4:	6122      	str	r2, [r4, #16]
 800e2a6:	f8cd a000 	str.w	sl, [sp]
 800e2aa:	464b      	mov	r3, r9
 800e2ac:	aa03      	add	r2, sp, #12
 800e2ae:	4621      	mov	r1, r4
 800e2b0:	4640      	mov	r0, r8
 800e2b2:	f7ff fee7 	bl	800e084 <_printf_common>
 800e2b6:	3001      	adds	r0, #1
 800e2b8:	d14a      	bne.n	800e350 <_printf_i+0x1f0>
 800e2ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e2be:	b004      	add	sp, #16
 800e2c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e2c4:	6823      	ldr	r3, [r4, #0]
 800e2c6:	f043 0320 	orr.w	r3, r3, #32
 800e2ca:	6023      	str	r3, [r4, #0]
 800e2cc:	4832      	ldr	r0, [pc, #200]	@ (800e398 <_printf_i+0x238>)
 800e2ce:	2778      	movs	r7, #120	@ 0x78
 800e2d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800e2d4:	6823      	ldr	r3, [r4, #0]
 800e2d6:	6831      	ldr	r1, [r6, #0]
 800e2d8:	061f      	lsls	r7, r3, #24
 800e2da:	f851 5b04 	ldr.w	r5, [r1], #4
 800e2de:	d402      	bmi.n	800e2e6 <_printf_i+0x186>
 800e2e0:	065f      	lsls	r7, r3, #25
 800e2e2:	bf48      	it	mi
 800e2e4:	b2ad      	uxthmi	r5, r5
 800e2e6:	6031      	str	r1, [r6, #0]
 800e2e8:	07d9      	lsls	r1, r3, #31
 800e2ea:	bf44      	itt	mi
 800e2ec:	f043 0320 	orrmi.w	r3, r3, #32
 800e2f0:	6023      	strmi	r3, [r4, #0]
 800e2f2:	b11d      	cbz	r5, 800e2fc <_printf_i+0x19c>
 800e2f4:	2310      	movs	r3, #16
 800e2f6:	e7ad      	b.n	800e254 <_printf_i+0xf4>
 800e2f8:	4826      	ldr	r0, [pc, #152]	@ (800e394 <_printf_i+0x234>)
 800e2fa:	e7e9      	b.n	800e2d0 <_printf_i+0x170>
 800e2fc:	6823      	ldr	r3, [r4, #0]
 800e2fe:	f023 0320 	bic.w	r3, r3, #32
 800e302:	6023      	str	r3, [r4, #0]
 800e304:	e7f6      	b.n	800e2f4 <_printf_i+0x194>
 800e306:	4616      	mov	r6, r2
 800e308:	e7bd      	b.n	800e286 <_printf_i+0x126>
 800e30a:	6833      	ldr	r3, [r6, #0]
 800e30c:	6825      	ldr	r5, [r4, #0]
 800e30e:	6961      	ldr	r1, [r4, #20]
 800e310:	1d18      	adds	r0, r3, #4
 800e312:	6030      	str	r0, [r6, #0]
 800e314:	062e      	lsls	r6, r5, #24
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	d501      	bpl.n	800e31e <_printf_i+0x1be>
 800e31a:	6019      	str	r1, [r3, #0]
 800e31c:	e002      	b.n	800e324 <_printf_i+0x1c4>
 800e31e:	0668      	lsls	r0, r5, #25
 800e320:	d5fb      	bpl.n	800e31a <_printf_i+0x1ba>
 800e322:	8019      	strh	r1, [r3, #0]
 800e324:	2300      	movs	r3, #0
 800e326:	6123      	str	r3, [r4, #16]
 800e328:	4616      	mov	r6, r2
 800e32a:	e7bc      	b.n	800e2a6 <_printf_i+0x146>
 800e32c:	6833      	ldr	r3, [r6, #0]
 800e32e:	1d1a      	adds	r2, r3, #4
 800e330:	6032      	str	r2, [r6, #0]
 800e332:	681e      	ldr	r6, [r3, #0]
 800e334:	6862      	ldr	r2, [r4, #4]
 800e336:	2100      	movs	r1, #0
 800e338:	4630      	mov	r0, r6
 800e33a:	f7f1 ffe9 	bl	8000310 <memchr>
 800e33e:	b108      	cbz	r0, 800e344 <_printf_i+0x1e4>
 800e340:	1b80      	subs	r0, r0, r6
 800e342:	6060      	str	r0, [r4, #4]
 800e344:	6863      	ldr	r3, [r4, #4]
 800e346:	6123      	str	r3, [r4, #16]
 800e348:	2300      	movs	r3, #0
 800e34a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800e34e:	e7aa      	b.n	800e2a6 <_printf_i+0x146>
 800e350:	6923      	ldr	r3, [r4, #16]
 800e352:	4632      	mov	r2, r6
 800e354:	4649      	mov	r1, r9
 800e356:	4640      	mov	r0, r8
 800e358:	47d0      	blx	sl
 800e35a:	3001      	adds	r0, #1
 800e35c:	d0ad      	beq.n	800e2ba <_printf_i+0x15a>
 800e35e:	6823      	ldr	r3, [r4, #0]
 800e360:	079b      	lsls	r3, r3, #30
 800e362:	d413      	bmi.n	800e38c <_printf_i+0x22c>
 800e364:	68e0      	ldr	r0, [r4, #12]
 800e366:	9b03      	ldr	r3, [sp, #12]
 800e368:	4298      	cmp	r0, r3
 800e36a:	bfb8      	it	lt
 800e36c:	4618      	movlt	r0, r3
 800e36e:	e7a6      	b.n	800e2be <_printf_i+0x15e>
 800e370:	2301      	movs	r3, #1
 800e372:	4632      	mov	r2, r6
 800e374:	4649      	mov	r1, r9
 800e376:	4640      	mov	r0, r8
 800e378:	47d0      	blx	sl
 800e37a:	3001      	adds	r0, #1
 800e37c:	d09d      	beq.n	800e2ba <_printf_i+0x15a>
 800e37e:	3501      	adds	r5, #1
 800e380:	68e3      	ldr	r3, [r4, #12]
 800e382:	9903      	ldr	r1, [sp, #12]
 800e384:	1a5b      	subs	r3, r3, r1
 800e386:	42ab      	cmp	r3, r5
 800e388:	dcf2      	bgt.n	800e370 <_printf_i+0x210>
 800e38a:	e7eb      	b.n	800e364 <_printf_i+0x204>
 800e38c:	2500      	movs	r5, #0
 800e38e:	f104 0619 	add.w	r6, r4, #25
 800e392:	e7f5      	b.n	800e380 <_printf_i+0x220>
 800e394:	08012096 	.word	0x08012096
 800e398:	080120a7 	.word	0x080120a7

0800e39c <_scanf_float>:
 800e39c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e3a0:	b087      	sub	sp, #28
 800e3a2:	4691      	mov	r9, r2
 800e3a4:	9303      	str	r3, [sp, #12]
 800e3a6:	688b      	ldr	r3, [r1, #8]
 800e3a8:	1e5a      	subs	r2, r3, #1
 800e3aa:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e3ae:	bf81      	itttt	hi
 800e3b0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e3b4:	eb03 0b05 	addhi.w	fp, r3, r5
 800e3b8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e3bc:	608b      	strhi	r3, [r1, #8]
 800e3be:	680b      	ldr	r3, [r1, #0]
 800e3c0:	460a      	mov	r2, r1
 800e3c2:	f04f 0500 	mov.w	r5, #0
 800e3c6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800e3ca:	f842 3b1c 	str.w	r3, [r2], #28
 800e3ce:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800e3d2:	4680      	mov	r8, r0
 800e3d4:	460c      	mov	r4, r1
 800e3d6:	bf98      	it	ls
 800e3d8:	f04f 0b00 	movls.w	fp, #0
 800e3dc:	9201      	str	r2, [sp, #4]
 800e3de:	4616      	mov	r6, r2
 800e3e0:	46aa      	mov	sl, r5
 800e3e2:	462f      	mov	r7, r5
 800e3e4:	9502      	str	r5, [sp, #8]
 800e3e6:	68a2      	ldr	r2, [r4, #8]
 800e3e8:	b15a      	cbz	r2, 800e402 <_scanf_float+0x66>
 800e3ea:	f8d9 3000 	ldr.w	r3, [r9]
 800e3ee:	781b      	ldrb	r3, [r3, #0]
 800e3f0:	2b4e      	cmp	r3, #78	@ 0x4e
 800e3f2:	d863      	bhi.n	800e4bc <_scanf_float+0x120>
 800e3f4:	2b40      	cmp	r3, #64	@ 0x40
 800e3f6:	d83b      	bhi.n	800e470 <_scanf_float+0xd4>
 800e3f8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800e3fc:	b2c8      	uxtb	r0, r1
 800e3fe:	280e      	cmp	r0, #14
 800e400:	d939      	bls.n	800e476 <_scanf_float+0xda>
 800e402:	b11f      	cbz	r7, 800e40c <_scanf_float+0x70>
 800e404:	6823      	ldr	r3, [r4, #0]
 800e406:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e40a:	6023      	str	r3, [r4, #0]
 800e40c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800e410:	f1ba 0f01 	cmp.w	sl, #1
 800e414:	f200 8114 	bhi.w	800e640 <_scanf_float+0x2a4>
 800e418:	9b01      	ldr	r3, [sp, #4]
 800e41a:	429e      	cmp	r6, r3
 800e41c:	f200 8105 	bhi.w	800e62a <_scanf_float+0x28e>
 800e420:	2001      	movs	r0, #1
 800e422:	b007      	add	sp, #28
 800e424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e428:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800e42c:	2a0d      	cmp	r2, #13
 800e42e:	d8e8      	bhi.n	800e402 <_scanf_float+0x66>
 800e430:	a101      	add	r1, pc, #4	@ (adr r1, 800e438 <_scanf_float+0x9c>)
 800e432:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e436:	bf00      	nop
 800e438:	0800e581 	.word	0x0800e581
 800e43c:	0800e403 	.word	0x0800e403
 800e440:	0800e403 	.word	0x0800e403
 800e444:	0800e403 	.word	0x0800e403
 800e448:	0800e5dd 	.word	0x0800e5dd
 800e44c:	0800e5b7 	.word	0x0800e5b7
 800e450:	0800e403 	.word	0x0800e403
 800e454:	0800e403 	.word	0x0800e403
 800e458:	0800e58f 	.word	0x0800e58f
 800e45c:	0800e403 	.word	0x0800e403
 800e460:	0800e403 	.word	0x0800e403
 800e464:	0800e403 	.word	0x0800e403
 800e468:	0800e403 	.word	0x0800e403
 800e46c:	0800e54b 	.word	0x0800e54b
 800e470:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800e474:	e7da      	b.n	800e42c <_scanf_float+0x90>
 800e476:	290e      	cmp	r1, #14
 800e478:	d8c3      	bhi.n	800e402 <_scanf_float+0x66>
 800e47a:	a001      	add	r0, pc, #4	@ (adr r0, 800e480 <_scanf_float+0xe4>)
 800e47c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800e480:	0800e53b 	.word	0x0800e53b
 800e484:	0800e403 	.word	0x0800e403
 800e488:	0800e53b 	.word	0x0800e53b
 800e48c:	0800e5cb 	.word	0x0800e5cb
 800e490:	0800e403 	.word	0x0800e403
 800e494:	0800e4dd 	.word	0x0800e4dd
 800e498:	0800e521 	.word	0x0800e521
 800e49c:	0800e521 	.word	0x0800e521
 800e4a0:	0800e521 	.word	0x0800e521
 800e4a4:	0800e521 	.word	0x0800e521
 800e4a8:	0800e521 	.word	0x0800e521
 800e4ac:	0800e521 	.word	0x0800e521
 800e4b0:	0800e521 	.word	0x0800e521
 800e4b4:	0800e521 	.word	0x0800e521
 800e4b8:	0800e521 	.word	0x0800e521
 800e4bc:	2b6e      	cmp	r3, #110	@ 0x6e
 800e4be:	d809      	bhi.n	800e4d4 <_scanf_float+0x138>
 800e4c0:	2b60      	cmp	r3, #96	@ 0x60
 800e4c2:	d8b1      	bhi.n	800e428 <_scanf_float+0x8c>
 800e4c4:	2b54      	cmp	r3, #84	@ 0x54
 800e4c6:	d07b      	beq.n	800e5c0 <_scanf_float+0x224>
 800e4c8:	2b59      	cmp	r3, #89	@ 0x59
 800e4ca:	d19a      	bne.n	800e402 <_scanf_float+0x66>
 800e4cc:	2d07      	cmp	r5, #7
 800e4ce:	d198      	bne.n	800e402 <_scanf_float+0x66>
 800e4d0:	2508      	movs	r5, #8
 800e4d2:	e02f      	b.n	800e534 <_scanf_float+0x198>
 800e4d4:	2b74      	cmp	r3, #116	@ 0x74
 800e4d6:	d073      	beq.n	800e5c0 <_scanf_float+0x224>
 800e4d8:	2b79      	cmp	r3, #121	@ 0x79
 800e4da:	e7f6      	b.n	800e4ca <_scanf_float+0x12e>
 800e4dc:	6821      	ldr	r1, [r4, #0]
 800e4de:	05c8      	lsls	r0, r1, #23
 800e4e0:	d51e      	bpl.n	800e520 <_scanf_float+0x184>
 800e4e2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800e4e6:	6021      	str	r1, [r4, #0]
 800e4e8:	3701      	adds	r7, #1
 800e4ea:	f1bb 0f00 	cmp.w	fp, #0
 800e4ee:	d003      	beq.n	800e4f8 <_scanf_float+0x15c>
 800e4f0:	3201      	adds	r2, #1
 800e4f2:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800e4f6:	60a2      	str	r2, [r4, #8]
 800e4f8:	68a3      	ldr	r3, [r4, #8]
 800e4fa:	3b01      	subs	r3, #1
 800e4fc:	60a3      	str	r3, [r4, #8]
 800e4fe:	6923      	ldr	r3, [r4, #16]
 800e500:	3301      	adds	r3, #1
 800e502:	6123      	str	r3, [r4, #16]
 800e504:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e508:	3b01      	subs	r3, #1
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	f8c9 3004 	str.w	r3, [r9, #4]
 800e510:	f340 8082 	ble.w	800e618 <_scanf_float+0x27c>
 800e514:	f8d9 3000 	ldr.w	r3, [r9]
 800e518:	3301      	adds	r3, #1
 800e51a:	f8c9 3000 	str.w	r3, [r9]
 800e51e:	e762      	b.n	800e3e6 <_scanf_float+0x4a>
 800e520:	eb1a 0105 	adds.w	r1, sl, r5
 800e524:	f47f af6d 	bne.w	800e402 <_scanf_float+0x66>
 800e528:	6822      	ldr	r2, [r4, #0]
 800e52a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800e52e:	6022      	str	r2, [r4, #0]
 800e530:	460d      	mov	r5, r1
 800e532:	468a      	mov	sl, r1
 800e534:	f806 3b01 	strb.w	r3, [r6], #1
 800e538:	e7de      	b.n	800e4f8 <_scanf_float+0x15c>
 800e53a:	6822      	ldr	r2, [r4, #0]
 800e53c:	0610      	lsls	r0, r2, #24
 800e53e:	f57f af60 	bpl.w	800e402 <_scanf_float+0x66>
 800e542:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800e546:	6022      	str	r2, [r4, #0]
 800e548:	e7f4      	b.n	800e534 <_scanf_float+0x198>
 800e54a:	f1ba 0f00 	cmp.w	sl, #0
 800e54e:	d10c      	bne.n	800e56a <_scanf_float+0x1ce>
 800e550:	b977      	cbnz	r7, 800e570 <_scanf_float+0x1d4>
 800e552:	6822      	ldr	r2, [r4, #0]
 800e554:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e558:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e55c:	d108      	bne.n	800e570 <_scanf_float+0x1d4>
 800e55e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e562:	6022      	str	r2, [r4, #0]
 800e564:	f04f 0a01 	mov.w	sl, #1
 800e568:	e7e4      	b.n	800e534 <_scanf_float+0x198>
 800e56a:	f1ba 0f02 	cmp.w	sl, #2
 800e56e:	d050      	beq.n	800e612 <_scanf_float+0x276>
 800e570:	2d01      	cmp	r5, #1
 800e572:	d002      	beq.n	800e57a <_scanf_float+0x1de>
 800e574:	2d04      	cmp	r5, #4
 800e576:	f47f af44 	bne.w	800e402 <_scanf_float+0x66>
 800e57a:	3501      	adds	r5, #1
 800e57c:	b2ed      	uxtb	r5, r5
 800e57e:	e7d9      	b.n	800e534 <_scanf_float+0x198>
 800e580:	f1ba 0f01 	cmp.w	sl, #1
 800e584:	f47f af3d 	bne.w	800e402 <_scanf_float+0x66>
 800e588:	f04f 0a02 	mov.w	sl, #2
 800e58c:	e7d2      	b.n	800e534 <_scanf_float+0x198>
 800e58e:	b975      	cbnz	r5, 800e5ae <_scanf_float+0x212>
 800e590:	2f00      	cmp	r7, #0
 800e592:	f47f af37 	bne.w	800e404 <_scanf_float+0x68>
 800e596:	6822      	ldr	r2, [r4, #0]
 800e598:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800e59c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800e5a0:	f040 80fc 	bne.w	800e79c <_scanf_float+0x400>
 800e5a4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e5a8:	6022      	str	r2, [r4, #0]
 800e5aa:	2501      	movs	r5, #1
 800e5ac:	e7c2      	b.n	800e534 <_scanf_float+0x198>
 800e5ae:	2d03      	cmp	r5, #3
 800e5b0:	d0e3      	beq.n	800e57a <_scanf_float+0x1de>
 800e5b2:	2d05      	cmp	r5, #5
 800e5b4:	e7df      	b.n	800e576 <_scanf_float+0x1da>
 800e5b6:	2d02      	cmp	r5, #2
 800e5b8:	f47f af23 	bne.w	800e402 <_scanf_float+0x66>
 800e5bc:	2503      	movs	r5, #3
 800e5be:	e7b9      	b.n	800e534 <_scanf_float+0x198>
 800e5c0:	2d06      	cmp	r5, #6
 800e5c2:	f47f af1e 	bne.w	800e402 <_scanf_float+0x66>
 800e5c6:	2507      	movs	r5, #7
 800e5c8:	e7b4      	b.n	800e534 <_scanf_float+0x198>
 800e5ca:	6822      	ldr	r2, [r4, #0]
 800e5cc:	0591      	lsls	r1, r2, #22
 800e5ce:	f57f af18 	bpl.w	800e402 <_scanf_float+0x66>
 800e5d2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800e5d6:	6022      	str	r2, [r4, #0]
 800e5d8:	9702      	str	r7, [sp, #8]
 800e5da:	e7ab      	b.n	800e534 <_scanf_float+0x198>
 800e5dc:	6822      	ldr	r2, [r4, #0]
 800e5de:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800e5e2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800e5e6:	d005      	beq.n	800e5f4 <_scanf_float+0x258>
 800e5e8:	0550      	lsls	r0, r2, #21
 800e5ea:	f57f af0a 	bpl.w	800e402 <_scanf_float+0x66>
 800e5ee:	2f00      	cmp	r7, #0
 800e5f0:	f000 80d4 	beq.w	800e79c <_scanf_float+0x400>
 800e5f4:	0591      	lsls	r1, r2, #22
 800e5f6:	bf58      	it	pl
 800e5f8:	9902      	ldrpl	r1, [sp, #8]
 800e5fa:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800e5fe:	bf58      	it	pl
 800e600:	1a79      	subpl	r1, r7, r1
 800e602:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800e606:	bf58      	it	pl
 800e608:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800e60c:	6022      	str	r2, [r4, #0]
 800e60e:	2700      	movs	r7, #0
 800e610:	e790      	b.n	800e534 <_scanf_float+0x198>
 800e612:	f04f 0a03 	mov.w	sl, #3
 800e616:	e78d      	b.n	800e534 <_scanf_float+0x198>
 800e618:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e61c:	4649      	mov	r1, r9
 800e61e:	4640      	mov	r0, r8
 800e620:	4798      	blx	r3
 800e622:	2800      	cmp	r0, #0
 800e624:	f43f aedf 	beq.w	800e3e6 <_scanf_float+0x4a>
 800e628:	e6eb      	b.n	800e402 <_scanf_float+0x66>
 800e62a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e62e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e632:	464a      	mov	r2, r9
 800e634:	4640      	mov	r0, r8
 800e636:	4798      	blx	r3
 800e638:	6923      	ldr	r3, [r4, #16]
 800e63a:	3b01      	subs	r3, #1
 800e63c:	6123      	str	r3, [r4, #16]
 800e63e:	e6eb      	b.n	800e418 <_scanf_float+0x7c>
 800e640:	1e6b      	subs	r3, r5, #1
 800e642:	2b06      	cmp	r3, #6
 800e644:	d824      	bhi.n	800e690 <_scanf_float+0x2f4>
 800e646:	2d02      	cmp	r5, #2
 800e648:	d836      	bhi.n	800e6b8 <_scanf_float+0x31c>
 800e64a:	9b01      	ldr	r3, [sp, #4]
 800e64c:	429e      	cmp	r6, r3
 800e64e:	f67f aee7 	bls.w	800e420 <_scanf_float+0x84>
 800e652:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e656:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e65a:	464a      	mov	r2, r9
 800e65c:	4640      	mov	r0, r8
 800e65e:	4798      	blx	r3
 800e660:	6923      	ldr	r3, [r4, #16]
 800e662:	3b01      	subs	r3, #1
 800e664:	6123      	str	r3, [r4, #16]
 800e666:	e7f0      	b.n	800e64a <_scanf_float+0x2ae>
 800e668:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e66c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800e670:	464a      	mov	r2, r9
 800e672:	4640      	mov	r0, r8
 800e674:	4798      	blx	r3
 800e676:	6923      	ldr	r3, [r4, #16]
 800e678:	3b01      	subs	r3, #1
 800e67a:	6123      	str	r3, [r4, #16]
 800e67c:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800e680:	fa5f fa8a 	uxtb.w	sl, sl
 800e684:	f1ba 0f02 	cmp.w	sl, #2
 800e688:	d1ee      	bne.n	800e668 <_scanf_float+0x2cc>
 800e68a:	3d03      	subs	r5, #3
 800e68c:	b2ed      	uxtb	r5, r5
 800e68e:	1b76      	subs	r6, r6, r5
 800e690:	6823      	ldr	r3, [r4, #0]
 800e692:	05da      	lsls	r2, r3, #23
 800e694:	d530      	bpl.n	800e6f8 <_scanf_float+0x35c>
 800e696:	055b      	lsls	r3, r3, #21
 800e698:	d511      	bpl.n	800e6be <_scanf_float+0x322>
 800e69a:	9b01      	ldr	r3, [sp, #4]
 800e69c:	429e      	cmp	r6, r3
 800e69e:	f67f aebf 	bls.w	800e420 <_scanf_float+0x84>
 800e6a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e6a6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800e6aa:	464a      	mov	r2, r9
 800e6ac:	4640      	mov	r0, r8
 800e6ae:	4798      	blx	r3
 800e6b0:	6923      	ldr	r3, [r4, #16]
 800e6b2:	3b01      	subs	r3, #1
 800e6b4:	6123      	str	r3, [r4, #16]
 800e6b6:	e7f0      	b.n	800e69a <_scanf_float+0x2fe>
 800e6b8:	46aa      	mov	sl, r5
 800e6ba:	46b3      	mov	fp, r6
 800e6bc:	e7de      	b.n	800e67c <_scanf_float+0x2e0>
 800e6be:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800e6c2:	6923      	ldr	r3, [r4, #16]
 800e6c4:	2965      	cmp	r1, #101	@ 0x65
 800e6c6:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800e6ca:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800e6ce:	6123      	str	r3, [r4, #16]
 800e6d0:	d00c      	beq.n	800e6ec <_scanf_float+0x350>
 800e6d2:	2945      	cmp	r1, #69	@ 0x45
 800e6d4:	d00a      	beq.n	800e6ec <_scanf_float+0x350>
 800e6d6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e6da:	464a      	mov	r2, r9
 800e6dc:	4640      	mov	r0, r8
 800e6de:	4798      	blx	r3
 800e6e0:	6923      	ldr	r3, [r4, #16]
 800e6e2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800e6e6:	3b01      	subs	r3, #1
 800e6e8:	1eb5      	subs	r5, r6, #2
 800e6ea:	6123      	str	r3, [r4, #16]
 800e6ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800e6f0:	464a      	mov	r2, r9
 800e6f2:	4640      	mov	r0, r8
 800e6f4:	4798      	blx	r3
 800e6f6:	462e      	mov	r6, r5
 800e6f8:	6822      	ldr	r2, [r4, #0]
 800e6fa:	f012 0210 	ands.w	r2, r2, #16
 800e6fe:	d001      	beq.n	800e704 <_scanf_float+0x368>
 800e700:	2000      	movs	r0, #0
 800e702:	e68e      	b.n	800e422 <_scanf_float+0x86>
 800e704:	7032      	strb	r2, [r6, #0]
 800e706:	6823      	ldr	r3, [r4, #0]
 800e708:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800e70c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e710:	d123      	bne.n	800e75a <_scanf_float+0x3be>
 800e712:	9b02      	ldr	r3, [sp, #8]
 800e714:	429f      	cmp	r7, r3
 800e716:	d00a      	beq.n	800e72e <_scanf_float+0x392>
 800e718:	1bda      	subs	r2, r3, r7
 800e71a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800e71e:	429e      	cmp	r6, r3
 800e720:	bf28      	it	cs
 800e722:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800e726:	491e      	ldr	r1, [pc, #120]	@ (800e7a0 <_scanf_float+0x404>)
 800e728:	4630      	mov	r0, r6
 800e72a:	f000 f935 	bl	800e998 <siprintf>
 800e72e:	9901      	ldr	r1, [sp, #4]
 800e730:	2200      	movs	r2, #0
 800e732:	4640      	mov	r0, r8
 800e734:	f002 faca 	bl	8010ccc <_strtod_r>
 800e738:	9b03      	ldr	r3, [sp, #12]
 800e73a:	6821      	ldr	r1, [r4, #0]
 800e73c:	681b      	ldr	r3, [r3, #0]
 800e73e:	f011 0f02 	tst.w	r1, #2
 800e742:	f103 0204 	add.w	r2, r3, #4
 800e746:	d015      	beq.n	800e774 <_scanf_float+0x3d8>
 800e748:	9903      	ldr	r1, [sp, #12]
 800e74a:	600a      	str	r2, [r1, #0]
 800e74c:	681b      	ldr	r3, [r3, #0]
 800e74e:	ed83 0b00 	vstr	d0, [r3]
 800e752:	68e3      	ldr	r3, [r4, #12]
 800e754:	3301      	adds	r3, #1
 800e756:	60e3      	str	r3, [r4, #12]
 800e758:	e7d2      	b.n	800e700 <_scanf_float+0x364>
 800e75a:	9b04      	ldr	r3, [sp, #16]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d0e6      	beq.n	800e72e <_scanf_float+0x392>
 800e760:	9905      	ldr	r1, [sp, #20]
 800e762:	230a      	movs	r3, #10
 800e764:	3101      	adds	r1, #1
 800e766:	4640      	mov	r0, r8
 800e768:	f002 fb30 	bl	8010dcc <_strtol_r>
 800e76c:	9b04      	ldr	r3, [sp, #16]
 800e76e:	9e05      	ldr	r6, [sp, #20]
 800e770:	1ac2      	subs	r2, r0, r3
 800e772:	e7d2      	b.n	800e71a <_scanf_float+0x37e>
 800e774:	f011 0f04 	tst.w	r1, #4
 800e778:	9903      	ldr	r1, [sp, #12]
 800e77a:	600a      	str	r2, [r1, #0]
 800e77c:	d1e6      	bne.n	800e74c <_scanf_float+0x3b0>
 800e77e:	eeb4 0b40 	vcmp.f64	d0, d0
 800e782:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e786:	681d      	ldr	r5, [r3, #0]
 800e788:	d705      	bvc.n	800e796 <_scanf_float+0x3fa>
 800e78a:	4806      	ldr	r0, [pc, #24]	@ (800e7a4 <_scanf_float+0x408>)
 800e78c:	f000 fa08 	bl	800eba0 <nanf>
 800e790:	ed85 0a00 	vstr	s0, [r5]
 800e794:	e7dd      	b.n	800e752 <_scanf_float+0x3b6>
 800e796:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800e79a:	e7f9      	b.n	800e790 <_scanf_float+0x3f4>
 800e79c:	2700      	movs	r7, #0
 800e79e:	e635      	b.n	800e40c <_scanf_float+0x70>
 800e7a0:	080120b8 	.word	0x080120b8
 800e7a4:	080121f9 	.word	0x080121f9

0800e7a8 <std>:
 800e7a8:	2300      	movs	r3, #0
 800e7aa:	b510      	push	{r4, lr}
 800e7ac:	4604      	mov	r4, r0
 800e7ae:	e9c0 3300 	strd	r3, r3, [r0]
 800e7b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e7b6:	6083      	str	r3, [r0, #8]
 800e7b8:	8181      	strh	r1, [r0, #12]
 800e7ba:	6643      	str	r3, [r0, #100]	@ 0x64
 800e7bc:	81c2      	strh	r2, [r0, #14]
 800e7be:	6183      	str	r3, [r0, #24]
 800e7c0:	4619      	mov	r1, r3
 800e7c2:	2208      	movs	r2, #8
 800e7c4:	305c      	adds	r0, #92	@ 0x5c
 800e7c6:	f000 f94c 	bl	800ea62 <memset>
 800e7ca:	4b0d      	ldr	r3, [pc, #52]	@ (800e800 <std+0x58>)
 800e7cc:	6263      	str	r3, [r4, #36]	@ 0x24
 800e7ce:	4b0d      	ldr	r3, [pc, #52]	@ (800e804 <std+0x5c>)
 800e7d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e7d2:	4b0d      	ldr	r3, [pc, #52]	@ (800e808 <std+0x60>)
 800e7d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e7d6:	4b0d      	ldr	r3, [pc, #52]	@ (800e80c <std+0x64>)
 800e7d8:	6323      	str	r3, [r4, #48]	@ 0x30
 800e7da:	4b0d      	ldr	r3, [pc, #52]	@ (800e810 <std+0x68>)
 800e7dc:	6224      	str	r4, [r4, #32]
 800e7de:	429c      	cmp	r4, r3
 800e7e0:	d006      	beq.n	800e7f0 <std+0x48>
 800e7e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e7e6:	4294      	cmp	r4, r2
 800e7e8:	d002      	beq.n	800e7f0 <std+0x48>
 800e7ea:	33d0      	adds	r3, #208	@ 0xd0
 800e7ec:	429c      	cmp	r4, r3
 800e7ee:	d105      	bne.n	800e7fc <std+0x54>
 800e7f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e7f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e7f8:	f000 b9c0 	b.w	800eb7c <__retarget_lock_init_recursive>
 800e7fc:	bd10      	pop	{r4, pc}
 800e7fe:	bf00      	nop
 800e800:	0800e9dd 	.word	0x0800e9dd
 800e804:	0800e9ff 	.word	0x0800e9ff
 800e808:	0800ea37 	.word	0x0800ea37
 800e80c:	0800ea5b 	.word	0x0800ea5b
 800e810:	24002aac 	.word	0x24002aac

0800e814 <stdio_exit_handler>:
 800e814:	4a02      	ldr	r2, [pc, #8]	@ (800e820 <stdio_exit_handler+0xc>)
 800e816:	4903      	ldr	r1, [pc, #12]	@ (800e824 <stdio_exit_handler+0x10>)
 800e818:	4803      	ldr	r0, [pc, #12]	@ (800e828 <stdio_exit_handler+0x14>)
 800e81a:	f000 b869 	b.w	800e8f0 <_fwalk_sglue>
 800e81e:	bf00      	nop
 800e820:	24000100 	.word	0x24000100
 800e824:	08011189 	.word	0x08011189
 800e828:	24000110 	.word	0x24000110

0800e82c <cleanup_stdio>:
 800e82c:	6841      	ldr	r1, [r0, #4]
 800e82e:	4b0c      	ldr	r3, [pc, #48]	@ (800e860 <cleanup_stdio+0x34>)
 800e830:	4299      	cmp	r1, r3
 800e832:	b510      	push	{r4, lr}
 800e834:	4604      	mov	r4, r0
 800e836:	d001      	beq.n	800e83c <cleanup_stdio+0x10>
 800e838:	f002 fca6 	bl	8011188 <_fflush_r>
 800e83c:	68a1      	ldr	r1, [r4, #8]
 800e83e:	4b09      	ldr	r3, [pc, #36]	@ (800e864 <cleanup_stdio+0x38>)
 800e840:	4299      	cmp	r1, r3
 800e842:	d002      	beq.n	800e84a <cleanup_stdio+0x1e>
 800e844:	4620      	mov	r0, r4
 800e846:	f002 fc9f 	bl	8011188 <_fflush_r>
 800e84a:	68e1      	ldr	r1, [r4, #12]
 800e84c:	4b06      	ldr	r3, [pc, #24]	@ (800e868 <cleanup_stdio+0x3c>)
 800e84e:	4299      	cmp	r1, r3
 800e850:	d004      	beq.n	800e85c <cleanup_stdio+0x30>
 800e852:	4620      	mov	r0, r4
 800e854:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e858:	f002 bc96 	b.w	8011188 <_fflush_r>
 800e85c:	bd10      	pop	{r4, pc}
 800e85e:	bf00      	nop
 800e860:	24002aac 	.word	0x24002aac
 800e864:	24002b14 	.word	0x24002b14
 800e868:	24002b7c 	.word	0x24002b7c

0800e86c <global_stdio_init.part.0>:
 800e86c:	b510      	push	{r4, lr}
 800e86e:	4b0b      	ldr	r3, [pc, #44]	@ (800e89c <global_stdio_init.part.0+0x30>)
 800e870:	4c0b      	ldr	r4, [pc, #44]	@ (800e8a0 <global_stdio_init.part.0+0x34>)
 800e872:	4a0c      	ldr	r2, [pc, #48]	@ (800e8a4 <global_stdio_init.part.0+0x38>)
 800e874:	601a      	str	r2, [r3, #0]
 800e876:	4620      	mov	r0, r4
 800e878:	2200      	movs	r2, #0
 800e87a:	2104      	movs	r1, #4
 800e87c:	f7ff ff94 	bl	800e7a8 <std>
 800e880:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e884:	2201      	movs	r2, #1
 800e886:	2109      	movs	r1, #9
 800e888:	f7ff ff8e 	bl	800e7a8 <std>
 800e88c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e890:	2202      	movs	r2, #2
 800e892:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e896:	2112      	movs	r1, #18
 800e898:	f7ff bf86 	b.w	800e7a8 <std>
 800e89c:	24002be4 	.word	0x24002be4
 800e8a0:	24002aac 	.word	0x24002aac
 800e8a4:	0800e815 	.word	0x0800e815

0800e8a8 <__sfp_lock_acquire>:
 800e8a8:	4801      	ldr	r0, [pc, #4]	@ (800e8b0 <__sfp_lock_acquire+0x8>)
 800e8aa:	f000 b968 	b.w	800eb7e <__retarget_lock_acquire_recursive>
 800e8ae:	bf00      	nop
 800e8b0:	24002bed 	.word	0x24002bed

0800e8b4 <__sfp_lock_release>:
 800e8b4:	4801      	ldr	r0, [pc, #4]	@ (800e8bc <__sfp_lock_release+0x8>)
 800e8b6:	f000 b963 	b.w	800eb80 <__retarget_lock_release_recursive>
 800e8ba:	bf00      	nop
 800e8bc:	24002bed 	.word	0x24002bed

0800e8c0 <__sinit>:
 800e8c0:	b510      	push	{r4, lr}
 800e8c2:	4604      	mov	r4, r0
 800e8c4:	f7ff fff0 	bl	800e8a8 <__sfp_lock_acquire>
 800e8c8:	6a23      	ldr	r3, [r4, #32]
 800e8ca:	b11b      	cbz	r3, 800e8d4 <__sinit+0x14>
 800e8cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e8d0:	f7ff bff0 	b.w	800e8b4 <__sfp_lock_release>
 800e8d4:	4b04      	ldr	r3, [pc, #16]	@ (800e8e8 <__sinit+0x28>)
 800e8d6:	6223      	str	r3, [r4, #32]
 800e8d8:	4b04      	ldr	r3, [pc, #16]	@ (800e8ec <__sinit+0x2c>)
 800e8da:	681b      	ldr	r3, [r3, #0]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d1f5      	bne.n	800e8cc <__sinit+0xc>
 800e8e0:	f7ff ffc4 	bl	800e86c <global_stdio_init.part.0>
 800e8e4:	e7f2      	b.n	800e8cc <__sinit+0xc>
 800e8e6:	bf00      	nop
 800e8e8:	0800e82d 	.word	0x0800e82d
 800e8ec:	24002be4 	.word	0x24002be4

0800e8f0 <_fwalk_sglue>:
 800e8f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8f4:	4607      	mov	r7, r0
 800e8f6:	4688      	mov	r8, r1
 800e8f8:	4614      	mov	r4, r2
 800e8fa:	2600      	movs	r6, #0
 800e8fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e900:	f1b9 0901 	subs.w	r9, r9, #1
 800e904:	d505      	bpl.n	800e912 <_fwalk_sglue+0x22>
 800e906:	6824      	ldr	r4, [r4, #0]
 800e908:	2c00      	cmp	r4, #0
 800e90a:	d1f7      	bne.n	800e8fc <_fwalk_sglue+0xc>
 800e90c:	4630      	mov	r0, r6
 800e90e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e912:	89ab      	ldrh	r3, [r5, #12]
 800e914:	2b01      	cmp	r3, #1
 800e916:	d907      	bls.n	800e928 <_fwalk_sglue+0x38>
 800e918:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e91c:	3301      	adds	r3, #1
 800e91e:	d003      	beq.n	800e928 <_fwalk_sglue+0x38>
 800e920:	4629      	mov	r1, r5
 800e922:	4638      	mov	r0, r7
 800e924:	47c0      	blx	r8
 800e926:	4306      	orrs	r6, r0
 800e928:	3568      	adds	r5, #104	@ 0x68
 800e92a:	e7e9      	b.n	800e900 <_fwalk_sglue+0x10>

0800e92c <sniprintf>:
 800e92c:	b40c      	push	{r2, r3}
 800e92e:	b530      	push	{r4, r5, lr}
 800e930:	4b18      	ldr	r3, [pc, #96]	@ (800e994 <sniprintf+0x68>)
 800e932:	1e0c      	subs	r4, r1, #0
 800e934:	681d      	ldr	r5, [r3, #0]
 800e936:	b09d      	sub	sp, #116	@ 0x74
 800e938:	da08      	bge.n	800e94c <sniprintf+0x20>
 800e93a:	238b      	movs	r3, #139	@ 0x8b
 800e93c:	602b      	str	r3, [r5, #0]
 800e93e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e942:	b01d      	add	sp, #116	@ 0x74
 800e944:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e948:	b002      	add	sp, #8
 800e94a:	4770      	bx	lr
 800e94c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e950:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e954:	f04f 0300 	mov.w	r3, #0
 800e958:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e95a:	bf14      	ite	ne
 800e95c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800e960:	4623      	moveq	r3, r4
 800e962:	9304      	str	r3, [sp, #16]
 800e964:	9307      	str	r3, [sp, #28]
 800e966:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e96a:	9002      	str	r0, [sp, #8]
 800e96c:	9006      	str	r0, [sp, #24]
 800e96e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e972:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e974:	ab21      	add	r3, sp, #132	@ 0x84
 800e976:	a902      	add	r1, sp, #8
 800e978:	4628      	mov	r0, r5
 800e97a:	9301      	str	r3, [sp, #4]
 800e97c:	f002 fa84 	bl	8010e88 <_svfiprintf_r>
 800e980:	1c43      	adds	r3, r0, #1
 800e982:	bfbc      	itt	lt
 800e984:	238b      	movlt	r3, #139	@ 0x8b
 800e986:	602b      	strlt	r3, [r5, #0]
 800e988:	2c00      	cmp	r4, #0
 800e98a:	d0da      	beq.n	800e942 <sniprintf+0x16>
 800e98c:	9b02      	ldr	r3, [sp, #8]
 800e98e:	2200      	movs	r2, #0
 800e990:	701a      	strb	r2, [r3, #0]
 800e992:	e7d6      	b.n	800e942 <sniprintf+0x16>
 800e994:	2400010c 	.word	0x2400010c

0800e998 <siprintf>:
 800e998:	b40e      	push	{r1, r2, r3}
 800e99a:	b510      	push	{r4, lr}
 800e99c:	b09d      	sub	sp, #116	@ 0x74
 800e99e:	ab1f      	add	r3, sp, #124	@ 0x7c
 800e9a0:	9002      	str	r0, [sp, #8]
 800e9a2:	9006      	str	r0, [sp, #24]
 800e9a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800e9a8:	480a      	ldr	r0, [pc, #40]	@ (800e9d4 <siprintf+0x3c>)
 800e9aa:	9107      	str	r1, [sp, #28]
 800e9ac:	9104      	str	r1, [sp, #16]
 800e9ae:	490a      	ldr	r1, [pc, #40]	@ (800e9d8 <siprintf+0x40>)
 800e9b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9b4:	9105      	str	r1, [sp, #20]
 800e9b6:	2400      	movs	r4, #0
 800e9b8:	a902      	add	r1, sp, #8
 800e9ba:	6800      	ldr	r0, [r0, #0]
 800e9bc:	9301      	str	r3, [sp, #4]
 800e9be:	941b      	str	r4, [sp, #108]	@ 0x6c
 800e9c0:	f002 fa62 	bl	8010e88 <_svfiprintf_r>
 800e9c4:	9b02      	ldr	r3, [sp, #8]
 800e9c6:	701c      	strb	r4, [r3, #0]
 800e9c8:	b01d      	add	sp, #116	@ 0x74
 800e9ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e9ce:	b003      	add	sp, #12
 800e9d0:	4770      	bx	lr
 800e9d2:	bf00      	nop
 800e9d4:	2400010c 	.word	0x2400010c
 800e9d8:	ffff0208 	.word	0xffff0208

0800e9dc <__sread>:
 800e9dc:	b510      	push	{r4, lr}
 800e9de:	460c      	mov	r4, r1
 800e9e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9e4:	f000 f86c 	bl	800eac0 <_read_r>
 800e9e8:	2800      	cmp	r0, #0
 800e9ea:	bfab      	itete	ge
 800e9ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e9ee:	89a3      	ldrhlt	r3, [r4, #12]
 800e9f0:	181b      	addge	r3, r3, r0
 800e9f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e9f6:	bfac      	ite	ge
 800e9f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e9fa:	81a3      	strhlt	r3, [r4, #12]
 800e9fc:	bd10      	pop	{r4, pc}

0800e9fe <__swrite>:
 800e9fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea02:	461f      	mov	r7, r3
 800ea04:	898b      	ldrh	r3, [r1, #12]
 800ea06:	05db      	lsls	r3, r3, #23
 800ea08:	4605      	mov	r5, r0
 800ea0a:	460c      	mov	r4, r1
 800ea0c:	4616      	mov	r6, r2
 800ea0e:	d505      	bpl.n	800ea1c <__swrite+0x1e>
 800ea10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea14:	2302      	movs	r3, #2
 800ea16:	2200      	movs	r2, #0
 800ea18:	f000 f840 	bl	800ea9c <_lseek_r>
 800ea1c:	89a3      	ldrh	r3, [r4, #12]
 800ea1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ea26:	81a3      	strh	r3, [r4, #12]
 800ea28:	4632      	mov	r2, r6
 800ea2a:	463b      	mov	r3, r7
 800ea2c:	4628      	mov	r0, r5
 800ea2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ea32:	f000 b867 	b.w	800eb04 <_write_r>

0800ea36 <__sseek>:
 800ea36:	b510      	push	{r4, lr}
 800ea38:	460c      	mov	r4, r1
 800ea3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea3e:	f000 f82d 	bl	800ea9c <_lseek_r>
 800ea42:	1c43      	adds	r3, r0, #1
 800ea44:	89a3      	ldrh	r3, [r4, #12]
 800ea46:	bf15      	itete	ne
 800ea48:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ea4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ea4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ea52:	81a3      	strheq	r3, [r4, #12]
 800ea54:	bf18      	it	ne
 800ea56:	81a3      	strhne	r3, [r4, #12]
 800ea58:	bd10      	pop	{r4, pc}

0800ea5a <__sclose>:
 800ea5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ea5e:	f000 b80d 	b.w	800ea7c <_close_r>

0800ea62 <memset>:
 800ea62:	4402      	add	r2, r0
 800ea64:	4603      	mov	r3, r0
 800ea66:	4293      	cmp	r3, r2
 800ea68:	d100      	bne.n	800ea6c <memset+0xa>
 800ea6a:	4770      	bx	lr
 800ea6c:	f803 1b01 	strb.w	r1, [r3], #1
 800ea70:	e7f9      	b.n	800ea66 <memset+0x4>
	...

0800ea74 <_localeconv_r>:
 800ea74:	4800      	ldr	r0, [pc, #0]	@ (800ea78 <_localeconv_r+0x4>)
 800ea76:	4770      	bx	lr
 800ea78:	2400024c 	.word	0x2400024c

0800ea7c <_close_r>:
 800ea7c:	b538      	push	{r3, r4, r5, lr}
 800ea7e:	4d06      	ldr	r5, [pc, #24]	@ (800ea98 <_close_r+0x1c>)
 800ea80:	2300      	movs	r3, #0
 800ea82:	4604      	mov	r4, r0
 800ea84:	4608      	mov	r0, r1
 800ea86:	602b      	str	r3, [r5, #0]
 800ea88:	f7f4 feda 	bl	8003840 <_close>
 800ea8c:	1c43      	adds	r3, r0, #1
 800ea8e:	d102      	bne.n	800ea96 <_close_r+0x1a>
 800ea90:	682b      	ldr	r3, [r5, #0]
 800ea92:	b103      	cbz	r3, 800ea96 <_close_r+0x1a>
 800ea94:	6023      	str	r3, [r4, #0]
 800ea96:	bd38      	pop	{r3, r4, r5, pc}
 800ea98:	24002be8 	.word	0x24002be8

0800ea9c <_lseek_r>:
 800ea9c:	b538      	push	{r3, r4, r5, lr}
 800ea9e:	4d07      	ldr	r5, [pc, #28]	@ (800eabc <_lseek_r+0x20>)
 800eaa0:	4604      	mov	r4, r0
 800eaa2:	4608      	mov	r0, r1
 800eaa4:	4611      	mov	r1, r2
 800eaa6:	2200      	movs	r2, #0
 800eaa8:	602a      	str	r2, [r5, #0]
 800eaaa:	461a      	mov	r2, r3
 800eaac:	f7f4 feef 	bl	800388e <_lseek>
 800eab0:	1c43      	adds	r3, r0, #1
 800eab2:	d102      	bne.n	800eaba <_lseek_r+0x1e>
 800eab4:	682b      	ldr	r3, [r5, #0]
 800eab6:	b103      	cbz	r3, 800eaba <_lseek_r+0x1e>
 800eab8:	6023      	str	r3, [r4, #0]
 800eaba:	bd38      	pop	{r3, r4, r5, pc}
 800eabc:	24002be8 	.word	0x24002be8

0800eac0 <_read_r>:
 800eac0:	b538      	push	{r3, r4, r5, lr}
 800eac2:	4d07      	ldr	r5, [pc, #28]	@ (800eae0 <_read_r+0x20>)
 800eac4:	4604      	mov	r4, r0
 800eac6:	4608      	mov	r0, r1
 800eac8:	4611      	mov	r1, r2
 800eaca:	2200      	movs	r2, #0
 800eacc:	602a      	str	r2, [r5, #0]
 800eace:	461a      	mov	r2, r3
 800ead0:	f7f4 fe99 	bl	8003806 <_read>
 800ead4:	1c43      	adds	r3, r0, #1
 800ead6:	d102      	bne.n	800eade <_read_r+0x1e>
 800ead8:	682b      	ldr	r3, [r5, #0]
 800eada:	b103      	cbz	r3, 800eade <_read_r+0x1e>
 800eadc:	6023      	str	r3, [r4, #0]
 800eade:	bd38      	pop	{r3, r4, r5, pc}
 800eae0:	24002be8 	.word	0x24002be8

0800eae4 <_sbrk_r>:
 800eae4:	b538      	push	{r3, r4, r5, lr}
 800eae6:	4d06      	ldr	r5, [pc, #24]	@ (800eb00 <_sbrk_r+0x1c>)
 800eae8:	2300      	movs	r3, #0
 800eaea:	4604      	mov	r4, r0
 800eaec:	4608      	mov	r0, r1
 800eaee:	602b      	str	r3, [r5, #0]
 800eaf0:	f7f4 feda 	bl	80038a8 <_sbrk>
 800eaf4:	1c43      	adds	r3, r0, #1
 800eaf6:	d102      	bne.n	800eafe <_sbrk_r+0x1a>
 800eaf8:	682b      	ldr	r3, [r5, #0]
 800eafa:	b103      	cbz	r3, 800eafe <_sbrk_r+0x1a>
 800eafc:	6023      	str	r3, [r4, #0]
 800eafe:	bd38      	pop	{r3, r4, r5, pc}
 800eb00:	24002be8 	.word	0x24002be8

0800eb04 <_write_r>:
 800eb04:	b538      	push	{r3, r4, r5, lr}
 800eb06:	4d07      	ldr	r5, [pc, #28]	@ (800eb24 <_write_r+0x20>)
 800eb08:	4604      	mov	r4, r0
 800eb0a:	4608      	mov	r0, r1
 800eb0c:	4611      	mov	r1, r2
 800eb0e:	2200      	movs	r2, #0
 800eb10:	602a      	str	r2, [r5, #0]
 800eb12:	461a      	mov	r2, r3
 800eb14:	f7f3 fb6e 	bl	80021f4 <_write>
 800eb18:	1c43      	adds	r3, r0, #1
 800eb1a:	d102      	bne.n	800eb22 <_write_r+0x1e>
 800eb1c:	682b      	ldr	r3, [r5, #0]
 800eb1e:	b103      	cbz	r3, 800eb22 <_write_r+0x1e>
 800eb20:	6023      	str	r3, [r4, #0]
 800eb22:	bd38      	pop	{r3, r4, r5, pc}
 800eb24:	24002be8 	.word	0x24002be8

0800eb28 <__errno>:
 800eb28:	4b01      	ldr	r3, [pc, #4]	@ (800eb30 <__errno+0x8>)
 800eb2a:	6818      	ldr	r0, [r3, #0]
 800eb2c:	4770      	bx	lr
 800eb2e:	bf00      	nop
 800eb30:	2400010c 	.word	0x2400010c

0800eb34 <__libc_init_array>:
 800eb34:	b570      	push	{r4, r5, r6, lr}
 800eb36:	4d0d      	ldr	r5, [pc, #52]	@ (800eb6c <__libc_init_array+0x38>)
 800eb38:	4c0d      	ldr	r4, [pc, #52]	@ (800eb70 <__libc_init_array+0x3c>)
 800eb3a:	1b64      	subs	r4, r4, r5
 800eb3c:	10a4      	asrs	r4, r4, #2
 800eb3e:	2600      	movs	r6, #0
 800eb40:	42a6      	cmp	r6, r4
 800eb42:	d109      	bne.n	800eb58 <__libc_init_array+0x24>
 800eb44:	4d0b      	ldr	r5, [pc, #44]	@ (800eb74 <__libc_init_array+0x40>)
 800eb46:	4c0c      	ldr	r4, [pc, #48]	@ (800eb78 <__libc_init_array+0x44>)
 800eb48:	f003 fa6a 	bl	8012020 <_init>
 800eb4c:	1b64      	subs	r4, r4, r5
 800eb4e:	10a4      	asrs	r4, r4, #2
 800eb50:	2600      	movs	r6, #0
 800eb52:	42a6      	cmp	r6, r4
 800eb54:	d105      	bne.n	800eb62 <__libc_init_array+0x2e>
 800eb56:	bd70      	pop	{r4, r5, r6, pc}
 800eb58:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb5c:	4798      	blx	r3
 800eb5e:	3601      	adds	r6, #1
 800eb60:	e7ee      	b.n	800eb40 <__libc_init_array+0xc>
 800eb62:	f855 3b04 	ldr.w	r3, [r5], #4
 800eb66:	4798      	blx	r3
 800eb68:	3601      	adds	r6, #1
 800eb6a:	e7f2      	b.n	800eb52 <__libc_init_array+0x1e>
 800eb6c:	080124b4 	.word	0x080124b4
 800eb70:	080124b4 	.word	0x080124b4
 800eb74:	080124b4 	.word	0x080124b4
 800eb78:	080124b8 	.word	0x080124b8

0800eb7c <__retarget_lock_init_recursive>:
 800eb7c:	4770      	bx	lr

0800eb7e <__retarget_lock_acquire_recursive>:
 800eb7e:	4770      	bx	lr

0800eb80 <__retarget_lock_release_recursive>:
 800eb80:	4770      	bx	lr

0800eb82 <memcpy>:
 800eb82:	440a      	add	r2, r1
 800eb84:	4291      	cmp	r1, r2
 800eb86:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800eb8a:	d100      	bne.n	800eb8e <memcpy+0xc>
 800eb8c:	4770      	bx	lr
 800eb8e:	b510      	push	{r4, lr}
 800eb90:	f811 4b01 	ldrb.w	r4, [r1], #1
 800eb94:	f803 4f01 	strb.w	r4, [r3, #1]!
 800eb98:	4291      	cmp	r1, r2
 800eb9a:	d1f9      	bne.n	800eb90 <memcpy+0xe>
 800eb9c:	bd10      	pop	{r4, pc}
	...

0800eba0 <nanf>:
 800eba0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800eba8 <nanf+0x8>
 800eba4:	4770      	bx	lr
 800eba6:	bf00      	nop
 800eba8:	7fc00000 	.word	0x7fc00000

0800ebac <quorem>:
 800ebac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebb0:	6903      	ldr	r3, [r0, #16]
 800ebb2:	690c      	ldr	r4, [r1, #16]
 800ebb4:	42a3      	cmp	r3, r4
 800ebb6:	4607      	mov	r7, r0
 800ebb8:	db7e      	blt.n	800ecb8 <quorem+0x10c>
 800ebba:	3c01      	subs	r4, #1
 800ebbc:	f101 0814 	add.w	r8, r1, #20
 800ebc0:	00a3      	lsls	r3, r4, #2
 800ebc2:	f100 0514 	add.w	r5, r0, #20
 800ebc6:	9300      	str	r3, [sp, #0]
 800ebc8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ebcc:	9301      	str	r3, [sp, #4]
 800ebce:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ebd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ebd6:	3301      	adds	r3, #1
 800ebd8:	429a      	cmp	r2, r3
 800ebda:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ebde:	fbb2 f6f3 	udiv	r6, r2, r3
 800ebe2:	d32e      	bcc.n	800ec42 <quorem+0x96>
 800ebe4:	f04f 0a00 	mov.w	sl, #0
 800ebe8:	46c4      	mov	ip, r8
 800ebea:	46ae      	mov	lr, r5
 800ebec:	46d3      	mov	fp, sl
 800ebee:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ebf2:	b298      	uxth	r0, r3
 800ebf4:	fb06 a000 	mla	r0, r6, r0, sl
 800ebf8:	0c02      	lsrs	r2, r0, #16
 800ebfa:	0c1b      	lsrs	r3, r3, #16
 800ebfc:	fb06 2303 	mla	r3, r6, r3, r2
 800ec00:	f8de 2000 	ldr.w	r2, [lr]
 800ec04:	b280      	uxth	r0, r0
 800ec06:	b292      	uxth	r2, r2
 800ec08:	1a12      	subs	r2, r2, r0
 800ec0a:	445a      	add	r2, fp
 800ec0c:	f8de 0000 	ldr.w	r0, [lr]
 800ec10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ec14:	b29b      	uxth	r3, r3
 800ec16:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ec1a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ec1e:	b292      	uxth	r2, r2
 800ec20:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ec24:	45e1      	cmp	r9, ip
 800ec26:	f84e 2b04 	str.w	r2, [lr], #4
 800ec2a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ec2e:	d2de      	bcs.n	800ebee <quorem+0x42>
 800ec30:	9b00      	ldr	r3, [sp, #0]
 800ec32:	58eb      	ldr	r3, [r5, r3]
 800ec34:	b92b      	cbnz	r3, 800ec42 <quorem+0x96>
 800ec36:	9b01      	ldr	r3, [sp, #4]
 800ec38:	3b04      	subs	r3, #4
 800ec3a:	429d      	cmp	r5, r3
 800ec3c:	461a      	mov	r2, r3
 800ec3e:	d32f      	bcc.n	800eca0 <quorem+0xf4>
 800ec40:	613c      	str	r4, [r7, #16]
 800ec42:	4638      	mov	r0, r7
 800ec44:	f001 f8a0 	bl	800fd88 <__mcmp>
 800ec48:	2800      	cmp	r0, #0
 800ec4a:	db25      	blt.n	800ec98 <quorem+0xec>
 800ec4c:	4629      	mov	r1, r5
 800ec4e:	2000      	movs	r0, #0
 800ec50:	f858 2b04 	ldr.w	r2, [r8], #4
 800ec54:	f8d1 c000 	ldr.w	ip, [r1]
 800ec58:	fa1f fe82 	uxth.w	lr, r2
 800ec5c:	fa1f f38c 	uxth.w	r3, ip
 800ec60:	eba3 030e 	sub.w	r3, r3, lr
 800ec64:	4403      	add	r3, r0
 800ec66:	0c12      	lsrs	r2, r2, #16
 800ec68:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ec6c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ec70:	b29b      	uxth	r3, r3
 800ec72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ec76:	45c1      	cmp	r9, r8
 800ec78:	f841 3b04 	str.w	r3, [r1], #4
 800ec7c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ec80:	d2e6      	bcs.n	800ec50 <quorem+0xa4>
 800ec82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ec86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ec8a:	b922      	cbnz	r2, 800ec96 <quorem+0xea>
 800ec8c:	3b04      	subs	r3, #4
 800ec8e:	429d      	cmp	r5, r3
 800ec90:	461a      	mov	r2, r3
 800ec92:	d30b      	bcc.n	800ecac <quorem+0x100>
 800ec94:	613c      	str	r4, [r7, #16]
 800ec96:	3601      	adds	r6, #1
 800ec98:	4630      	mov	r0, r6
 800ec9a:	b003      	add	sp, #12
 800ec9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eca0:	6812      	ldr	r2, [r2, #0]
 800eca2:	3b04      	subs	r3, #4
 800eca4:	2a00      	cmp	r2, #0
 800eca6:	d1cb      	bne.n	800ec40 <quorem+0x94>
 800eca8:	3c01      	subs	r4, #1
 800ecaa:	e7c6      	b.n	800ec3a <quorem+0x8e>
 800ecac:	6812      	ldr	r2, [r2, #0]
 800ecae:	3b04      	subs	r3, #4
 800ecb0:	2a00      	cmp	r2, #0
 800ecb2:	d1ef      	bne.n	800ec94 <quorem+0xe8>
 800ecb4:	3c01      	subs	r4, #1
 800ecb6:	e7ea      	b.n	800ec8e <quorem+0xe2>
 800ecb8:	2000      	movs	r0, #0
 800ecba:	e7ee      	b.n	800ec9a <quorem+0xee>
 800ecbc:	0000      	movs	r0, r0
	...

0800ecc0 <_dtoa_r>:
 800ecc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecc4:	ed2d 8b02 	vpush	{d8}
 800ecc8:	69c7      	ldr	r7, [r0, #28]
 800ecca:	b091      	sub	sp, #68	@ 0x44
 800eccc:	ed8d 0b02 	vstr	d0, [sp, #8]
 800ecd0:	ec55 4b10 	vmov	r4, r5, d0
 800ecd4:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800ecd6:	9107      	str	r1, [sp, #28]
 800ecd8:	4681      	mov	r9, r0
 800ecda:	9209      	str	r2, [sp, #36]	@ 0x24
 800ecdc:	930d      	str	r3, [sp, #52]	@ 0x34
 800ecde:	b97f      	cbnz	r7, 800ed00 <_dtoa_r+0x40>
 800ece0:	2010      	movs	r0, #16
 800ece2:	f7fe fe67 	bl	800d9b4 <malloc>
 800ece6:	4602      	mov	r2, r0
 800ece8:	f8c9 001c 	str.w	r0, [r9, #28]
 800ecec:	b920      	cbnz	r0, 800ecf8 <_dtoa_r+0x38>
 800ecee:	4ba0      	ldr	r3, [pc, #640]	@ (800ef70 <_dtoa_r+0x2b0>)
 800ecf0:	21ef      	movs	r1, #239	@ 0xef
 800ecf2:	48a0      	ldr	r0, [pc, #640]	@ (800ef74 <_dtoa_r+0x2b4>)
 800ecf4:	f002 faa4 	bl	8011240 <__assert_func>
 800ecf8:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800ecfc:	6007      	str	r7, [r0, #0]
 800ecfe:	60c7      	str	r7, [r0, #12]
 800ed00:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ed04:	6819      	ldr	r1, [r3, #0]
 800ed06:	b159      	cbz	r1, 800ed20 <_dtoa_r+0x60>
 800ed08:	685a      	ldr	r2, [r3, #4]
 800ed0a:	604a      	str	r2, [r1, #4]
 800ed0c:	2301      	movs	r3, #1
 800ed0e:	4093      	lsls	r3, r2
 800ed10:	608b      	str	r3, [r1, #8]
 800ed12:	4648      	mov	r0, r9
 800ed14:	f000 fdbc 	bl	800f890 <_Bfree>
 800ed18:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ed1c:	2200      	movs	r2, #0
 800ed1e:	601a      	str	r2, [r3, #0]
 800ed20:	1e2b      	subs	r3, r5, #0
 800ed22:	bfbb      	ittet	lt
 800ed24:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800ed28:	9303      	strlt	r3, [sp, #12]
 800ed2a:	2300      	movge	r3, #0
 800ed2c:	2201      	movlt	r2, #1
 800ed2e:	bfac      	ite	ge
 800ed30:	6033      	strge	r3, [r6, #0]
 800ed32:	6032      	strlt	r2, [r6, #0]
 800ed34:	4b90      	ldr	r3, [pc, #576]	@ (800ef78 <_dtoa_r+0x2b8>)
 800ed36:	9e03      	ldr	r6, [sp, #12]
 800ed38:	43b3      	bics	r3, r6
 800ed3a:	d110      	bne.n	800ed5e <_dtoa_r+0x9e>
 800ed3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ed3e:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ed42:	6013      	str	r3, [r2, #0]
 800ed44:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800ed48:	4323      	orrs	r3, r4
 800ed4a:	f000 84e6 	beq.w	800f71a <_dtoa_r+0xa5a>
 800ed4e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ed50:	4f8a      	ldr	r7, [pc, #552]	@ (800ef7c <_dtoa_r+0x2bc>)
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	f000 84e8 	beq.w	800f728 <_dtoa_r+0xa68>
 800ed58:	1cfb      	adds	r3, r7, #3
 800ed5a:	f000 bce3 	b.w	800f724 <_dtoa_r+0xa64>
 800ed5e:	ed9d 8b02 	vldr	d8, [sp, #8]
 800ed62:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800ed66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ed6a:	d10a      	bne.n	800ed82 <_dtoa_r+0xc2>
 800ed6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ed6e:	2301      	movs	r3, #1
 800ed70:	6013      	str	r3, [r2, #0]
 800ed72:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ed74:	b113      	cbz	r3, 800ed7c <_dtoa_r+0xbc>
 800ed76:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800ed78:	4b81      	ldr	r3, [pc, #516]	@ (800ef80 <_dtoa_r+0x2c0>)
 800ed7a:	6013      	str	r3, [r2, #0]
 800ed7c:	4f81      	ldr	r7, [pc, #516]	@ (800ef84 <_dtoa_r+0x2c4>)
 800ed7e:	f000 bcd3 	b.w	800f728 <_dtoa_r+0xa68>
 800ed82:	aa0e      	add	r2, sp, #56	@ 0x38
 800ed84:	a90f      	add	r1, sp, #60	@ 0x3c
 800ed86:	4648      	mov	r0, r9
 800ed88:	eeb0 0b48 	vmov.f64	d0, d8
 800ed8c:	f001 f91c 	bl	800ffc8 <__d2b>
 800ed90:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800ed94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ed96:	9001      	str	r0, [sp, #4]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d045      	beq.n	800ee28 <_dtoa_r+0x168>
 800ed9c:	eeb0 7b48 	vmov.f64	d7, d8
 800eda0:	ee18 1a90 	vmov	r1, s17
 800eda4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800eda8:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800edac:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800edb0:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800edb4:	2500      	movs	r5, #0
 800edb6:	ee07 1a90 	vmov	s15, r1
 800edba:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800edbe:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ef58 <_dtoa_r+0x298>
 800edc2:	ee37 7b46 	vsub.f64	d7, d7, d6
 800edc6:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 800ef60 <_dtoa_r+0x2a0>
 800edca:	eea7 6b05 	vfma.f64	d6, d7, d5
 800edce:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 800ef68 <_dtoa_r+0x2a8>
 800edd2:	ee07 3a90 	vmov	s15, r3
 800edd6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800edda:	eeb0 7b46 	vmov.f64	d7, d6
 800edde:	eea4 7b05 	vfma.f64	d7, d4, d5
 800ede2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800ede6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800edea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edee:	ee16 8a90 	vmov	r8, s13
 800edf2:	d508      	bpl.n	800ee06 <_dtoa_r+0x146>
 800edf4:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800edf8:	eeb4 6b47 	vcmp.f64	d6, d7
 800edfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee00:	bf18      	it	ne
 800ee02:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 800ee06:	f1b8 0f16 	cmp.w	r8, #22
 800ee0a:	d82b      	bhi.n	800ee64 <_dtoa_r+0x1a4>
 800ee0c:	495e      	ldr	r1, [pc, #376]	@ (800ef88 <_dtoa_r+0x2c8>)
 800ee0e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800ee12:	ed91 7b00 	vldr	d7, [r1]
 800ee16:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ee1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee1e:	d501      	bpl.n	800ee24 <_dtoa_r+0x164>
 800ee20:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ee24:	2100      	movs	r1, #0
 800ee26:	e01e      	b.n	800ee66 <_dtoa_r+0x1a6>
 800ee28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ee2a:	4413      	add	r3, r2
 800ee2c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800ee30:	2920      	cmp	r1, #32
 800ee32:	bfc1      	itttt	gt
 800ee34:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800ee38:	408e      	lslgt	r6, r1
 800ee3a:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800ee3e:	fa24 f101 	lsrgt.w	r1, r4, r1
 800ee42:	bfd6      	itet	le
 800ee44:	f1c1 0120 	rsble	r1, r1, #32
 800ee48:	4331      	orrgt	r1, r6
 800ee4a:	fa04 f101 	lslle.w	r1, r4, r1
 800ee4e:	ee07 1a90 	vmov	s15, r1
 800ee52:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ee56:	3b01      	subs	r3, #1
 800ee58:	ee17 1a90 	vmov	r1, s15
 800ee5c:	2501      	movs	r5, #1
 800ee5e:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800ee62:	e7a8      	b.n	800edb6 <_dtoa_r+0xf6>
 800ee64:	2101      	movs	r1, #1
 800ee66:	1ad2      	subs	r2, r2, r3
 800ee68:	1e53      	subs	r3, r2, #1
 800ee6a:	9306      	str	r3, [sp, #24]
 800ee6c:	bf45      	ittet	mi
 800ee6e:	f1c2 0301 	rsbmi	r3, r2, #1
 800ee72:	9304      	strmi	r3, [sp, #16]
 800ee74:	2300      	movpl	r3, #0
 800ee76:	2300      	movmi	r3, #0
 800ee78:	bf4c      	ite	mi
 800ee7a:	9306      	strmi	r3, [sp, #24]
 800ee7c:	9304      	strpl	r3, [sp, #16]
 800ee7e:	f1b8 0f00 	cmp.w	r8, #0
 800ee82:	910c      	str	r1, [sp, #48]	@ 0x30
 800ee84:	db18      	blt.n	800eeb8 <_dtoa_r+0x1f8>
 800ee86:	9b06      	ldr	r3, [sp, #24]
 800ee88:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ee8c:	4443      	add	r3, r8
 800ee8e:	9306      	str	r3, [sp, #24]
 800ee90:	2300      	movs	r3, #0
 800ee92:	9a07      	ldr	r2, [sp, #28]
 800ee94:	2a09      	cmp	r2, #9
 800ee96:	d845      	bhi.n	800ef24 <_dtoa_r+0x264>
 800ee98:	2a05      	cmp	r2, #5
 800ee9a:	bfc4      	itt	gt
 800ee9c:	3a04      	subgt	r2, #4
 800ee9e:	9207      	strgt	r2, [sp, #28]
 800eea0:	9a07      	ldr	r2, [sp, #28]
 800eea2:	f1a2 0202 	sub.w	r2, r2, #2
 800eea6:	bfcc      	ite	gt
 800eea8:	2400      	movgt	r4, #0
 800eeaa:	2401      	movle	r4, #1
 800eeac:	2a03      	cmp	r2, #3
 800eeae:	d844      	bhi.n	800ef3a <_dtoa_r+0x27a>
 800eeb0:	e8df f002 	tbb	[pc, r2]
 800eeb4:	0b173634 	.word	0x0b173634
 800eeb8:	9b04      	ldr	r3, [sp, #16]
 800eeba:	2200      	movs	r2, #0
 800eebc:	eba3 0308 	sub.w	r3, r3, r8
 800eec0:	9304      	str	r3, [sp, #16]
 800eec2:	920a      	str	r2, [sp, #40]	@ 0x28
 800eec4:	f1c8 0300 	rsb	r3, r8, #0
 800eec8:	e7e3      	b.n	800ee92 <_dtoa_r+0x1d2>
 800eeca:	2201      	movs	r2, #1
 800eecc:	9208      	str	r2, [sp, #32]
 800eece:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eed0:	eb08 0b02 	add.w	fp, r8, r2
 800eed4:	f10b 0a01 	add.w	sl, fp, #1
 800eed8:	4652      	mov	r2, sl
 800eeda:	2a01      	cmp	r2, #1
 800eedc:	bfb8      	it	lt
 800eede:	2201      	movlt	r2, #1
 800eee0:	e006      	b.n	800eef0 <_dtoa_r+0x230>
 800eee2:	2201      	movs	r2, #1
 800eee4:	9208      	str	r2, [sp, #32]
 800eee6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eee8:	2a00      	cmp	r2, #0
 800eeea:	dd29      	ble.n	800ef40 <_dtoa_r+0x280>
 800eeec:	4693      	mov	fp, r2
 800eeee:	4692      	mov	sl, r2
 800eef0:	f8d9 701c 	ldr.w	r7, [r9, #28]
 800eef4:	2100      	movs	r1, #0
 800eef6:	2004      	movs	r0, #4
 800eef8:	f100 0614 	add.w	r6, r0, #20
 800eefc:	4296      	cmp	r6, r2
 800eefe:	d926      	bls.n	800ef4e <_dtoa_r+0x28e>
 800ef00:	6079      	str	r1, [r7, #4]
 800ef02:	4648      	mov	r0, r9
 800ef04:	9305      	str	r3, [sp, #20]
 800ef06:	f000 fc83 	bl	800f810 <_Balloc>
 800ef0a:	9b05      	ldr	r3, [sp, #20]
 800ef0c:	4607      	mov	r7, r0
 800ef0e:	2800      	cmp	r0, #0
 800ef10:	d13e      	bne.n	800ef90 <_dtoa_r+0x2d0>
 800ef12:	4b1e      	ldr	r3, [pc, #120]	@ (800ef8c <_dtoa_r+0x2cc>)
 800ef14:	4602      	mov	r2, r0
 800ef16:	f240 11af 	movw	r1, #431	@ 0x1af
 800ef1a:	e6ea      	b.n	800ecf2 <_dtoa_r+0x32>
 800ef1c:	2200      	movs	r2, #0
 800ef1e:	e7e1      	b.n	800eee4 <_dtoa_r+0x224>
 800ef20:	2200      	movs	r2, #0
 800ef22:	e7d3      	b.n	800eecc <_dtoa_r+0x20c>
 800ef24:	2401      	movs	r4, #1
 800ef26:	2200      	movs	r2, #0
 800ef28:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800ef2c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800ef30:	2100      	movs	r1, #0
 800ef32:	46da      	mov	sl, fp
 800ef34:	2212      	movs	r2, #18
 800ef36:	9109      	str	r1, [sp, #36]	@ 0x24
 800ef38:	e7da      	b.n	800eef0 <_dtoa_r+0x230>
 800ef3a:	2201      	movs	r2, #1
 800ef3c:	9208      	str	r2, [sp, #32]
 800ef3e:	e7f5      	b.n	800ef2c <_dtoa_r+0x26c>
 800ef40:	f04f 0b01 	mov.w	fp, #1
 800ef44:	46da      	mov	sl, fp
 800ef46:	465a      	mov	r2, fp
 800ef48:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800ef4c:	e7d0      	b.n	800eef0 <_dtoa_r+0x230>
 800ef4e:	3101      	adds	r1, #1
 800ef50:	0040      	lsls	r0, r0, #1
 800ef52:	e7d1      	b.n	800eef8 <_dtoa_r+0x238>
 800ef54:	f3af 8000 	nop.w
 800ef58:	636f4361 	.word	0x636f4361
 800ef5c:	3fd287a7 	.word	0x3fd287a7
 800ef60:	8b60c8b3 	.word	0x8b60c8b3
 800ef64:	3fc68a28 	.word	0x3fc68a28
 800ef68:	509f79fb 	.word	0x509f79fb
 800ef6c:	3fd34413 	.word	0x3fd34413
 800ef70:	080120ca 	.word	0x080120ca
 800ef74:	080120e1 	.word	0x080120e1
 800ef78:	7ff00000 	.word	0x7ff00000
 800ef7c:	080120c6 	.word	0x080120c6
 800ef80:	08012095 	.word	0x08012095
 800ef84:	08012094 	.word	0x08012094
 800ef88:	08012290 	.word	0x08012290
 800ef8c:	08012139 	.word	0x08012139
 800ef90:	f8d9 201c 	ldr.w	r2, [r9, #28]
 800ef94:	f1ba 0f0e 	cmp.w	sl, #14
 800ef98:	6010      	str	r0, [r2, #0]
 800ef9a:	d86e      	bhi.n	800f07a <_dtoa_r+0x3ba>
 800ef9c:	2c00      	cmp	r4, #0
 800ef9e:	d06c      	beq.n	800f07a <_dtoa_r+0x3ba>
 800efa0:	f1b8 0f00 	cmp.w	r8, #0
 800efa4:	f340 80b4 	ble.w	800f110 <_dtoa_r+0x450>
 800efa8:	4ac8      	ldr	r2, [pc, #800]	@ (800f2cc <_dtoa_r+0x60c>)
 800efaa:	f008 010f 	and.w	r1, r8, #15
 800efae:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800efb2:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800efb6:	ed92 7b00 	vldr	d7, [r2]
 800efba:	ea4f 1128 	mov.w	r1, r8, asr #4
 800efbe:	f000 809b 	beq.w	800f0f8 <_dtoa_r+0x438>
 800efc2:	4ac3      	ldr	r2, [pc, #780]	@ (800f2d0 <_dtoa_r+0x610>)
 800efc4:	ed92 6b08 	vldr	d6, [r2, #32]
 800efc8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800efcc:	ed8d 6b02 	vstr	d6, [sp, #8]
 800efd0:	f001 010f 	and.w	r1, r1, #15
 800efd4:	2203      	movs	r2, #3
 800efd6:	48be      	ldr	r0, [pc, #760]	@ (800f2d0 <_dtoa_r+0x610>)
 800efd8:	2900      	cmp	r1, #0
 800efda:	f040 808f 	bne.w	800f0fc <_dtoa_r+0x43c>
 800efde:	ed9d 6b02 	vldr	d6, [sp, #8]
 800efe2:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800efe6:	ed8d 7b02 	vstr	d7, [sp, #8]
 800efea:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800efec:	ed9d 7b02 	vldr	d7, [sp, #8]
 800eff0:	2900      	cmp	r1, #0
 800eff2:	f000 80b3 	beq.w	800f15c <_dtoa_r+0x49c>
 800eff6:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800effa:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800effe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f002:	f140 80ab 	bpl.w	800f15c <_dtoa_r+0x49c>
 800f006:	f1ba 0f00 	cmp.w	sl, #0
 800f00a:	f000 80a7 	beq.w	800f15c <_dtoa_r+0x49c>
 800f00e:	f1bb 0f00 	cmp.w	fp, #0
 800f012:	dd30      	ble.n	800f076 <_dtoa_r+0x3b6>
 800f014:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800f018:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f01c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f020:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 800f024:	9105      	str	r1, [sp, #20]
 800f026:	3201      	adds	r2, #1
 800f028:	465c      	mov	r4, fp
 800f02a:	ed9d 6b02 	vldr	d6, [sp, #8]
 800f02e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800f032:	ee07 2a90 	vmov	s15, r2
 800f036:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800f03a:	eea7 5b06 	vfma.f64	d5, d7, d6
 800f03e:	ee15 2a90 	vmov	r2, s11
 800f042:	ec51 0b15 	vmov	r0, r1, d5
 800f046:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800f04a:	2c00      	cmp	r4, #0
 800f04c:	f040 808a 	bne.w	800f164 <_dtoa_r+0x4a4>
 800f050:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800f054:	ee36 6b47 	vsub.f64	d6, d6, d7
 800f058:	ec41 0b17 	vmov	d7, r0, r1
 800f05c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f064:	f300 826a 	bgt.w	800f53c <_dtoa_r+0x87c>
 800f068:	eeb1 7b47 	vneg.f64	d7, d7
 800f06c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f074:	d423      	bmi.n	800f0be <_dtoa_r+0x3fe>
 800f076:	ed8d 8b02 	vstr	d8, [sp, #8]
 800f07a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f07c:	2a00      	cmp	r2, #0
 800f07e:	f2c0 8129 	blt.w	800f2d4 <_dtoa_r+0x614>
 800f082:	f1b8 0f0e 	cmp.w	r8, #14
 800f086:	f300 8125 	bgt.w	800f2d4 <_dtoa_r+0x614>
 800f08a:	4b90      	ldr	r3, [pc, #576]	@ (800f2cc <_dtoa_r+0x60c>)
 800f08c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800f090:	ed93 6b00 	vldr	d6, [r3]
 800f094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f096:	2b00      	cmp	r3, #0
 800f098:	f280 80c8 	bge.w	800f22c <_dtoa_r+0x56c>
 800f09c:	f1ba 0f00 	cmp.w	sl, #0
 800f0a0:	f300 80c4 	bgt.w	800f22c <_dtoa_r+0x56c>
 800f0a4:	d10b      	bne.n	800f0be <_dtoa_r+0x3fe>
 800f0a6:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800f0aa:	ee26 6b07 	vmul.f64	d6, d6, d7
 800f0ae:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f0b2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f0b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f0ba:	f2c0 823c 	blt.w	800f536 <_dtoa_r+0x876>
 800f0be:	2400      	movs	r4, #0
 800f0c0:	4625      	mov	r5, r4
 800f0c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0c4:	43db      	mvns	r3, r3
 800f0c6:	9305      	str	r3, [sp, #20]
 800f0c8:	463e      	mov	r6, r7
 800f0ca:	f04f 0800 	mov.w	r8, #0
 800f0ce:	4621      	mov	r1, r4
 800f0d0:	4648      	mov	r0, r9
 800f0d2:	f000 fbdd 	bl	800f890 <_Bfree>
 800f0d6:	2d00      	cmp	r5, #0
 800f0d8:	f000 80a2 	beq.w	800f220 <_dtoa_r+0x560>
 800f0dc:	f1b8 0f00 	cmp.w	r8, #0
 800f0e0:	d005      	beq.n	800f0ee <_dtoa_r+0x42e>
 800f0e2:	45a8      	cmp	r8, r5
 800f0e4:	d003      	beq.n	800f0ee <_dtoa_r+0x42e>
 800f0e6:	4641      	mov	r1, r8
 800f0e8:	4648      	mov	r0, r9
 800f0ea:	f000 fbd1 	bl	800f890 <_Bfree>
 800f0ee:	4629      	mov	r1, r5
 800f0f0:	4648      	mov	r0, r9
 800f0f2:	f000 fbcd 	bl	800f890 <_Bfree>
 800f0f6:	e093      	b.n	800f220 <_dtoa_r+0x560>
 800f0f8:	2202      	movs	r2, #2
 800f0fa:	e76c      	b.n	800efd6 <_dtoa_r+0x316>
 800f0fc:	07cc      	lsls	r4, r1, #31
 800f0fe:	d504      	bpl.n	800f10a <_dtoa_r+0x44a>
 800f100:	ed90 6b00 	vldr	d6, [r0]
 800f104:	3201      	adds	r2, #1
 800f106:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f10a:	1049      	asrs	r1, r1, #1
 800f10c:	3008      	adds	r0, #8
 800f10e:	e763      	b.n	800efd8 <_dtoa_r+0x318>
 800f110:	d022      	beq.n	800f158 <_dtoa_r+0x498>
 800f112:	f1c8 0100 	rsb	r1, r8, #0
 800f116:	4a6d      	ldr	r2, [pc, #436]	@ (800f2cc <_dtoa_r+0x60c>)
 800f118:	f001 000f 	and.w	r0, r1, #15
 800f11c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800f120:	ed92 7b00 	vldr	d7, [r2]
 800f124:	ee28 7b07 	vmul.f64	d7, d8, d7
 800f128:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f12c:	4868      	ldr	r0, [pc, #416]	@ (800f2d0 <_dtoa_r+0x610>)
 800f12e:	1109      	asrs	r1, r1, #4
 800f130:	2400      	movs	r4, #0
 800f132:	2202      	movs	r2, #2
 800f134:	b929      	cbnz	r1, 800f142 <_dtoa_r+0x482>
 800f136:	2c00      	cmp	r4, #0
 800f138:	f43f af57 	beq.w	800efea <_dtoa_r+0x32a>
 800f13c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f140:	e753      	b.n	800efea <_dtoa_r+0x32a>
 800f142:	07ce      	lsls	r6, r1, #31
 800f144:	d505      	bpl.n	800f152 <_dtoa_r+0x492>
 800f146:	ed90 6b00 	vldr	d6, [r0]
 800f14a:	3201      	adds	r2, #1
 800f14c:	2401      	movs	r4, #1
 800f14e:	ee27 7b06 	vmul.f64	d7, d7, d6
 800f152:	1049      	asrs	r1, r1, #1
 800f154:	3008      	adds	r0, #8
 800f156:	e7ed      	b.n	800f134 <_dtoa_r+0x474>
 800f158:	2202      	movs	r2, #2
 800f15a:	e746      	b.n	800efea <_dtoa_r+0x32a>
 800f15c:	f8cd 8014 	str.w	r8, [sp, #20]
 800f160:	4654      	mov	r4, sl
 800f162:	e762      	b.n	800f02a <_dtoa_r+0x36a>
 800f164:	4a59      	ldr	r2, [pc, #356]	@ (800f2cc <_dtoa_r+0x60c>)
 800f166:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800f16a:	ed12 4b02 	vldr	d4, [r2, #-8]
 800f16e:	9a08      	ldr	r2, [sp, #32]
 800f170:	ec41 0b17 	vmov	d7, r0, r1
 800f174:	443c      	add	r4, r7
 800f176:	b34a      	cbz	r2, 800f1cc <_dtoa_r+0x50c>
 800f178:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800f17c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800f180:	463e      	mov	r6, r7
 800f182:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800f186:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f18a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800f18e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f192:	ee14 2a90 	vmov	r2, s9
 800f196:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f19a:	3230      	adds	r2, #48	@ 0x30
 800f19c:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f1a0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800f1a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1a8:	f806 2b01 	strb.w	r2, [r6], #1
 800f1ac:	d438      	bmi.n	800f220 <_dtoa_r+0x560>
 800f1ae:	ee32 5b46 	vsub.f64	d5, d2, d6
 800f1b2:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800f1b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f1ba:	d46e      	bmi.n	800f29a <_dtoa_r+0x5da>
 800f1bc:	42a6      	cmp	r6, r4
 800f1be:	f43f af5a 	beq.w	800f076 <_dtoa_r+0x3b6>
 800f1c2:	ee27 7b03 	vmul.f64	d7, d7, d3
 800f1c6:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f1ca:	e7e0      	b.n	800f18e <_dtoa_r+0x4ce>
 800f1cc:	4621      	mov	r1, r4
 800f1ce:	463e      	mov	r6, r7
 800f1d0:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f1d4:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800f1d8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800f1dc:	ee14 2a90 	vmov	r2, s9
 800f1e0:	3230      	adds	r2, #48	@ 0x30
 800f1e2:	f806 2b01 	strb.w	r2, [r6], #1
 800f1e6:	42a6      	cmp	r6, r4
 800f1e8:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800f1ec:	ee36 6b45 	vsub.f64	d6, d6, d5
 800f1f0:	d119      	bne.n	800f226 <_dtoa_r+0x566>
 800f1f2:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800f1f6:	ee37 4b05 	vadd.f64	d4, d7, d5
 800f1fa:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800f1fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f202:	dc4a      	bgt.n	800f29a <_dtoa_r+0x5da>
 800f204:	ee35 5b47 	vsub.f64	d5, d5, d7
 800f208:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800f20c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f210:	f57f af31 	bpl.w	800f076 <_dtoa_r+0x3b6>
 800f214:	460e      	mov	r6, r1
 800f216:	3901      	subs	r1, #1
 800f218:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f21c:	2b30      	cmp	r3, #48	@ 0x30
 800f21e:	d0f9      	beq.n	800f214 <_dtoa_r+0x554>
 800f220:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800f224:	e027      	b.n	800f276 <_dtoa_r+0x5b6>
 800f226:	ee26 6b03 	vmul.f64	d6, d6, d3
 800f22a:	e7d5      	b.n	800f1d8 <_dtoa_r+0x518>
 800f22c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f230:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800f234:	463e      	mov	r6, r7
 800f236:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800f23a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800f23e:	ee15 3a10 	vmov	r3, s10
 800f242:	3330      	adds	r3, #48	@ 0x30
 800f244:	f806 3b01 	strb.w	r3, [r6], #1
 800f248:	1bf3      	subs	r3, r6, r7
 800f24a:	459a      	cmp	sl, r3
 800f24c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800f250:	eea3 7b46 	vfms.f64	d7, d3, d6
 800f254:	d132      	bne.n	800f2bc <_dtoa_r+0x5fc>
 800f256:	ee37 7b07 	vadd.f64	d7, d7, d7
 800f25a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800f25e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f262:	dc18      	bgt.n	800f296 <_dtoa_r+0x5d6>
 800f264:	eeb4 7b46 	vcmp.f64	d7, d6
 800f268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f26c:	d103      	bne.n	800f276 <_dtoa_r+0x5b6>
 800f26e:	ee15 3a10 	vmov	r3, s10
 800f272:	07db      	lsls	r3, r3, #31
 800f274:	d40f      	bmi.n	800f296 <_dtoa_r+0x5d6>
 800f276:	9901      	ldr	r1, [sp, #4]
 800f278:	4648      	mov	r0, r9
 800f27a:	f000 fb09 	bl	800f890 <_Bfree>
 800f27e:	2300      	movs	r3, #0
 800f280:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f282:	7033      	strb	r3, [r6, #0]
 800f284:	f108 0301 	add.w	r3, r8, #1
 800f288:	6013      	str	r3, [r2, #0]
 800f28a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	f000 824b 	beq.w	800f728 <_dtoa_r+0xa68>
 800f292:	601e      	str	r6, [r3, #0]
 800f294:	e248      	b.n	800f728 <_dtoa_r+0xa68>
 800f296:	f8cd 8014 	str.w	r8, [sp, #20]
 800f29a:	4633      	mov	r3, r6
 800f29c:	461e      	mov	r6, r3
 800f29e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f2a2:	2a39      	cmp	r2, #57	@ 0x39
 800f2a4:	d106      	bne.n	800f2b4 <_dtoa_r+0x5f4>
 800f2a6:	429f      	cmp	r7, r3
 800f2a8:	d1f8      	bne.n	800f29c <_dtoa_r+0x5dc>
 800f2aa:	9a05      	ldr	r2, [sp, #20]
 800f2ac:	3201      	adds	r2, #1
 800f2ae:	9205      	str	r2, [sp, #20]
 800f2b0:	2230      	movs	r2, #48	@ 0x30
 800f2b2:	703a      	strb	r2, [r7, #0]
 800f2b4:	781a      	ldrb	r2, [r3, #0]
 800f2b6:	3201      	adds	r2, #1
 800f2b8:	701a      	strb	r2, [r3, #0]
 800f2ba:	e7b1      	b.n	800f220 <_dtoa_r+0x560>
 800f2bc:	ee27 7b04 	vmul.f64	d7, d7, d4
 800f2c0:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800f2c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f2c8:	d1b5      	bne.n	800f236 <_dtoa_r+0x576>
 800f2ca:	e7d4      	b.n	800f276 <_dtoa_r+0x5b6>
 800f2cc:	08012290 	.word	0x08012290
 800f2d0:	08012268 	.word	0x08012268
 800f2d4:	9908      	ldr	r1, [sp, #32]
 800f2d6:	2900      	cmp	r1, #0
 800f2d8:	f000 80e9 	beq.w	800f4ae <_dtoa_r+0x7ee>
 800f2dc:	9907      	ldr	r1, [sp, #28]
 800f2de:	2901      	cmp	r1, #1
 800f2e0:	f300 80cb 	bgt.w	800f47a <_dtoa_r+0x7ba>
 800f2e4:	2d00      	cmp	r5, #0
 800f2e6:	f000 80c4 	beq.w	800f472 <_dtoa_r+0x7b2>
 800f2ea:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800f2ee:	9e04      	ldr	r6, [sp, #16]
 800f2f0:	461c      	mov	r4, r3
 800f2f2:	9305      	str	r3, [sp, #20]
 800f2f4:	9b04      	ldr	r3, [sp, #16]
 800f2f6:	4413      	add	r3, r2
 800f2f8:	9304      	str	r3, [sp, #16]
 800f2fa:	9b06      	ldr	r3, [sp, #24]
 800f2fc:	2101      	movs	r1, #1
 800f2fe:	4413      	add	r3, r2
 800f300:	4648      	mov	r0, r9
 800f302:	9306      	str	r3, [sp, #24]
 800f304:	f000 fbc2 	bl	800fa8c <__i2b>
 800f308:	9b05      	ldr	r3, [sp, #20]
 800f30a:	4605      	mov	r5, r0
 800f30c:	b166      	cbz	r6, 800f328 <_dtoa_r+0x668>
 800f30e:	9a06      	ldr	r2, [sp, #24]
 800f310:	2a00      	cmp	r2, #0
 800f312:	dd09      	ble.n	800f328 <_dtoa_r+0x668>
 800f314:	42b2      	cmp	r2, r6
 800f316:	9904      	ldr	r1, [sp, #16]
 800f318:	bfa8      	it	ge
 800f31a:	4632      	movge	r2, r6
 800f31c:	1a89      	subs	r1, r1, r2
 800f31e:	9104      	str	r1, [sp, #16]
 800f320:	9906      	ldr	r1, [sp, #24]
 800f322:	1ab6      	subs	r6, r6, r2
 800f324:	1a8a      	subs	r2, r1, r2
 800f326:	9206      	str	r2, [sp, #24]
 800f328:	b30b      	cbz	r3, 800f36e <_dtoa_r+0x6ae>
 800f32a:	9a08      	ldr	r2, [sp, #32]
 800f32c:	2a00      	cmp	r2, #0
 800f32e:	f000 80c5 	beq.w	800f4bc <_dtoa_r+0x7fc>
 800f332:	2c00      	cmp	r4, #0
 800f334:	f000 80bf 	beq.w	800f4b6 <_dtoa_r+0x7f6>
 800f338:	4629      	mov	r1, r5
 800f33a:	4622      	mov	r2, r4
 800f33c:	4648      	mov	r0, r9
 800f33e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f340:	f000 fc5c 	bl	800fbfc <__pow5mult>
 800f344:	9a01      	ldr	r2, [sp, #4]
 800f346:	4601      	mov	r1, r0
 800f348:	4605      	mov	r5, r0
 800f34a:	4648      	mov	r0, r9
 800f34c:	f000 fbb4 	bl	800fab8 <__multiply>
 800f350:	9901      	ldr	r1, [sp, #4]
 800f352:	9005      	str	r0, [sp, #20]
 800f354:	4648      	mov	r0, r9
 800f356:	f000 fa9b 	bl	800f890 <_Bfree>
 800f35a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f35c:	1b1b      	subs	r3, r3, r4
 800f35e:	f000 80b0 	beq.w	800f4c2 <_dtoa_r+0x802>
 800f362:	9905      	ldr	r1, [sp, #20]
 800f364:	461a      	mov	r2, r3
 800f366:	4648      	mov	r0, r9
 800f368:	f000 fc48 	bl	800fbfc <__pow5mult>
 800f36c:	9001      	str	r0, [sp, #4]
 800f36e:	2101      	movs	r1, #1
 800f370:	4648      	mov	r0, r9
 800f372:	f000 fb8b 	bl	800fa8c <__i2b>
 800f376:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f378:	4604      	mov	r4, r0
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	f000 81da 	beq.w	800f734 <_dtoa_r+0xa74>
 800f380:	461a      	mov	r2, r3
 800f382:	4601      	mov	r1, r0
 800f384:	4648      	mov	r0, r9
 800f386:	f000 fc39 	bl	800fbfc <__pow5mult>
 800f38a:	9b07      	ldr	r3, [sp, #28]
 800f38c:	2b01      	cmp	r3, #1
 800f38e:	4604      	mov	r4, r0
 800f390:	f300 80a0 	bgt.w	800f4d4 <_dtoa_r+0x814>
 800f394:	9b02      	ldr	r3, [sp, #8]
 800f396:	2b00      	cmp	r3, #0
 800f398:	f040 8096 	bne.w	800f4c8 <_dtoa_r+0x808>
 800f39c:	9b03      	ldr	r3, [sp, #12]
 800f39e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800f3a2:	2a00      	cmp	r2, #0
 800f3a4:	f040 8092 	bne.w	800f4cc <_dtoa_r+0x80c>
 800f3a8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800f3ac:	0d12      	lsrs	r2, r2, #20
 800f3ae:	0512      	lsls	r2, r2, #20
 800f3b0:	2a00      	cmp	r2, #0
 800f3b2:	f000 808d 	beq.w	800f4d0 <_dtoa_r+0x810>
 800f3b6:	9b04      	ldr	r3, [sp, #16]
 800f3b8:	3301      	adds	r3, #1
 800f3ba:	9304      	str	r3, [sp, #16]
 800f3bc:	9b06      	ldr	r3, [sp, #24]
 800f3be:	3301      	adds	r3, #1
 800f3c0:	9306      	str	r3, [sp, #24]
 800f3c2:	2301      	movs	r3, #1
 800f3c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f3c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	f000 81b9 	beq.w	800f740 <_dtoa_r+0xa80>
 800f3ce:	6922      	ldr	r2, [r4, #16]
 800f3d0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800f3d4:	6910      	ldr	r0, [r2, #16]
 800f3d6:	f000 fb0d 	bl	800f9f4 <__hi0bits>
 800f3da:	f1c0 0020 	rsb	r0, r0, #32
 800f3de:	9b06      	ldr	r3, [sp, #24]
 800f3e0:	4418      	add	r0, r3
 800f3e2:	f010 001f 	ands.w	r0, r0, #31
 800f3e6:	f000 8081 	beq.w	800f4ec <_dtoa_r+0x82c>
 800f3ea:	f1c0 0220 	rsb	r2, r0, #32
 800f3ee:	2a04      	cmp	r2, #4
 800f3f0:	dd73      	ble.n	800f4da <_dtoa_r+0x81a>
 800f3f2:	9b04      	ldr	r3, [sp, #16]
 800f3f4:	f1c0 001c 	rsb	r0, r0, #28
 800f3f8:	4403      	add	r3, r0
 800f3fa:	9304      	str	r3, [sp, #16]
 800f3fc:	9b06      	ldr	r3, [sp, #24]
 800f3fe:	4406      	add	r6, r0
 800f400:	4403      	add	r3, r0
 800f402:	9306      	str	r3, [sp, #24]
 800f404:	9b04      	ldr	r3, [sp, #16]
 800f406:	2b00      	cmp	r3, #0
 800f408:	dd05      	ble.n	800f416 <_dtoa_r+0x756>
 800f40a:	9901      	ldr	r1, [sp, #4]
 800f40c:	461a      	mov	r2, r3
 800f40e:	4648      	mov	r0, r9
 800f410:	f000 fc4e 	bl	800fcb0 <__lshift>
 800f414:	9001      	str	r0, [sp, #4]
 800f416:	9b06      	ldr	r3, [sp, #24]
 800f418:	2b00      	cmp	r3, #0
 800f41a:	dd05      	ble.n	800f428 <_dtoa_r+0x768>
 800f41c:	4621      	mov	r1, r4
 800f41e:	461a      	mov	r2, r3
 800f420:	4648      	mov	r0, r9
 800f422:	f000 fc45 	bl	800fcb0 <__lshift>
 800f426:	4604      	mov	r4, r0
 800f428:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f42a:	2b00      	cmp	r3, #0
 800f42c:	d060      	beq.n	800f4f0 <_dtoa_r+0x830>
 800f42e:	9801      	ldr	r0, [sp, #4]
 800f430:	4621      	mov	r1, r4
 800f432:	f000 fca9 	bl	800fd88 <__mcmp>
 800f436:	2800      	cmp	r0, #0
 800f438:	da5a      	bge.n	800f4f0 <_dtoa_r+0x830>
 800f43a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800f43e:	9305      	str	r3, [sp, #20]
 800f440:	9901      	ldr	r1, [sp, #4]
 800f442:	2300      	movs	r3, #0
 800f444:	220a      	movs	r2, #10
 800f446:	4648      	mov	r0, r9
 800f448:	f000 fa44 	bl	800f8d4 <__multadd>
 800f44c:	9b08      	ldr	r3, [sp, #32]
 800f44e:	9001      	str	r0, [sp, #4]
 800f450:	2b00      	cmp	r3, #0
 800f452:	f000 8177 	beq.w	800f744 <_dtoa_r+0xa84>
 800f456:	4629      	mov	r1, r5
 800f458:	2300      	movs	r3, #0
 800f45a:	220a      	movs	r2, #10
 800f45c:	4648      	mov	r0, r9
 800f45e:	f000 fa39 	bl	800f8d4 <__multadd>
 800f462:	f1bb 0f00 	cmp.w	fp, #0
 800f466:	4605      	mov	r5, r0
 800f468:	dc6e      	bgt.n	800f548 <_dtoa_r+0x888>
 800f46a:	9b07      	ldr	r3, [sp, #28]
 800f46c:	2b02      	cmp	r3, #2
 800f46e:	dc48      	bgt.n	800f502 <_dtoa_r+0x842>
 800f470:	e06a      	b.n	800f548 <_dtoa_r+0x888>
 800f472:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f474:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f478:	e739      	b.n	800f2ee <_dtoa_r+0x62e>
 800f47a:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 800f47e:	42a3      	cmp	r3, r4
 800f480:	db07      	blt.n	800f492 <_dtoa_r+0x7d2>
 800f482:	f1ba 0f00 	cmp.w	sl, #0
 800f486:	eba3 0404 	sub.w	r4, r3, r4
 800f48a:	db0b      	blt.n	800f4a4 <_dtoa_r+0x7e4>
 800f48c:	9e04      	ldr	r6, [sp, #16]
 800f48e:	4652      	mov	r2, sl
 800f490:	e72f      	b.n	800f2f2 <_dtoa_r+0x632>
 800f492:	1ae2      	subs	r2, r4, r3
 800f494:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f496:	9e04      	ldr	r6, [sp, #16]
 800f498:	4413      	add	r3, r2
 800f49a:	930a      	str	r3, [sp, #40]	@ 0x28
 800f49c:	4652      	mov	r2, sl
 800f49e:	4623      	mov	r3, r4
 800f4a0:	2400      	movs	r4, #0
 800f4a2:	e726      	b.n	800f2f2 <_dtoa_r+0x632>
 800f4a4:	9a04      	ldr	r2, [sp, #16]
 800f4a6:	eba2 060a 	sub.w	r6, r2, sl
 800f4aa:	2200      	movs	r2, #0
 800f4ac:	e721      	b.n	800f2f2 <_dtoa_r+0x632>
 800f4ae:	9e04      	ldr	r6, [sp, #16]
 800f4b0:	9d08      	ldr	r5, [sp, #32]
 800f4b2:	461c      	mov	r4, r3
 800f4b4:	e72a      	b.n	800f30c <_dtoa_r+0x64c>
 800f4b6:	9a01      	ldr	r2, [sp, #4]
 800f4b8:	9205      	str	r2, [sp, #20]
 800f4ba:	e752      	b.n	800f362 <_dtoa_r+0x6a2>
 800f4bc:	9901      	ldr	r1, [sp, #4]
 800f4be:	461a      	mov	r2, r3
 800f4c0:	e751      	b.n	800f366 <_dtoa_r+0x6a6>
 800f4c2:	9b05      	ldr	r3, [sp, #20]
 800f4c4:	9301      	str	r3, [sp, #4]
 800f4c6:	e752      	b.n	800f36e <_dtoa_r+0x6ae>
 800f4c8:	2300      	movs	r3, #0
 800f4ca:	e77b      	b.n	800f3c4 <_dtoa_r+0x704>
 800f4cc:	9b02      	ldr	r3, [sp, #8]
 800f4ce:	e779      	b.n	800f3c4 <_dtoa_r+0x704>
 800f4d0:	920b      	str	r2, [sp, #44]	@ 0x2c
 800f4d2:	e778      	b.n	800f3c6 <_dtoa_r+0x706>
 800f4d4:	2300      	movs	r3, #0
 800f4d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f4d8:	e779      	b.n	800f3ce <_dtoa_r+0x70e>
 800f4da:	d093      	beq.n	800f404 <_dtoa_r+0x744>
 800f4dc:	9b04      	ldr	r3, [sp, #16]
 800f4de:	321c      	adds	r2, #28
 800f4e0:	4413      	add	r3, r2
 800f4e2:	9304      	str	r3, [sp, #16]
 800f4e4:	9b06      	ldr	r3, [sp, #24]
 800f4e6:	4416      	add	r6, r2
 800f4e8:	4413      	add	r3, r2
 800f4ea:	e78a      	b.n	800f402 <_dtoa_r+0x742>
 800f4ec:	4602      	mov	r2, r0
 800f4ee:	e7f5      	b.n	800f4dc <_dtoa_r+0x81c>
 800f4f0:	f1ba 0f00 	cmp.w	sl, #0
 800f4f4:	f8cd 8014 	str.w	r8, [sp, #20]
 800f4f8:	46d3      	mov	fp, sl
 800f4fa:	dc21      	bgt.n	800f540 <_dtoa_r+0x880>
 800f4fc:	9b07      	ldr	r3, [sp, #28]
 800f4fe:	2b02      	cmp	r3, #2
 800f500:	dd1e      	ble.n	800f540 <_dtoa_r+0x880>
 800f502:	f1bb 0f00 	cmp.w	fp, #0
 800f506:	f47f addc 	bne.w	800f0c2 <_dtoa_r+0x402>
 800f50a:	4621      	mov	r1, r4
 800f50c:	465b      	mov	r3, fp
 800f50e:	2205      	movs	r2, #5
 800f510:	4648      	mov	r0, r9
 800f512:	f000 f9df 	bl	800f8d4 <__multadd>
 800f516:	4601      	mov	r1, r0
 800f518:	4604      	mov	r4, r0
 800f51a:	9801      	ldr	r0, [sp, #4]
 800f51c:	f000 fc34 	bl	800fd88 <__mcmp>
 800f520:	2800      	cmp	r0, #0
 800f522:	f77f adce 	ble.w	800f0c2 <_dtoa_r+0x402>
 800f526:	463e      	mov	r6, r7
 800f528:	2331      	movs	r3, #49	@ 0x31
 800f52a:	f806 3b01 	strb.w	r3, [r6], #1
 800f52e:	9b05      	ldr	r3, [sp, #20]
 800f530:	3301      	adds	r3, #1
 800f532:	9305      	str	r3, [sp, #20]
 800f534:	e5c9      	b.n	800f0ca <_dtoa_r+0x40a>
 800f536:	f8cd 8014 	str.w	r8, [sp, #20]
 800f53a:	4654      	mov	r4, sl
 800f53c:	4625      	mov	r5, r4
 800f53e:	e7f2      	b.n	800f526 <_dtoa_r+0x866>
 800f540:	9b08      	ldr	r3, [sp, #32]
 800f542:	2b00      	cmp	r3, #0
 800f544:	f000 8102 	beq.w	800f74c <_dtoa_r+0xa8c>
 800f548:	2e00      	cmp	r6, #0
 800f54a:	dd05      	ble.n	800f558 <_dtoa_r+0x898>
 800f54c:	4629      	mov	r1, r5
 800f54e:	4632      	mov	r2, r6
 800f550:	4648      	mov	r0, r9
 800f552:	f000 fbad 	bl	800fcb0 <__lshift>
 800f556:	4605      	mov	r5, r0
 800f558:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d058      	beq.n	800f610 <_dtoa_r+0x950>
 800f55e:	6869      	ldr	r1, [r5, #4]
 800f560:	4648      	mov	r0, r9
 800f562:	f000 f955 	bl	800f810 <_Balloc>
 800f566:	4606      	mov	r6, r0
 800f568:	b928      	cbnz	r0, 800f576 <_dtoa_r+0x8b6>
 800f56a:	4b82      	ldr	r3, [pc, #520]	@ (800f774 <_dtoa_r+0xab4>)
 800f56c:	4602      	mov	r2, r0
 800f56e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f572:	f7ff bbbe 	b.w	800ecf2 <_dtoa_r+0x32>
 800f576:	692a      	ldr	r2, [r5, #16]
 800f578:	3202      	adds	r2, #2
 800f57a:	0092      	lsls	r2, r2, #2
 800f57c:	f105 010c 	add.w	r1, r5, #12
 800f580:	300c      	adds	r0, #12
 800f582:	f7ff fafe 	bl	800eb82 <memcpy>
 800f586:	2201      	movs	r2, #1
 800f588:	4631      	mov	r1, r6
 800f58a:	4648      	mov	r0, r9
 800f58c:	f000 fb90 	bl	800fcb0 <__lshift>
 800f590:	1c7b      	adds	r3, r7, #1
 800f592:	9304      	str	r3, [sp, #16]
 800f594:	eb07 030b 	add.w	r3, r7, fp
 800f598:	9309      	str	r3, [sp, #36]	@ 0x24
 800f59a:	9b02      	ldr	r3, [sp, #8]
 800f59c:	f003 0301 	and.w	r3, r3, #1
 800f5a0:	46a8      	mov	r8, r5
 800f5a2:	9308      	str	r3, [sp, #32]
 800f5a4:	4605      	mov	r5, r0
 800f5a6:	9b04      	ldr	r3, [sp, #16]
 800f5a8:	9801      	ldr	r0, [sp, #4]
 800f5aa:	4621      	mov	r1, r4
 800f5ac:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800f5b0:	f7ff fafc 	bl	800ebac <quorem>
 800f5b4:	4641      	mov	r1, r8
 800f5b6:	9002      	str	r0, [sp, #8]
 800f5b8:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f5bc:	9801      	ldr	r0, [sp, #4]
 800f5be:	f000 fbe3 	bl	800fd88 <__mcmp>
 800f5c2:	462a      	mov	r2, r5
 800f5c4:	9006      	str	r0, [sp, #24]
 800f5c6:	4621      	mov	r1, r4
 800f5c8:	4648      	mov	r0, r9
 800f5ca:	f000 fbf9 	bl	800fdc0 <__mdiff>
 800f5ce:	68c2      	ldr	r2, [r0, #12]
 800f5d0:	4606      	mov	r6, r0
 800f5d2:	b9fa      	cbnz	r2, 800f614 <_dtoa_r+0x954>
 800f5d4:	4601      	mov	r1, r0
 800f5d6:	9801      	ldr	r0, [sp, #4]
 800f5d8:	f000 fbd6 	bl	800fd88 <__mcmp>
 800f5dc:	4602      	mov	r2, r0
 800f5de:	4631      	mov	r1, r6
 800f5e0:	4648      	mov	r0, r9
 800f5e2:	920a      	str	r2, [sp, #40]	@ 0x28
 800f5e4:	f000 f954 	bl	800f890 <_Bfree>
 800f5e8:	9b07      	ldr	r3, [sp, #28]
 800f5ea:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f5ec:	9e04      	ldr	r6, [sp, #16]
 800f5ee:	ea42 0103 	orr.w	r1, r2, r3
 800f5f2:	9b08      	ldr	r3, [sp, #32]
 800f5f4:	4319      	orrs	r1, r3
 800f5f6:	d10f      	bne.n	800f618 <_dtoa_r+0x958>
 800f5f8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f5fc:	d028      	beq.n	800f650 <_dtoa_r+0x990>
 800f5fe:	9b06      	ldr	r3, [sp, #24]
 800f600:	2b00      	cmp	r3, #0
 800f602:	dd02      	ble.n	800f60a <_dtoa_r+0x94a>
 800f604:	9b02      	ldr	r3, [sp, #8]
 800f606:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800f60a:	f88b a000 	strb.w	sl, [fp]
 800f60e:	e55e      	b.n	800f0ce <_dtoa_r+0x40e>
 800f610:	4628      	mov	r0, r5
 800f612:	e7bd      	b.n	800f590 <_dtoa_r+0x8d0>
 800f614:	2201      	movs	r2, #1
 800f616:	e7e2      	b.n	800f5de <_dtoa_r+0x91e>
 800f618:	9b06      	ldr	r3, [sp, #24]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	db04      	blt.n	800f628 <_dtoa_r+0x968>
 800f61e:	9907      	ldr	r1, [sp, #28]
 800f620:	430b      	orrs	r3, r1
 800f622:	9908      	ldr	r1, [sp, #32]
 800f624:	430b      	orrs	r3, r1
 800f626:	d120      	bne.n	800f66a <_dtoa_r+0x9aa>
 800f628:	2a00      	cmp	r2, #0
 800f62a:	ddee      	ble.n	800f60a <_dtoa_r+0x94a>
 800f62c:	9901      	ldr	r1, [sp, #4]
 800f62e:	2201      	movs	r2, #1
 800f630:	4648      	mov	r0, r9
 800f632:	f000 fb3d 	bl	800fcb0 <__lshift>
 800f636:	4621      	mov	r1, r4
 800f638:	9001      	str	r0, [sp, #4]
 800f63a:	f000 fba5 	bl	800fd88 <__mcmp>
 800f63e:	2800      	cmp	r0, #0
 800f640:	dc03      	bgt.n	800f64a <_dtoa_r+0x98a>
 800f642:	d1e2      	bne.n	800f60a <_dtoa_r+0x94a>
 800f644:	f01a 0f01 	tst.w	sl, #1
 800f648:	d0df      	beq.n	800f60a <_dtoa_r+0x94a>
 800f64a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f64e:	d1d9      	bne.n	800f604 <_dtoa_r+0x944>
 800f650:	2339      	movs	r3, #57	@ 0x39
 800f652:	f88b 3000 	strb.w	r3, [fp]
 800f656:	4633      	mov	r3, r6
 800f658:	461e      	mov	r6, r3
 800f65a:	3b01      	subs	r3, #1
 800f65c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f660:	2a39      	cmp	r2, #57	@ 0x39
 800f662:	d052      	beq.n	800f70a <_dtoa_r+0xa4a>
 800f664:	3201      	adds	r2, #1
 800f666:	701a      	strb	r2, [r3, #0]
 800f668:	e531      	b.n	800f0ce <_dtoa_r+0x40e>
 800f66a:	2a00      	cmp	r2, #0
 800f66c:	dd07      	ble.n	800f67e <_dtoa_r+0x9be>
 800f66e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800f672:	d0ed      	beq.n	800f650 <_dtoa_r+0x990>
 800f674:	f10a 0301 	add.w	r3, sl, #1
 800f678:	f88b 3000 	strb.w	r3, [fp]
 800f67c:	e527      	b.n	800f0ce <_dtoa_r+0x40e>
 800f67e:	9b04      	ldr	r3, [sp, #16]
 800f680:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f682:	f803 ac01 	strb.w	sl, [r3, #-1]
 800f686:	4293      	cmp	r3, r2
 800f688:	d029      	beq.n	800f6de <_dtoa_r+0xa1e>
 800f68a:	9901      	ldr	r1, [sp, #4]
 800f68c:	2300      	movs	r3, #0
 800f68e:	220a      	movs	r2, #10
 800f690:	4648      	mov	r0, r9
 800f692:	f000 f91f 	bl	800f8d4 <__multadd>
 800f696:	45a8      	cmp	r8, r5
 800f698:	9001      	str	r0, [sp, #4]
 800f69a:	f04f 0300 	mov.w	r3, #0
 800f69e:	f04f 020a 	mov.w	r2, #10
 800f6a2:	4641      	mov	r1, r8
 800f6a4:	4648      	mov	r0, r9
 800f6a6:	d107      	bne.n	800f6b8 <_dtoa_r+0x9f8>
 800f6a8:	f000 f914 	bl	800f8d4 <__multadd>
 800f6ac:	4680      	mov	r8, r0
 800f6ae:	4605      	mov	r5, r0
 800f6b0:	9b04      	ldr	r3, [sp, #16]
 800f6b2:	3301      	adds	r3, #1
 800f6b4:	9304      	str	r3, [sp, #16]
 800f6b6:	e776      	b.n	800f5a6 <_dtoa_r+0x8e6>
 800f6b8:	f000 f90c 	bl	800f8d4 <__multadd>
 800f6bc:	4629      	mov	r1, r5
 800f6be:	4680      	mov	r8, r0
 800f6c0:	2300      	movs	r3, #0
 800f6c2:	220a      	movs	r2, #10
 800f6c4:	4648      	mov	r0, r9
 800f6c6:	f000 f905 	bl	800f8d4 <__multadd>
 800f6ca:	4605      	mov	r5, r0
 800f6cc:	e7f0      	b.n	800f6b0 <_dtoa_r+0x9f0>
 800f6ce:	f1bb 0f00 	cmp.w	fp, #0
 800f6d2:	bfcc      	ite	gt
 800f6d4:	465e      	movgt	r6, fp
 800f6d6:	2601      	movle	r6, #1
 800f6d8:	443e      	add	r6, r7
 800f6da:	f04f 0800 	mov.w	r8, #0
 800f6de:	9901      	ldr	r1, [sp, #4]
 800f6e0:	2201      	movs	r2, #1
 800f6e2:	4648      	mov	r0, r9
 800f6e4:	f000 fae4 	bl	800fcb0 <__lshift>
 800f6e8:	4621      	mov	r1, r4
 800f6ea:	9001      	str	r0, [sp, #4]
 800f6ec:	f000 fb4c 	bl	800fd88 <__mcmp>
 800f6f0:	2800      	cmp	r0, #0
 800f6f2:	dcb0      	bgt.n	800f656 <_dtoa_r+0x996>
 800f6f4:	d102      	bne.n	800f6fc <_dtoa_r+0xa3c>
 800f6f6:	f01a 0f01 	tst.w	sl, #1
 800f6fa:	d1ac      	bne.n	800f656 <_dtoa_r+0x996>
 800f6fc:	4633      	mov	r3, r6
 800f6fe:	461e      	mov	r6, r3
 800f700:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f704:	2a30      	cmp	r2, #48	@ 0x30
 800f706:	d0fa      	beq.n	800f6fe <_dtoa_r+0xa3e>
 800f708:	e4e1      	b.n	800f0ce <_dtoa_r+0x40e>
 800f70a:	429f      	cmp	r7, r3
 800f70c:	d1a4      	bne.n	800f658 <_dtoa_r+0x998>
 800f70e:	9b05      	ldr	r3, [sp, #20]
 800f710:	3301      	adds	r3, #1
 800f712:	9305      	str	r3, [sp, #20]
 800f714:	2331      	movs	r3, #49	@ 0x31
 800f716:	703b      	strb	r3, [r7, #0]
 800f718:	e4d9      	b.n	800f0ce <_dtoa_r+0x40e>
 800f71a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800f71c:	4f16      	ldr	r7, [pc, #88]	@ (800f778 <_dtoa_r+0xab8>)
 800f71e:	b11b      	cbz	r3, 800f728 <_dtoa_r+0xa68>
 800f720:	f107 0308 	add.w	r3, r7, #8
 800f724:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800f726:	6013      	str	r3, [r2, #0]
 800f728:	4638      	mov	r0, r7
 800f72a:	b011      	add	sp, #68	@ 0x44
 800f72c:	ecbd 8b02 	vpop	{d8}
 800f730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f734:	9b07      	ldr	r3, [sp, #28]
 800f736:	2b01      	cmp	r3, #1
 800f738:	f77f ae2c 	ble.w	800f394 <_dtoa_r+0x6d4>
 800f73c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f73e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f740:	2001      	movs	r0, #1
 800f742:	e64c      	b.n	800f3de <_dtoa_r+0x71e>
 800f744:	f1bb 0f00 	cmp.w	fp, #0
 800f748:	f77f aed8 	ble.w	800f4fc <_dtoa_r+0x83c>
 800f74c:	463e      	mov	r6, r7
 800f74e:	9801      	ldr	r0, [sp, #4]
 800f750:	4621      	mov	r1, r4
 800f752:	f7ff fa2b 	bl	800ebac <quorem>
 800f756:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800f75a:	f806 ab01 	strb.w	sl, [r6], #1
 800f75e:	1bf2      	subs	r2, r6, r7
 800f760:	4593      	cmp	fp, r2
 800f762:	ddb4      	ble.n	800f6ce <_dtoa_r+0xa0e>
 800f764:	9901      	ldr	r1, [sp, #4]
 800f766:	2300      	movs	r3, #0
 800f768:	220a      	movs	r2, #10
 800f76a:	4648      	mov	r0, r9
 800f76c:	f000 f8b2 	bl	800f8d4 <__multadd>
 800f770:	9001      	str	r0, [sp, #4]
 800f772:	e7ec      	b.n	800f74e <_dtoa_r+0xa8e>
 800f774:	08012139 	.word	0x08012139
 800f778:	080120bd 	.word	0x080120bd

0800f77c <_free_r>:
 800f77c:	b538      	push	{r3, r4, r5, lr}
 800f77e:	4605      	mov	r5, r0
 800f780:	2900      	cmp	r1, #0
 800f782:	d041      	beq.n	800f808 <_free_r+0x8c>
 800f784:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f788:	1f0c      	subs	r4, r1, #4
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	bfb8      	it	lt
 800f78e:	18e4      	addlt	r4, r4, r3
 800f790:	f7fe f9c2 	bl	800db18 <__malloc_lock>
 800f794:	4a1d      	ldr	r2, [pc, #116]	@ (800f80c <_free_r+0x90>)
 800f796:	6813      	ldr	r3, [r2, #0]
 800f798:	b933      	cbnz	r3, 800f7a8 <_free_r+0x2c>
 800f79a:	6063      	str	r3, [r4, #4]
 800f79c:	6014      	str	r4, [r2, #0]
 800f79e:	4628      	mov	r0, r5
 800f7a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f7a4:	f7fe b9be 	b.w	800db24 <__malloc_unlock>
 800f7a8:	42a3      	cmp	r3, r4
 800f7aa:	d908      	bls.n	800f7be <_free_r+0x42>
 800f7ac:	6820      	ldr	r0, [r4, #0]
 800f7ae:	1821      	adds	r1, r4, r0
 800f7b0:	428b      	cmp	r3, r1
 800f7b2:	bf01      	itttt	eq
 800f7b4:	6819      	ldreq	r1, [r3, #0]
 800f7b6:	685b      	ldreq	r3, [r3, #4]
 800f7b8:	1809      	addeq	r1, r1, r0
 800f7ba:	6021      	streq	r1, [r4, #0]
 800f7bc:	e7ed      	b.n	800f79a <_free_r+0x1e>
 800f7be:	461a      	mov	r2, r3
 800f7c0:	685b      	ldr	r3, [r3, #4]
 800f7c2:	b10b      	cbz	r3, 800f7c8 <_free_r+0x4c>
 800f7c4:	42a3      	cmp	r3, r4
 800f7c6:	d9fa      	bls.n	800f7be <_free_r+0x42>
 800f7c8:	6811      	ldr	r1, [r2, #0]
 800f7ca:	1850      	adds	r0, r2, r1
 800f7cc:	42a0      	cmp	r0, r4
 800f7ce:	d10b      	bne.n	800f7e8 <_free_r+0x6c>
 800f7d0:	6820      	ldr	r0, [r4, #0]
 800f7d2:	4401      	add	r1, r0
 800f7d4:	1850      	adds	r0, r2, r1
 800f7d6:	4283      	cmp	r3, r0
 800f7d8:	6011      	str	r1, [r2, #0]
 800f7da:	d1e0      	bne.n	800f79e <_free_r+0x22>
 800f7dc:	6818      	ldr	r0, [r3, #0]
 800f7de:	685b      	ldr	r3, [r3, #4]
 800f7e0:	6053      	str	r3, [r2, #4]
 800f7e2:	4408      	add	r0, r1
 800f7e4:	6010      	str	r0, [r2, #0]
 800f7e6:	e7da      	b.n	800f79e <_free_r+0x22>
 800f7e8:	d902      	bls.n	800f7f0 <_free_r+0x74>
 800f7ea:	230c      	movs	r3, #12
 800f7ec:	602b      	str	r3, [r5, #0]
 800f7ee:	e7d6      	b.n	800f79e <_free_r+0x22>
 800f7f0:	6820      	ldr	r0, [r4, #0]
 800f7f2:	1821      	adds	r1, r4, r0
 800f7f4:	428b      	cmp	r3, r1
 800f7f6:	bf04      	itt	eq
 800f7f8:	6819      	ldreq	r1, [r3, #0]
 800f7fa:	685b      	ldreq	r3, [r3, #4]
 800f7fc:	6063      	str	r3, [r4, #4]
 800f7fe:	bf04      	itt	eq
 800f800:	1809      	addeq	r1, r1, r0
 800f802:	6021      	streq	r1, [r4, #0]
 800f804:	6054      	str	r4, [r2, #4]
 800f806:	e7ca      	b.n	800f79e <_free_r+0x22>
 800f808:	bd38      	pop	{r3, r4, r5, pc}
 800f80a:	bf00      	nop
 800f80c:	24002aa8 	.word	0x24002aa8

0800f810 <_Balloc>:
 800f810:	b570      	push	{r4, r5, r6, lr}
 800f812:	69c6      	ldr	r6, [r0, #28]
 800f814:	4604      	mov	r4, r0
 800f816:	460d      	mov	r5, r1
 800f818:	b976      	cbnz	r6, 800f838 <_Balloc+0x28>
 800f81a:	2010      	movs	r0, #16
 800f81c:	f7fe f8ca 	bl	800d9b4 <malloc>
 800f820:	4602      	mov	r2, r0
 800f822:	61e0      	str	r0, [r4, #28]
 800f824:	b920      	cbnz	r0, 800f830 <_Balloc+0x20>
 800f826:	4b18      	ldr	r3, [pc, #96]	@ (800f888 <_Balloc+0x78>)
 800f828:	4818      	ldr	r0, [pc, #96]	@ (800f88c <_Balloc+0x7c>)
 800f82a:	216b      	movs	r1, #107	@ 0x6b
 800f82c:	f001 fd08 	bl	8011240 <__assert_func>
 800f830:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f834:	6006      	str	r6, [r0, #0]
 800f836:	60c6      	str	r6, [r0, #12]
 800f838:	69e6      	ldr	r6, [r4, #28]
 800f83a:	68f3      	ldr	r3, [r6, #12]
 800f83c:	b183      	cbz	r3, 800f860 <_Balloc+0x50>
 800f83e:	69e3      	ldr	r3, [r4, #28]
 800f840:	68db      	ldr	r3, [r3, #12]
 800f842:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f846:	b9b8      	cbnz	r0, 800f878 <_Balloc+0x68>
 800f848:	2101      	movs	r1, #1
 800f84a:	fa01 f605 	lsl.w	r6, r1, r5
 800f84e:	1d72      	adds	r2, r6, #5
 800f850:	0092      	lsls	r2, r2, #2
 800f852:	4620      	mov	r0, r4
 800f854:	f001 fd12 	bl	801127c <_calloc_r>
 800f858:	b160      	cbz	r0, 800f874 <_Balloc+0x64>
 800f85a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f85e:	e00e      	b.n	800f87e <_Balloc+0x6e>
 800f860:	2221      	movs	r2, #33	@ 0x21
 800f862:	2104      	movs	r1, #4
 800f864:	4620      	mov	r0, r4
 800f866:	f001 fd09 	bl	801127c <_calloc_r>
 800f86a:	69e3      	ldr	r3, [r4, #28]
 800f86c:	60f0      	str	r0, [r6, #12]
 800f86e:	68db      	ldr	r3, [r3, #12]
 800f870:	2b00      	cmp	r3, #0
 800f872:	d1e4      	bne.n	800f83e <_Balloc+0x2e>
 800f874:	2000      	movs	r0, #0
 800f876:	bd70      	pop	{r4, r5, r6, pc}
 800f878:	6802      	ldr	r2, [r0, #0]
 800f87a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f87e:	2300      	movs	r3, #0
 800f880:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f884:	e7f7      	b.n	800f876 <_Balloc+0x66>
 800f886:	bf00      	nop
 800f888:	080120ca 	.word	0x080120ca
 800f88c:	0801214a 	.word	0x0801214a

0800f890 <_Bfree>:
 800f890:	b570      	push	{r4, r5, r6, lr}
 800f892:	69c6      	ldr	r6, [r0, #28]
 800f894:	4605      	mov	r5, r0
 800f896:	460c      	mov	r4, r1
 800f898:	b976      	cbnz	r6, 800f8b8 <_Bfree+0x28>
 800f89a:	2010      	movs	r0, #16
 800f89c:	f7fe f88a 	bl	800d9b4 <malloc>
 800f8a0:	4602      	mov	r2, r0
 800f8a2:	61e8      	str	r0, [r5, #28]
 800f8a4:	b920      	cbnz	r0, 800f8b0 <_Bfree+0x20>
 800f8a6:	4b09      	ldr	r3, [pc, #36]	@ (800f8cc <_Bfree+0x3c>)
 800f8a8:	4809      	ldr	r0, [pc, #36]	@ (800f8d0 <_Bfree+0x40>)
 800f8aa:	218f      	movs	r1, #143	@ 0x8f
 800f8ac:	f001 fcc8 	bl	8011240 <__assert_func>
 800f8b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f8b4:	6006      	str	r6, [r0, #0]
 800f8b6:	60c6      	str	r6, [r0, #12]
 800f8b8:	b13c      	cbz	r4, 800f8ca <_Bfree+0x3a>
 800f8ba:	69eb      	ldr	r3, [r5, #28]
 800f8bc:	6862      	ldr	r2, [r4, #4]
 800f8be:	68db      	ldr	r3, [r3, #12]
 800f8c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f8c4:	6021      	str	r1, [r4, #0]
 800f8c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f8ca:	bd70      	pop	{r4, r5, r6, pc}
 800f8cc:	080120ca 	.word	0x080120ca
 800f8d0:	0801214a 	.word	0x0801214a

0800f8d4 <__multadd>:
 800f8d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f8d8:	690d      	ldr	r5, [r1, #16]
 800f8da:	4607      	mov	r7, r0
 800f8dc:	460c      	mov	r4, r1
 800f8de:	461e      	mov	r6, r3
 800f8e0:	f101 0c14 	add.w	ip, r1, #20
 800f8e4:	2000      	movs	r0, #0
 800f8e6:	f8dc 3000 	ldr.w	r3, [ip]
 800f8ea:	b299      	uxth	r1, r3
 800f8ec:	fb02 6101 	mla	r1, r2, r1, r6
 800f8f0:	0c1e      	lsrs	r6, r3, #16
 800f8f2:	0c0b      	lsrs	r3, r1, #16
 800f8f4:	fb02 3306 	mla	r3, r2, r6, r3
 800f8f8:	b289      	uxth	r1, r1
 800f8fa:	3001      	adds	r0, #1
 800f8fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f900:	4285      	cmp	r5, r0
 800f902:	f84c 1b04 	str.w	r1, [ip], #4
 800f906:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f90a:	dcec      	bgt.n	800f8e6 <__multadd+0x12>
 800f90c:	b30e      	cbz	r6, 800f952 <__multadd+0x7e>
 800f90e:	68a3      	ldr	r3, [r4, #8]
 800f910:	42ab      	cmp	r3, r5
 800f912:	dc19      	bgt.n	800f948 <__multadd+0x74>
 800f914:	6861      	ldr	r1, [r4, #4]
 800f916:	4638      	mov	r0, r7
 800f918:	3101      	adds	r1, #1
 800f91a:	f7ff ff79 	bl	800f810 <_Balloc>
 800f91e:	4680      	mov	r8, r0
 800f920:	b928      	cbnz	r0, 800f92e <__multadd+0x5a>
 800f922:	4602      	mov	r2, r0
 800f924:	4b0c      	ldr	r3, [pc, #48]	@ (800f958 <__multadd+0x84>)
 800f926:	480d      	ldr	r0, [pc, #52]	@ (800f95c <__multadd+0x88>)
 800f928:	21ba      	movs	r1, #186	@ 0xba
 800f92a:	f001 fc89 	bl	8011240 <__assert_func>
 800f92e:	6922      	ldr	r2, [r4, #16]
 800f930:	3202      	adds	r2, #2
 800f932:	f104 010c 	add.w	r1, r4, #12
 800f936:	0092      	lsls	r2, r2, #2
 800f938:	300c      	adds	r0, #12
 800f93a:	f7ff f922 	bl	800eb82 <memcpy>
 800f93e:	4621      	mov	r1, r4
 800f940:	4638      	mov	r0, r7
 800f942:	f7ff ffa5 	bl	800f890 <_Bfree>
 800f946:	4644      	mov	r4, r8
 800f948:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f94c:	3501      	adds	r5, #1
 800f94e:	615e      	str	r6, [r3, #20]
 800f950:	6125      	str	r5, [r4, #16]
 800f952:	4620      	mov	r0, r4
 800f954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f958:	08012139 	.word	0x08012139
 800f95c:	0801214a 	.word	0x0801214a

0800f960 <__s2b>:
 800f960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f964:	460c      	mov	r4, r1
 800f966:	4615      	mov	r5, r2
 800f968:	461f      	mov	r7, r3
 800f96a:	2209      	movs	r2, #9
 800f96c:	3308      	adds	r3, #8
 800f96e:	4606      	mov	r6, r0
 800f970:	fb93 f3f2 	sdiv	r3, r3, r2
 800f974:	2100      	movs	r1, #0
 800f976:	2201      	movs	r2, #1
 800f978:	429a      	cmp	r2, r3
 800f97a:	db09      	blt.n	800f990 <__s2b+0x30>
 800f97c:	4630      	mov	r0, r6
 800f97e:	f7ff ff47 	bl	800f810 <_Balloc>
 800f982:	b940      	cbnz	r0, 800f996 <__s2b+0x36>
 800f984:	4602      	mov	r2, r0
 800f986:	4b19      	ldr	r3, [pc, #100]	@ (800f9ec <__s2b+0x8c>)
 800f988:	4819      	ldr	r0, [pc, #100]	@ (800f9f0 <__s2b+0x90>)
 800f98a:	21d3      	movs	r1, #211	@ 0xd3
 800f98c:	f001 fc58 	bl	8011240 <__assert_func>
 800f990:	0052      	lsls	r2, r2, #1
 800f992:	3101      	adds	r1, #1
 800f994:	e7f0      	b.n	800f978 <__s2b+0x18>
 800f996:	9b08      	ldr	r3, [sp, #32]
 800f998:	6143      	str	r3, [r0, #20]
 800f99a:	2d09      	cmp	r5, #9
 800f99c:	f04f 0301 	mov.w	r3, #1
 800f9a0:	6103      	str	r3, [r0, #16]
 800f9a2:	dd16      	ble.n	800f9d2 <__s2b+0x72>
 800f9a4:	f104 0909 	add.w	r9, r4, #9
 800f9a8:	46c8      	mov	r8, r9
 800f9aa:	442c      	add	r4, r5
 800f9ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f9b0:	4601      	mov	r1, r0
 800f9b2:	3b30      	subs	r3, #48	@ 0x30
 800f9b4:	220a      	movs	r2, #10
 800f9b6:	4630      	mov	r0, r6
 800f9b8:	f7ff ff8c 	bl	800f8d4 <__multadd>
 800f9bc:	45a0      	cmp	r8, r4
 800f9be:	d1f5      	bne.n	800f9ac <__s2b+0x4c>
 800f9c0:	f1a5 0408 	sub.w	r4, r5, #8
 800f9c4:	444c      	add	r4, r9
 800f9c6:	1b2d      	subs	r5, r5, r4
 800f9c8:	1963      	adds	r3, r4, r5
 800f9ca:	42bb      	cmp	r3, r7
 800f9cc:	db04      	blt.n	800f9d8 <__s2b+0x78>
 800f9ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9d2:	340a      	adds	r4, #10
 800f9d4:	2509      	movs	r5, #9
 800f9d6:	e7f6      	b.n	800f9c6 <__s2b+0x66>
 800f9d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f9dc:	4601      	mov	r1, r0
 800f9de:	3b30      	subs	r3, #48	@ 0x30
 800f9e0:	220a      	movs	r2, #10
 800f9e2:	4630      	mov	r0, r6
 800f9e4:	f7ff ff76 	bl	800f8d4 <__multadd>
 800f9e8:	e7ee      	b.n	800f9c8 <__s2b+0x68>
 800f9ea:	bf00      	nop
 800f9ec:	08012139 	.word	0x08012139
 800f9f0:	0801214a 	.word	0x0801214a

0800f9f4 <__hi0bits>:
 800f9f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f9f8:	4603      	mov	r3, r0
 800f9fa:	bf36      	itet	cc
 800f9fc:	0403      	lslcc	r3, r0, #16
 800f9fe:	2000      	movcs	r0, #0
 800fa00:	2010      	movcc	r0, #16
 800fa02:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800fa06:	bf3c      	itt	cc
 800fa08:	021b      	lslcc	r3, r3, #8
 800fa0a:	3008      	addcc	r0, #8
 800fa0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fa10:	bf3c      	itt	cc
 800fa12:	011b      	lslcc	r3, r3, #4
 800fa14:	3004      	addcc	r0, #4
 800fa16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fa1a:	bf3c      	itt	cc
 800fa1c:	009b      	lslcc	r3, r3, #2
 800fa1e:	3002      	addcc	r0, #2
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	db05      	blt.n	800fa30 <__hi0bits+0x3c>
 800fa24:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800fa28:	f100 0001 	add.w	r0, r0, #1
 800fa2c:	bf08      	it	eq
 800fa2e:	2020      	moveq	r0, #32
 800fa30:	4770      	bx	lr

0800fa32 <__lo0bits>:
 800fa32:	6803      	ldr	r3, [r0, #0]
 800fa34:	4602      	mov	r2, r0
 800fa36:	f013 0007 	ands.w	r0, r3, #7
 800fa3a:	d00b      	beq.n	800fa54 <__lo0bits+0x22>
 800fa3c:	07d9      	lsls	r1, r3, #31
 800fa3e:	d421      	bmi.n	800fa84 <__lo0bits+0x52>
 800fa40:	0798      	lsls	r0, r3, #30
 800fa42:	bf49      	itett	mi
 800fa44:	085b      	lsrmi	r3, r3, #1
 800fa46:	089b      	lsrpl	r3, r3, #2
 800fa48:	2001      	movmi	r0, #1
 800fa4a:	6013      	strmi	r3, [r2, #0]
 800fa4c:	bf5c      	itt	pl
 800fa4e:	6013      	strpl	r3, [r2, #0]
 800fa50:	2002      	movpl	r0, #2
 800fa52:	4770      	bx	lr
 800fa54:	b299      	uxth	r1, r3
 800fa56:	b909      	cbnz	r1, 800fa5c <__lo0bits+0x2a>
 800fa58:	0c1b      	lsrs	r3, r3, #16
 800fa5a:	2010      	movs	r0, #16
 800fa5c:	b2d9      	uxtb	r1, r3
 800fa5e:	b909      	cbnz	r1, 800fa64 <__lo0bits+0x32>
 800fa60:	3008      	adds	r0, #8
 800fa62:	0a1b      	lsrs	r3, r3, #8
 800fa64:	0719      	lsls	r1, r3, #28
 800fa66:	bf04      	itt	eq
 800fa68:	091b      	lsreq	r3, r3, #4
 800fa6a:	3004      	addeq	r0, #4
 800fa6c:	0799      	lsls	r1, r3, #30
 800fa6e:	bf04      	itt	eq
 800fa70:	089b      	lsreq	r3, r3, #2
 800fa72:	3002      	addeq	r0, #2
 800fa74:	07d9      	lsls	r1, r3, #31
 800fa76:	d403      	bmi.n	800fa80 <__lo0bits+0x4e>
 800fa78:	085b      	lsrs	r3, r3, #1
 800fa7a:	f100 0001 	add.w	r0, r0, #1
 800fa7e:	d003      	beq.n	800fa88 <__lo0bits+0x56>
 800fa80:	6013      	str	r3, [r2, #0]
 800fa82:	4770      	bx	lr
 800fa84:	2000      	movs	r0, #0
 800fa86:	4770      	bx	lr
 800fa88:	2020      	movs	r0, #32
 800fa8a:	4770      	bx	lr

0800fa8c <__i2b>:
 800fa8c:	b510      	push	{r4, lr}
 800fa8e:	460c      	mov	r4, r1
 800fa90:	2101      	movs	r1, #1
 800fa92:	f7ff febd 	bl	800f810 <_Balloc>
 800fa96:	4602      	mov	r2, r0
 800fa98:	b928      	cbnz	r0, 800faa6 <__i2b+0x1a>
 800fa9a:	4b05      	ldr	r3, [pc, #20]	@ (800fab0 <__i2b+0x24>)
 800fa9c:	4805      	ldr	r0, [pc, #20]	@ (800fab4 <__i2b+0x28>)
 800fa9e:	f240 1145 	movw	r1, #325	@ 0x145
 800faa2:	f001 fbcd 	bl	8011240 <__assert_func>
 800faa6:	2301      	movs	r3, #1
 800faa8:	6144      	str	r4, [r0, #20]
 800faaa:	6103      	str	r3, [r0, #16]
 800faac:	bd10      	pop	{r4, pc}
 800faae:	bf00      	nop
 800fab0:	08012139 	.word	0x08012139
 800fab4:	0801214a 	.word	0x0801214a

0800fab8 <__multiply>:
 800fab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fabc:	4617      	mov	r7, r2
 800fabe:	690a      	ldr	r2, [r1, #16]
 800fac0:	693b      	ldr	r3, [r7, #16]
 800fac2:	429a      	cmp	r2, r3
 800fac4:	bfa8      	it	ge
 800fac6:	463b      	movge	r3, r7
 800fac8:	4689      	mov	r9, r1
 800faca:	bfa4      	itt	ge
 800facc:	460f      	movge	r7, r1
 800face:	4699      	movge	r9, r3
 800fad0:	693d      	ldr	r5, [r7, #16]
 800fad2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800fad6:	68bb      	ldr	r3, [r7, #8]
 800fad8:	6879      	ldr	r1, [r7, #4]
 800fada:	eb05 060a 	add.w	r6, r5, sl
 800fade:	42b3      	cmp	r3, r6
 800fae0:	b085      	sub	sp, #20
 800fae2:	bfb8      	it	lt
 800fae4:	3101      	addlt	r1, #1
 800fae6:	f7ff fe93 	bl	800f810 <_Balloc>
 800faea:	b930      	cbnz	r0, 800fafa <__multiply+0x42>
 800faec:	4602      	mov	r2, r0
 800faee:	4b41      	ldr	r3, [pc, #260]	@ (800fbf4 <__multiply+0x13c>)
 800faf0:	4841      	ldr	r0, [pc, #260]	@ (800fbf8 <__multiply+0x140>)
 800faf2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800faf6:	f001 fba3 	bl	8011240 <__assert_func>
 800fafa:	f100 0414 	add.w	r4, r0, #20
 800fafe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800fb02:	4623      	mov	r3, r4
 800fb04:	2200      	movs	r2, #0
 800fb06:	4573      	cmp	r3, lr
 800fb08:	d320      	bcc.n	800fb4c <__multiply+0x94>
 800fb0a:	f107 0814 	add.w	r8, r7, #20
 800fb0e:	f109 0114 	add.w	r1, r9, #20
 800fb12:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800fb16:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800fb1a:	9302      	str	r3, [sp, #8]
 800fb1c:	1beb      	subs	r3, r5, r7
 800fb1e:	3b15      	subs	r3, #21
 800fb20:	f023 0303 	bic.w	r3, r3, #3
 800fb24:	3304      	adds	r3, #4
 800fb26:	3715      	adds	r7, #21
 800fb28:	42bd      	cmp	r5, r7
 800fb2a:	bf38      	it	cc
 800fb2c:	2304      	movcc	r3, #4
 800fb2e:	9301      	str	r3, [sp, #4]
 800fb30:	9b02      	ldr	r3, [sp, #8]
 800fb32:	9103      	str	r1, [sp, #12]
 800fb34:	428b      	cmp	r3, r1
 800fb36:	d80c      	bhi.n	800fb52 <__multiply+0x9a>
 800fb38:	2e00      	cmp	r6, #0
 800fb3a:	dd03      	ble.n	800fb44 <__multiply+0x8c>
 800fb3c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d055      	beq.n	800fbf0 <__multiply+0x138>
 800fb44:	6106      	str	r6, [r0, #16]
 800fb46:	b005      	add	sp, #20
 800fb48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb4c:	f843 2b04 	str.w	r2, [r3], #4
 800fb50:	e7d9      	b.n	800fb06 <__multiply+0x4e>
 800fb52:	f8b1 a000 	ldrh.w	sl, [r1]
 800fb56:	f1ba 0f00 	cmp.w	sl, #0
 800fb5a:	d01f      	beq.n	800fb9c <__multiply+0xe4>
 800fb5c:	46c4      	mov	ip, r8
 800fb5e:	46a1      	mov	r9, r4
 800fb60:	2700      	movs	r7, #0
 800fb62:	f85c 2b04 	ldr.w	r2, [ip], #4
 800fb66:	f8d9 3000 	ldr.w	r3, [r9]
 800fb6a:	fa1f fb82 	uxth.w	fp, r2
 800fb6e:	b29b      	uxth	r3, r3
 800fb70:	fb0a 330b 	mla	r3, sl, fp, r3
 800fb74:	443b      	add	r3, r7
 800fb76:	f8d9 7000 	ldr.w	r7, [r9]
 800fb7a:	0c12      	lsrs	r2, r2, #16
 800fb7c:	0c3f      	lsrs	r7, r7, #16
 800fb7e:	fb0a 7202 	mla	r2, sl, r2, r7
 800fb82:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800fb86:	b29b      	uxth	r3, r3
 800fb88:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fb8c:	4565      	cmp	r5, ip
 800fb8e:	f849 3b04 	str.w	r3, [r9], #4
 800fb92:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800fb96:	d8e4      	bhi.n	800fb62 <__multiply+0xaa>
 800fb98:	9b01      	ldr	r3, [sp, #4]
 800fb9a:	50e7      	str	r7, [r4, r3]
 800fb9c:	9b03      	ldr	r3, [sp, #12]
 800fb9e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800fba2:	3104      	adds	r1, #4
 800fba4:	f1b9 0f00 	cmp.w	r9, #0
 800fba8:	d020      	beq.n	800fbec <__multiply+0x134>
 800fbaa:	6823      	ldr	r3, [r4, #0]
 800fbac:	4647      	mov	r7, r8
 800fbae:	46a4      	mov	ip, r4
 800fbb0:	f04f 0a00 	mov.w	sl, #0
 800fbb4:	f8b7 b000 	ldrh.w	fp, [r7]
 800fbb8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800fbbc:	fb09 220b 	mla	r2, r9, fp, r2
 800fbc0:	4452      	add	r2, sl
 800fbc2:	b29b      	uxth	r3, r3
 800fbc4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fbc8:	f84c 3b04 	str.w	r3, [ip], #4
 800fbcc:	f857 3b04 	ldr.w	r3, [r7], #4
 800fbd0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fbd4:	f8bc 3000 	ldrh.w	r3, [ip]
 800fbd8:	fb09 330a 	mla	r3, r9, sl, r3
 800fbdc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800fbe0:	42bd      	cmp	r5, r7
 800fbe2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fbe6:	d8e5      	bhi.n	800fbb4 <__multiply+0xfc>
 800fbe8:	9a01      	ldr	r2, [sp, #4]
 800fbea:	50a3      	str	r3, [r4, r2]
 800fbec:	3404      	adds	r4, #4
 800fbee:	e79f      	b.n	800fb30 <__multiply+0x78>
 800fbf0:	3e01      	subs	r6, #1
 800fbf2:	e7a1      	b.n	800fb38 <__multiply+0x80>
 800fbf4:	08012139 	.word	0x08012139
 800fbf8:	0801214a 	.word	0x0801214a

0800fbfc <__pow5mult>:
 800fbfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc00:	4615      	mov	r5, r2
 800fc02:	f012 0203 	ands.w	r2, r2, #3
 800fc06:	4607      	mov	r7, r0
 800fc08:	460e      	mov	r6, r1
 800fc0a:	d007      	beq.n	800fc1c <__pow5mult+0x20>
 800fc0c:	4c25      	ldr	r4, [pc, #148]	@ (800fca4 <__pow5mult+0xa8>)
 800fc0e:	3a01      	subs	r2, #1
 800fc10:	2300      	movs	r3, #0
 800fc12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fc16:	f7ff fe5d 	bl	800f8d4 <__multadd>
 800fc1a:	4606      	mov	r6, r0
 800fc1c:	10ad      	asrs	r5, r5, #2
 800fc1e:	d03d      	beq.n	800fc9c <__pow5mult+0xa0>
 800fc20:	69fc      	ldr	r4, [r7, #28]
 800fc22:	b97c      	cbnz	r4, 800fc44 <__pow5mult+0x48>
 800fc24:	2010      	movs	r0, #16
 800fc26:	f7fd fec5 	bl	800d9b4 <malloc>
 800fc2a:	4602      	mov	r2, r0
 800fc2c:	61f8      	str	r0, [r7, #28]
 800fc2e:	b928      	cbnz	r0, 800fc3c <__pow5mult+0x40>
 800fc30:	4b1d      	ldr	r3, [pc, #116]	@ (800fca8 <__pow5mult+0xac>)
 800fc32:	481e      	ldr	r0, [pc, #120]	@ (800fcac <__pow5mult+0xb0>)
 800fc34:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800fc38:	f001 fb02 	bl	8011240 <__assert_func>
 800fc3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fc40:	6004      	str	r4, [r0, #0]
 800fc42:	60c4      	str	r4, [r0, #12]
 800fc44:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800fc48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800fc4c:	b94c      	cbnz	r4, 800fc62 <__pow5mult+0x66>
 800fc4e:	f240 2171 	movw	r1, #625	@ 0x271
 800fc52:	4638      	mov	r0, r7
 800fc54:	f7ff ff1a 	bl	800fa8c <__i2b>
 800fc58:	2300      	movs	r3, #0
 800fc5a:	f8c8 0008 	str.w	r0, [r8, #8]
 800fc5e:	4604      	mov	r4, r0
 800fc60:	6003      	str	r3, [r0, #0]
 800fc62:	f04f 0900 	mov.w	r9, #0
 800fc66:	07eb      	lsls	r3, r5, #31
 800fc68:	d50a      	bpl.n	800fc80 <__pow5mult+0x84>
 800fc6a:	4631      	mov	r1, r6
 800fc6c:	4622      	mov	r2, r4
 800fc6e:	4638      	mov	r0, r7
 800fc70:	f7ff ff22 	bl	800fab8 <__multiply>
 800fc74:	4631      	mov	r1, r6
 800fc76:	4680      	mov	r8, r0
 800fc78:	4638      	mov	r0, r7
 800fc7a:	f7ff fe09 	bl	800f890 <_Bfree>
 800fc7e:	4646      	mov	r6, r8
 800fc80:	106d      	asrs	r5, r5, #1
 800fc82:	d00b      	beq.n	800fc9c <__pow5mult+0xa0>
 800fc84:	6820      	ldr	r0, [r4, #0]
 800fc86:	b938      	cbnz	r0, 800fc98 <__pow5mult+0x9c>
 800fc88:	4622      	mov	r2, r4
 800fc8a:	4621      	mov	r1, r4
 800fc8c:	4638      	mov	r0, r7
 800fc8e:	f7ff ff13 	bl	800fab8 <__multiply>
 800fc92:	6020      	str	r0, [r4, #0]
 800fc94:	f8c0 9000 	str.w	r9, [r0]
 800fc98:	4604      	mov	r4, r0
 800fc9a:	e7e4      	b.n	800fc66 <__pow5mult+0x6a>
 800fc9c:	4630      	mov	r0, r6
 800fc9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fca2:	bf00      	nop
 800fca4:	0801225c 	.word	0x0801225c
 800fca8:	080120ca 	.word	0x080120ca
 800fcac:	0801214a 	.word	0x0801214a

0800fcb0 <__lshift>:
 800fcb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fcb4:	460c      	mov	r4, r1
 800fcb6:	6849      	ldr	r1, [r1, #4]
 800fcb8:	6923      	ldr	r3, [r4, #16]
 800fcba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800fcbe:	68a3      	ldr	r3, [r4, #8]
 800fcc0:	4607      	mov	r7, r0
 800fcc2:	4691      	mov	r9, r2
 800fcc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800fcc8:	f108 0601 	add.w	r6, r8, #1
 800fccc:	42b3      	cmp	r3, r6
 800fcce:	db0b      	blt.n	800fce8 <__lshift+0x38>
 800fcd0:	4638      	mov	r0, r7
 800fcd2:	f7ff fd9d 	bl	800f810 <_Balloc>
 800fcd6:	4605      	mov	r5, r0
 800fcd8:	b948      	cbnz	r0, 800fcee <__lshift+0x3e>
 800fcda:	4602      	mov	r2, r0
 800fcdc:	4b28      	ldr	r3, [pc, #160]	@ (800fd80 <__lshift+0xd0>)
 800fcde:	4829      	ldr	r0, [pc, #164]	@ (800fd84 <__lshift+0xd4>)
 800fce0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800fce4:	f001 faac 	bl	8011240 <__assert_func>
 800fce8:	3101      	adds	r1, #1
 800fcea:	005b      	lsls	r3, r3, #1
 800fcec:	e7ee      	b.n	800fccc <__lshift+0x1c>
 800fcee:	2300      	movs	r3, #0
 800fcf0:	f100 0114 	add.w	r1, r0, #20
 800fcf4:	f100 0210 	add.w	r2, r0, #16
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	4553      	cmp	r3, sl
 800fcfc:	db33      	blt.n	800fd66 <__lshift+0xb6>
 800fcfe:	6920      	ldr	r0, [r4, #16]
 800fd00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fd04:	f104 0314 	add.w	r3, r4, #20
 800fd08:	f019 091f 	ands.w	r9, r9, #31
 800fd0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fd10:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800fd14:	d02b      	beq.n	800fd6e <__lshift+0xbe>
 800fd16:	f1c9 0e20 	rsb	lr, r9, #32
 800fd1a:	468a      	mov	sl, r1
 800fd1c:	2200      	movs	r2, #0
 800fd1e:	6818      	ldr	r0, [r3, #0]
 800fd20:	fa00 f009 	lsl.w	r0, r0, r9
 800fd24:	4310      	orrs	r0, r2
 800fd26:	f84a 0b04 	str.w	r0, [sl], #4
 800fd2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd2e:	459c      	cmp	ip, r3
 800fd30:	fa22 f20e 	lsr.w	r2, r2, lr
 800fd34:	d8f3      	bhi.n	800fd1e <__lshift+0x6e>
 800fd36:	ebac 0304 	sub.w	r3, ip, r4
 800fd3a:	3b15      	subs	r3, #21
 800fd3c:	f023 0303 	bic.w	r3, r3, #3
 800fd40:	3304      	adds	r3, #4
 800fd42:	f104 0015 	add.w	r0, r4, #21
 800fd46:	4560      	cmp	r0, ip
 800fd48:	bf88      	it	hi
 800fd4a:	2304      	movhi	r3, #4
 800fd4c:	50ca      	str	r2, [r1, r3]
 800fd4e:	b10a      	cbz	r2, 800fd54 <__lshift+0xa4>
 800fd50:	f108 0602 	add.w	r6, r8, #2
 800fd54:	3e01      	subs	r6, #1
 800fd56:	4638      	mov	r0, r7
 800fd58:	612e      	str	r6, [r5, #16]
 800fd5a:	4621      	mov	r1, r4
 800fd5c:	f7ff fd98 	bl	800f890 <_Bfree>
 800fd60:	4628      	mov	r0, r5
 800fd62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fd66:	f842 0f04 	str.w	r0, [r2, #4]!
 800fd6a:	3301      	adds	r3, #1
 800fd6c:	e7c5      	b.n	800fcfa <__lshift+0x4a>
 800fd6e:	3904      	subs	r1, #4
 800fd70:	f853 2b04 	ldr.w	r2, [r3], #4
 800fd74:	f841 2f04 	str.w	r2, [r1, #4]!
 800fd78:	459c      	cmp	ip, r3
 800fd7a:	d8f9      	bhi.n	800fd70 <__lshift+0xc0>
 800fd7c:	e7ea      	b.n	800fd54 <__lshift+0xa4>
 800fd7e:	bf00      	nop
 800fd80:	08012139 	.word	0x08012139
 800fd84:	0801214a 	.word	0x0801214a

0800fd88 <__mcmp>:
 800fd88:	690a      	ldr	r2, [r1, #16]
 800fd8a:	4603      	mov	r3, r0
 800fd8c:	6900      	ldr	r0, [r0, #16]
 800fd8e:	1a80      	subs	r0, r0, r2
 800fd90:	b530      	push	{r4, r5, lr}
 800fd92:	d10e      	bne.n	800fdb2 <__mcmp+0x2a>
 800fd94:	3314      	adds	r3, #20
 800fd96:	3114      	adds	r1, #20
 800fd98:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800fd9c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800fda0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800fda4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800fda8:	4295      	cmp	r5, r2
 800fdaa:	d003      	beq.n	800fdb4 <__mcmp+0x2c>
 800fdac:	d205      	bcs.n	800fdba <__mcmp+0x32>
 800fdae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fdb2:	bd30      	pop	{r4, r5, pc}
 800fdb4:	42a3      	cmp	r3, r4
 800fdb6:	d3f3      	bcc.n	800fda0 <__mcmp+0x18>
 800fdb8:	e7fb      	b.n	800fdb2 <__mcmp+0x2a>
 800fdba:	2001      	movs	r0, #1
 800fdbc:	e7f9      	b.n	800fdb2 <__mcmp+0x2a>
	...

0800fdc0 <__mdiff>:
 800fdc0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fdc4:	4689      	mov	r9, r1
 800fdc6:	4606      	mov	r6, r0
 800fdc8:	4611      	mov	r1, r2
 800fdca:	4648      	mov	r0, r9
 800fdcc:	4614      	mov	r4, r2
 800fdce:	f7ff ffdb 	bl	800fd88 <__mcmp>
 800fdd2:	1e05      	subs	r5, r0, #0
 800fdd4:	d112      	bne.n	800fdfc <__mdiff+0x3c>
 800fdd6:	4629      	mov	r1, r5
 800fdd8:	4630      	mov	r0, r6
 800fdda:	f7ff fd19 	bl	800f810 <_Balloc>
 800fdde:	4602      	mov	r2, r0
 800fde0:	b928      	cbnz	r0, 800fdee <__mdiff+0x2e>
 800fde2:	4b3f      	ldr	r3, [pc, #252]	@ (800fee0 <__mdiff+0x120>)
 800fde4:	f240 2137 	movw	r1, #567	@ 0x237
 800fde8:	483e      	ldr	r0, [pc, #248]	@ (800fee4 <__mdiff+0x124>)
 800fdea:	f001 fa29 	bl	8011240 <__assert_func>
 800fdee:	2301      	movs	r3, #1
 800fdf0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fdf4:	4610      	mov	r0, r2
 800fdf6:	b003      	add	sp, #12
 800fdf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdfc:	bfbc      	itt	lt
 800fdfe:	464b      	movlt	r3, r9
 800fe00:	46a1      	movlt	r9, r4
 800fe02:	4630      	mov	r0, r6
 800fe04:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800fe08:	bfba      	itte	lt
 800fe0a:	461c      	movlt	r4, r3
 800fe0c:	2501      	movlt	r5, #1
 800fe0e:	2500      	movge	r5, #0
 800fe10:	f7ff fcfe 	bl	800f810 <_Balloc>
 800fe14:	4602      	mov	r2, r0
 800fe16:	b918      	cbnz	r0, 800fe20 <__mdiff+0x60>
 800fe18:	4b31      	ldr	r3, [pc, #196]	@ (800fee0 <__mdiff+0x120>)
 800fe1a:	f240 2145 	movw	r1, #581	@ 0x245
 800fe1e:	e7e3      	b.n	800fde8 <__mdiff+0x28>
 800fe20:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800fe24:	6926      	ldr	r6, [r4, #16]
 800fe26:	60c5      	str	r5, [r0, #12]
 800fe28:	f109 0310 	add.w	r3, r9, #16
 800fe2c:	f109 0514 	add.w	r5, r9, #20
 800fe30:	f104 0e14 	add.w	lr, r4, #20
 800fe34:	f100 0b14 	add.w	fp, r0, #20
 800fe38:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800fe3c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800fe40:	9301      	str	r3, [sp, #4]
 800fe42:	46d9      	mov	r9, fp
 800fe44:	f04f 0c00 	mov.w	ip, #0
 800fe48:	9b01      	ldr	r3, [sp, #4]
 800fe4a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800fe4e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800fe52:	9301      	str	r3, [sp, #4]
 800fe54:	fa1f f38a 	uxth.w	r3, sl
 800fe58:	4619      	mov	r1, r3
 800fe5a:	b283      	uxth	r3, r0
 800fe5c:	1acb      	subs	r3, r1, r3
 800fe5e:	0c00      	lsrs	r0, r0, #16
 800fe60:	4463      	add	r3, ip
 800fe62:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800fe66:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800fe6a:	b29b      	uxth	r3, r3
 800fe6c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800fe70:	4576      	cmp	r6, lr
 800fe72:	f849 3b04 	str.w	r3, [r9], #4
 800fe76:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fe7a:	d8e5      	bhi.n	800fe48 <__mdiff+0x88>
 800fe7c:	1b33      	subs	r3, r6, r4
 800fe7e:	3b15      	subs	r3, #21
 800fe80:	f023 0303 	bic.w	r3, r3, #3
 800fe84:	3415      	adds	r4, #21
 800fe86:	3304      	adds	r3, #4
 800fe88:	42a6      	cmp	r6, r4
 800fe8a:	bf38      	it	cc
 800fe8c:	2304      	movcc	r3, #4
 800fe8e:	441d      	add	r5, r3
 800fe90:	445b      	add	r3, fp
 800fe92:	461e      	mov	r6, r3
 800fe94:	462c      	mov	r4, r5
 800fe96:	4544      	cmp	r4, r8
 800fe98:	d30e      	bcc.n	800feb8 <__mdiff+0xf8>
 800fe9a:	f108 0103 	add.w	r1, r8, #3
 800fe9e:	1b49      	subs	r1, r1, r5
 800fea0:	f021 0103 	bic.w	r1, r1, #3
 800fea4:	3d03      	subs	r5, #3
 800fea6:	45a8      	cmp	r8, r5
 800fea8:	bf38      	it	cc
 800feaa:	2100      	movcc	r1, #0
 800feac:	440b      	add	r3, r1
 800feae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800feb2:	b191      	cbz	r1, 800feda <__mdiff+0x11a>
 800feb4:	6117      	str	r7, [r2, #16]
 800feb6:	e79d      	b.n	800fdf4 <__mdiff+0x34>
 800feb8:	f854 1b04 	ldr.w	r1, [r4], #4
 800febc:	46e6      	mov	lr, ip
 800febe:	0c08      	lsrs	r0, r1, #16
 800fec0:	fa1c fc81 	uxtah	ip, ip, r1
 800fec4:	4471      	add	r1, lr
 800fec6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800feca:	b289      	uxth	r1, r1
 800fecc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fed0:	f846 1b04 	str.w	r1, [r6], #4
 800fed4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fed8:	e7dd      	b.n	800fe96 <__mdiff+0xd6>
 800feda:	3f01      	subs	r7, #1
 800fedc:	e7e7      	b.n	800feae <__mdiff+0xee>
 800fede:	bf00      	nop
 800fee0:	08012139 	.word	0x08012139
 800fee4:	0801214a 	.word	0x0801214a

0800fee8 <__ulp>:
 800fee8:	b082      	sub	sp, #8
 800feea:	ed8d 0b00 	vstr	d0, [sp]
 800feee:	9a01      	ldr	r2, [sp, #4]
 800fef0:	4b0f      	ldr	r3, [pc, #60]	@ (800ff30 <__ulp+0x48>)
 800fef2:	4013      	ands	r3, r2
 800fef4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	dc08      	bgt.n	800ff0e <__ulp+0x26>
 800fefc:	425b      	negs	r3, r3
 800fefe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ff02:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ff06:	da04      	bge.n	800ff12 <__ulp+0x2a>
 800ff08:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ff0c:	4113      	asrs	r3, r2
 800ff0e:	2200      	movs	r2, #0
 800ff10:	e008      	b.n	800ff24 <__ulp+0x3c>
 800ff12:	f1a2 0314 	sub.w	r3, r2, #20
 800ff16:	2b1e      	cmp	r3, #30
 800ff18:	bfda      	itte	le
 800ff1a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ff1e:	40da      	lsrle	r2, r3
 800ff20:	2201      	movgt	r2, #1
 800ff22:	2300      	movs	r3, #0
 800ff24:	4619      	mov	r1, r3
 800ff26:	4610      	mov	r0, r2
 800ff28:	ec41 0b10 	vmov	d0, r0, r1
 800ff2c:	b002      	add	sp, #8
 800ff2e:	4770      	bx	lr
 800ff30:	7ff00000 	.word	0x7ff00000

0800ff34 <__b2d>:
 800ff34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff38:	6906      	ldr	r6, [r0, #16]
 800ff3a:	f100 0814 	add.w	r8, r0, #20
 800ff3e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ff42:	1f37      	subs	r7, r6, #4
 800ff44:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ff48:	4610      	mov	r0, r2
 800ff4a:	f7ff fd53 	bl	800f9f4 <__hi0bits>
 800ff4e:	f1c0 0320 	rsb	r3, r0, #32
 800ff52:	280a      	cmp	r0, #10
 800ff54:	600b      	str	r3, [r1, #0]
 800ff56:	491b      	ldr	r1, [pc, #108]	@ (800ffc4 <__b2d+0x90>)
 800ff58:	dc15      	bgt.n	800ff86 <__b2d+0x52>
 800ff5a:	f1c0 0c0b 	rsb	ip, r0, #11
 800ff5e:	fa22 f30c 	lsr.w	r3, r2, ip
 800ff62:	45b8      	cmp	r8, r7
 800ff64:	ea43 0501 	orr.w	r5, r3, r1
 800ff68:	bf34      	ite	cc
 800ff6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ff6e:	2300      	movcs	r3, #0
 800ff70:	3015      	adds	r0, #21
 800ff72:	fa02 f000 	lsl.w	r0, r2, r0
 800ff76:	fa23 f30c 	lsr.w	r3, r3, ip
 800ff7a:	4303      	orrs	r3, r0
 800ff7c:	461c      	mov	r4, r3
 800ff7e:	ec45 4b10 	vmov	d0, r4, r5
 800ff82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff86:	45b8      	cmp	r8, r7
 800ff88:	bf3a      	itte	cc
 800ff8a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ff8e:	f1a6 0708 	subcc.w	r7, r6, #8
 800ff92:	2300      	movcs	r3, #0
 800ff94:	380b      	subs	r0, #11
 800ff96:	d012      	beq.n	800ffbe <__b2d+0x8a>
 800ff98:	f1c0 0120 	rsb	r1, r0, #32
 800ff9c:	fa23 f401 	lsr.w	r4, r3, r1
 800ffa0:	4082      	lsls	r2, r0
 800ffa2:	4322      	orrs	r2, r4
 800ffa4:	4547      	cmp	r7, r8
 800ffa6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800ffaa:	bf8c      	ite	hi
 800ffac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ffb0:	2200      	movls	r2, #0
 800ffb2:	4083      	lsls	r3, r0
 800ffb4:	40ca      	lsrs	r2, r1
 800ffb6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ffba:	4313      	orrs	r3, r2
 800ffbc:	e7de      	b.n	800ff7c <__b2d+0x48>
 800ffbe:	ea42 0501 	orr.w	r5, r2, r1
 800ffc2:	e7db      	b.n	800ff7c <__b2d+0x48>
 800ffc4:	3ff00000 	.word	0x3ff00000

0800ffc8 <__d2b>:
 800ffc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ffcc:	460f      	mov	r7, r1
 800ffce:	2101      	movs	r1, #1
 800ffd0:	ec59 8b10 	vmov	r8, r9, d0
 800ffd4:	4616      	mov	r6, r2
 800ffd6:	f7ff fc1b 	bl	800f810 <_Balloc>
 800ffda:	4604      	mov	r4, r0
 800ffdc:	b930      	cbnz	r0, 800ffec <__d2b+0x24>
 800ffde:	4602      	mov	r2, r0
 800ffe0:	4b23      	ldr	r3, [pc, #140]	@ (8010070 <__d2b+0xa8>)
 800ffe2:	4824      	ldr	r0, [pc, #144]	@ (8010074 <__d2b+0xac>)
 800ffe4:	f240 310f 	movw	r1, #783	@ 0x30f
 800ffe8:	f001 f92a 	bl	8011240 <__assert_func>
 800ffec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fff0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fff4:	b10d      	cbz	r5, 800fffa <__d2b+0x32>
 800fff6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fffa:	9301      	str	r3, [sp, #4]
 800fffc:	f1b8 0300 	subs.w	r3, r8, #0
 8010000:	d023      	beq.n	801004a <__d2b+0x82>
 8010002:	4668      	mov	r0, sp
 8010004:	9300      	str	r3, [sp, #0]
 8010006:	f7ff fd14 	bl	800fa32 <__lo0bits>
 801000a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801000e:	b1d0      	cbz	r0, 8010046 <__d2b+0x7e>
 8010010:	f1c0 0320 	rsb	r3, r0, #32
 8010014:	fa02 f303 	lsl.w	r3, r2, r3
 8010018:	430b      	orrs	r3, r1
 801001a:	40c2      	lsrs	r2, r0
 801001c:	6163      	str	r3, [r4, #20]
 801001e:	9201      	str	r2, [sp, #4]
 8010020:	9b01      	ldr	r3, [sp, #4]
 8010022:	61a3      	str	r3, [r4, #24]
 8010024:	2b00      	cmp	r3, #0
 8010026:	bf0c      	ite	eq
 8010028:	2201      	moveq	r2, #1
 801002a:	2202      	movne	r2, #2
 801002c:	6122      	str	r2, [r4, #16]
 801002e:	b1a5      	cbz	r5, 801005a <__d2b+0x92>
 8010030:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010034:	4405      	add	r5, r0
 8010036:	603d      	str	r5, [r7, #0]
 8010038:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801003c:	6030      	str	r0, [r6, #0]
 801003e:	4620      	mov	r0, r4
 8010040:	b003      	add	sp, #12
 8010042:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010046:	6161      	str	r1, [r4, #20]
 8010048:	e7ea      	b.n	8010020 <__d2b+0x58>
 801004a:	a801      	add	r0, sp, #4
 801004c:	f7ff fcf1 	bl	800fa32 <__lo0bits>
 8010050:	9b01      	ldr	r3, [sp, #4]
 8010052:	6163      	str	r3, [r4, #20]
 8010054:	3020      	adds	r0, #32
 8010056:	2201      	movs	r2, #1
 8010058:	e7e8      	b.n	801002c <__d2b+0x64>
 801005a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801005e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010062:	6038      	str	r0, [r7, #0]
 8010064:	6918      	ldr	r0, [r3, #16]
 8010066:	f7ff fcc5 	bl	800f9f4 <__hi0bits>
 801006a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801006e:	e7e5      	b.n	801003c <__d2b+0x74>
 8010070:	08012139 	.word	0x08012139
 8010074:	0801214a 	.word	0x0801214a

08010078 <__ratio>:
 8010078:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801007c:	4688      	mov	r8, r1
 801007e:	4669      	mov	r1, sp
 8010080:	4681      	mov	r9, r0
 8010082:	f7ff ff57 	bl	800ff34 <__b2d>
 8010086:	a901      	add	r1, sp, #4
 8010088:	4640      	mov	r0, r8
 801008a:	ec55 4b10 	vmov	r4, r5, d0
 801008e:	f7ff ff51 	bl	800ff34 <__b2d>
 8010092:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8010096:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801009a:	1ad2      	subs	r2, r2, r3
 801009c:	e9dd 3100 	ldrd	r3, r1, [sp]
 80100a0:	1a5b      	subs	r3, r3, r1
 80100a2:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80100a6:	ec57 6b10 	vmov	r6, r7, d0
 80100aa:	2b00      	cmp	r3, #0
 80100ac:	bfd6      	itet	le
 80100ae:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80100b2:	462a      	movgt	r2, r5
 80100b4:	463a      	movle	r2, r7
 80100b6:	46ab      	mov	fp, r5
 80100b8:	46a2      	mov	sl, r4
 80100ba:	bfce      	itee	gt
 80100bc:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80100c0:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80100c4:	ee00 3a90 	vmovle	s1, r3
 80100c8:	ec4b ab17 	vmov	d7, sl, fp
 80100cc:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80100d0:	b003      	add	sp, #12
 80100d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080100d6 <__copybits>:
 80100d6:	3901      	subs	r1, #1
 80100d8:	b570      	push	{r4, r5, r6, lr}
 80100da:	1149      	asrs	r1, r1, #5
 80100dc:	6914      	ldr	r4, [r2, #16]
 80100de:	3101      	adds	r1, #1
 80100e0:	f102 0314 	add.w	r3, r2, #20
 80100e4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80100e8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80100ec:	1f05      	subs	r5, r0, #4
 80100ee:	42a3      	cmp	r3, r4
 80100f0:	d30c      	bcc.n	801010c <__copybits+0x36>
 80100f2:	1aa3      	subs	r3, r4, r2
 80100f4:	3b11      	subs	r3, #17
 80100f6:	f023 0303 	bic.w	r3, r3, #3
 80100fa:	3211      	adds	r2, #17
 80100fc:	42a2      	cmp	r2, r4
 80100fe:	bf88      	it	hi
 8010100:	2300      	movhi	r3, #0
 8010102:	4418      	add	r0, r3
 8010104:	2300      	movs	r3, #0
 8010106:	4288      	cmp	r0, r1
 8010108:	d305      	bcc.n	8010116 <__copybits+0x40>
 801010a:	bd70      	pop	{r4, r5, r6, pc}
 801010c:	f853 6b04 	ldr.w	r6, [r3], #4
 8010110:	f845 6f04 	str.w	r6, [r5, #4]!
 8010114:	e7eb      	b.n	80100ee <__copybits+0x18>
 8010116:	f840 3b04 	str.w	r3, [r0], #4
 801011a:	e7f4      	b.n	8010106 <__copybits+0x30>

0801011c <__any_on>:
 801011c:	f100 0214 	add.w	r2, r0, #20
 8010120:	6900      	ldr	r0, [r0, #16]
 8010122:	114b      	asrs	r3, r1, #5
 8010124:	4298      	cmp	r0, r3
 8010126:	b510      	push	{r4, lr}
 8010128:	db11      	blt.n	801014e <__any_on+0x32>
 801012a:	dd0a      	ble.n	8010142 <__any_on+0x26>
 801012c:	f011 011f 	ands.w	r1, r1, #31
 8010130:	d007      	beq.n	8010142 <__any_on+0x26>
 8010132:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010136:	fa24 f001 	lsr.w	r0, r4, r1
 801013a:	fa00 f101 	lsl.w	r1, r0, r1
 801013e:	428c      	cmp	r4, r1
 8010140:	d10b      	bne.n	801015a <__any_on+0x3e>
 8010142:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010146:	4293      	cmp	r3, r2
 8010148:	d803      	bhi.n	8010152 <__any_on+0x36>
 801014a:	2000      	movs	r0, #0
 801014c:	bd10      	pop	{r4, pc}
 801014e:	4603      	mov	r3, r0
 8010150:	e7f7      	b.n	8010142 <__any_on+0x26>
 8010152:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010156:	2900      	cmp	r1, #0
 8010158:	d0f5      	beq.n	8010146 <__any_on+0x2a>
 801015a:	2001      	movs	r0, #1
 801015c:	e7f6      	b.n	801014c <__any_on+0x30>

0801015e <sulp>:
 801015e:	b570      	push	{r4, r5, r6, lr}
 8010160:	4604      	mov	r4, r0
 8010162:	460d      	mov	r5, r1
 8010164:	4616      	mov	r6, r2
 8010166:	ec45 4b10 	vmov	d0, r4, r5
 801016a:	f7ff febd 	bl	800fee8 <__ulp>
 801016e:	b17e      	cbz	r6, 8010190 <sulp+0x32>
 8010170:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010174:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010178:	2b00      	cmp	r3, #0
 801017a:	dd09      	ble.n	8010190 <sulp+0x32>
 801017c:	051b      	lsls	r3, r3, #20
 801017e:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 8010182:	2000      	movs	r0, #0
 8010184:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 8010188:	ec41 0b17 	vmov	d7, r0, r1
 801018c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8010190:	bd70      	pop	{r4, r5, r6, pc}
 8010192:	0000      	movs	r0, r0
 8010194:	0000      	movs	r0, r0
	...

08010198 <_strtod_l>:
 8010198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801019c:	ed2d 8b0a 	vpush	{d8-d12}
 80101a0:	b097      	sub	sp, #92	@ 0x5c
 80101a2:	4688      	mov	r8, r1
 80101a4:	920e      	str	r2, [sp, #56]	@ 0x38
 80101a6:	2200      	movs	r2, #0
 80101a8:	9212      	str	r2, [sp, #72]	@ 0x48
 80101aa:	9005      	str	r0, [sp, #20]
 80101ac:	f04f 0a00 	mov.w	sl, #0
 80101b0:	f04f 0b00 	mov.w	fp, #0
 80101b4:	460a      	mov	r2, r1
 80101b6:	9211      	str	r2, [sp, #68]	@ 0x44
 80101b8:	7811      	ldrb	r1, [r2, #0]
 80101ba:	292b      	cmp	r1, #43	@ 0x2b
 80101bc:	d04c      	beq.n	8010258 <_strtod_l+0xc0>
 80101be:	d839      	bhi.n	8010234 <_strtod_l+0x9c>
 80101c0:	290d      	cmp	r1, #13
 80101c2:	d833      	bhi.n	801022c <_strtod_l+0x94>
 80101c4:	2908      	cmp	r1, #8
 80101c6:	d833      	bhi.n	8010230 <_strtod_l+0x98>
 80101c8:	2900      	cmp	r1, #0
 80101ca:	d03c      	beq.n	8010246 <_strtod_l+0xae>
 80101cc:	2200      	movs	r2, #0
 80101ce:	9208      	str	r2, [sp, #32]
 80101d0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 80101d2:	782a      	ldrb	r2, [r5, #0]
 80101d4:	2a30      	cmp	r2, #48	@ 0x30
 80101d6:	f040 80b7 	bne.w	8010348 <_strtod_l+0x1b0>
 80101da:	786a      	ldrb	r2, [r5, #1]
 80101dc:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80101e0:	2a58      	cmp	r2, #88	@ 0x58
 80101e2:	d170      	bne.n	80102c6 <_strtod_l+0x12e>
 80101e4:	9302      	str	r3, [sp, #8]
 80101e6:	9b08      	ldr	r3, [sp, #32]
 80101e8:	9301      	str	r3, [sp, #4]
 80101ea:	ab12      	add	r3, sp, #72	@ 0x48
 80101ec:	9300      	str	r3, [sp, #0]
 80101ee:	4a90      	ldr	r2, [pc, #576]	@ (8010430 <_strtod_l+0x298>)
 80101f0:	9805      	ldr	r0, [sp, #20]
 80101f2:	ab13      	add	r3, sp, #76	@ 0x4c
 80101f4:	a911      	add	r1, sp, #68	@ 0x44
 80101f6:	f001 f8bd 	bl	8011374 <__gethex>
 80101fa:	f010 060f 	ands.w	r6, r0, #15
 80101fe:	4604      	mov	r4, r0
 8010200:	d005      	beq.n	801020e <_strtod_l+0x76>
 8010202:	2e06      	cmp	r6, #6
 8010204:	d12a      	bne.n	801025c <_strtod_l+0xc4>
 8010206:	3501      	adds	r5, #1
 8010208:	2300      	movs	r3, #0
 801020a:	9511      	str	r5, [sp, #68]	@ 0x44
 801020c:	9308      	str	r3, [sp, #32]
 801020e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010210:	2b00      	cmp	r3, #0
 8010212:	f040 8537 	bne.w	8010c84 <_strtod_l+0xaec>
 8010216:	9b08      	ldr	r3, [sp, #32]
 8010218:	ec4b ab10 	vmov	d0, sl, fp
 801021c:	b1cb      	cbz	r3, 8010252 <_strtod_l+0xba>
 801021e:	eeb1 0b40 	vneg.f64	d0, d0
 8010222:	b017      	add	sp, #92	@ 0x5c
 8010224:	ecbd 8b0a 	vpop	{d8-d12}
 8010228:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801022c:	2920      	cmp	r1, #32
 801022e:	d1cd      	bne.n	80101cc <_strtod_l+0x34>
 8010230:	3201      	adds	r2, #1
 8010232:	e7c0      	b.n	80101b6 <_strtod_l+0x1e>
 8010234:	292d      	cmp	r1, #45	@ 0x2d
 8010236:	d1c9      	bne.n	80101cc <_strtod_l+0x34>
 8010238:	2101      	movs	r1, #1
 801023a:	9108      	str	r1, [sp, #32]
 801023c:	1c51      	adds	r1, r2, #1
 801023e:	9111      	str	r1, [sp, #68]	@ 0x44
 8010240:	7852      	ldrb	r2, [r2, #1]
 8010242:	2a00      	cmp	r2, #0
 8010244:	d1c4      	bne.n	80101d0 <_strtod_l+0x38>
 8010246:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010248:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801024c:	2b00      	cmp	r3, #0
 801024e:	f040 8517 	bne.w	8010c80 <_strtod_l+0xae8>
 8010252:	ec4b ab10 	vmov	d0, sl, fp
 8010256:	e7e4      	b.n	8010222 <_strtod_l+0x8a>
 8010258:	2100      	movs	r1, #0
 801025a:	e7ee      	b.n	801023a <_strtod_l+0xa2>
 801025c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801025e:	b13a      	cbz	r2, 8010270 <_strtod_l+0xd8>
 8010260:	2135      	movs	r1, #53	@ 0x35
 8010262:	a814      	add	r0, sp, #80	@ 0x50
 8010264:	f7ff ff37 	bl	80100d6 <__copybits>
 8010268:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801026a:	9805      	ldr	r0, [sp, #20]
 801026c:	f7ff fb10 	bl	800f890 <_Bfree>
 8010270:	1e73      	subs	r3, r6, #1
 8010272:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8010274:	2b04      	cmp	r3, #4
 8010276:	d806      	bhi.n	8010286 <_strtod_l+0xee>
 8010278:	e8df f003 	tbb	[pc, r3]
 801027c:	201d0314 	.word	0x201d0314
 8010280:	14          	.byte	0x14
 8010281:	00          	.byte	0x00
 8010282:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 8010286:	05e3      	lsls	r3, r4, #23
 8010288:	bf48      	it	mi
 801028a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801028e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010292:	0d1b      	lsrs	r3, r3, #20
 8010294:	051b      	lsls	r3, r3, #20
 8010296:	2b00      	cmp	r3, #0
 8010298:	d1b9      	bne.n	801020e <_strtod_l+0x76>
 801029a:	f7fe fc45 	bl	800eb28 <__errno>
 801029e:	2322      	movs	r3, #34	@ 0x22
 80102a0:	6003      	str	r3, [r0, #0]
 80102a2:	e7b4      	b.n	801020e <_strtod_l+0x76>
 80102a4:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 80102a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80102ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80102b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80102b4:	e7e7      	b.n	8010286 <_strtod_l+0xee>
 80102b6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8010438 <_strtod_l+0x2a0>
 80102ba:	e7e4      	b.n	8010286 <_strtod_l+0xee>
 80102bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80102c0:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80102c4:	e7df      	b.n	8010286 <_strtod_l+0xee>
 80102c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80102c8:	1c5a      	adds	r2, r3, #1
 80102ca:	9211      	str	r2, [sp, #68]	@ 0x44
 80102cc:	785b      	ldrb	r3, [r3, #1]
 80102ce:	2b30      	cmp	r3, #48	@ 0x30
 80102d0:	d0f9      	beq.n	80102c6 <_strtod_l+0x12e>
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d09b      	beq.n	801020e <_strtod_l+0x76>
 80102d6:	2301      	movs	r3, #1
 80102d8:	9307      	str	r3, [sp, #28]
 80102da:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80102dc:	930a      	str	r3, [sp, #40]	@ 0x28
 80102de:	2300      	movs	r3, #0
 80102e0:	9306      	str	r3, [sp, #24]
 80102e2:	4699      	mov	r9, r3
 80102e4:	461d      	mov	r5, r3
 80102e6:	220a      	movs	r2, #10
 80102e8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 80102ea:	7804      	ldrb	r4, [r0, #0]
 80102ec:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 80102f0:	b2d9      	uxtb	r1, r3
 80102f2:	2909      	cmp	r1, #9
 80102f4:	d92a      	bls.n	801034c <_strtod_l+0x1b4>
 80102f6:	494f      	ldr	r1, [pc, #316]	@ (8010434 <_strtod_l+0x29c>)
 80102f8:	2201      	movs	r2, #1
 80102fa:	f000 ff87 	bl	801120c <strncmp>
 80102fe:	b398      	cbz	r0, 8010368 <_strtod_l+0x1d0>
 8010300:	2000      	movs	r0, #0
 8010302:	4622      	mov	r2, r4
 8010304:	462b      	mov	r3, r5
 8010306:	4607      	mov	r7, r0
 8010308:	4601      	mov	r1, r0
 801030a:	2a65      	cmp	r2, #101	@ 0x65
 801030c:	d001      	beq.n	8010312 <_strtod_l+0x17a>
 801030e:	2a45      	cmp	r2, #69	@ 0x45
 8010310:	d118      	bne.n	8010344 <_strtod_l+0x1ac>
 8010312:	b91b      	cbnz	r3, 801031c <_strtod_l+0x184>
 8010314:	9b07      	ldr	r3, [sp, #28]
 8010316:	4303      	orrs	r3, r0
 8010318:	d095      	beq.n	8010246 <_strtod_l+0xae>
 801031a:	2300      	movs	r3, #0
 801031c:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 8010320:	f108 0201 	add.w	r2, r8, #1
 8010324:	9211      	str	r2, [sp, #68]	@ 0x44
 8010326:	f898 2001 	ldrb.w	r2, [r8, #1]
 801032a:	2a2b      	cmp	r2, #43	@ 0x2b
 801032c:	d074      	beq.n	8010418 <_strtod_l+0x280>
 801032e:	2a2d      	cmp	r2, #45	@ 0x2d
 8010330:	d07a      	beq.n	8010428 <_strtod_l+0x290>
 8010332:	f04f 0e00 	mov.w	lr, #0
 8010336:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801033a:	2c09      	cmp	r4, #9
 801033c:	f240 8082 	bls.w	8010444 <_strtod_l+0x2ac>
 8010340:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 8010344:	2400      	movs	r4, #0
 8010346:	e09d      	b.n	8010484 <_strtod_l+0x2ec>
 8010348:	2300      	movs	r3, #0
 801034a:	e7c5      	b.n	80102d8 <_strtod_l+0x140>
 801034c:	2d08      	cmp	r5, #8
 801034e:	bfc8      	it	gt
 8010350:	9906      	ldrgt	r1, [sp, #24]
 8010352:	f100 0001 	add.w	r0, r0, #1
 8010356:	bfca      	itet	gt
 8010358:	fb02 3301 	mlagt	r3, r2, r1, r3
 801035c:	fb02 3909 	mlale	r9, r2, r9, r3
 8010360:	9306      	strgt	r3, [sp, #24]
 8010362:	3501      	adds	r5, #1
 8010364:	9011      	str	r0, [sp, #68]	@ 0x44
 8010366:	e7bf      	b.n	80102e8 <_strtod_l+0x150>
 8010368:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801036a:	1c5a      	adds	r2, r3, #1
 801036c:	9211      	str	r2, [sp, #68]	@ 0x44
 801036e:	785a      	ldrb	r2, [r3, #1]
 8010370:	b3bd      	cbz	r5, 80103e2 <_strtod_l+0x24a>
 8010372:	4607      	mov	r7, r0
 8010374:	462b      	mov	r3, r5
 8010376:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801037a:	2909      	cmp	r1, #9
 801037c:	d912      	bls.n	80103a4 <_strtod_l+0x20c>
 801037e:	2101      	movs	r1, #1
 8010380:	e7c3      	b.n	801030a <_strtod_l+0x172>
 8010382:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010384:	1c5a      	adds	r2, r3, #1
 8010386:	9211      	str	r2, [sp, #68]	@ 0x44
 8010388:	785a      	ldrb	r2, [r3, #1]
 801038a:	3001      	adds	r0, #1
 801038c:	2a30      	cmp	r2, #48	@ 0x30
 801038e:	d0f8      	beq.n	8010382 <_strtod_l+0x1ea>
 8010390:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8010394:	2b08      	cmp	r3, #8
 8010396:	f200 847a 	bhi.w	8010c8e <_strtod_l+0xaf6>
 801039a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801039c:	930a      	str	r3, [sp, #40]	@ 0x28
 801039e:	4607      	mov	r7, r0
 80103a0:	2000      	movs	r0, #0
 80103a2:	4603      	mov	r3, r0
 80103a4:	3a30      	subs	r2, #48	@ 0x30
 80103a6:	f100 0101 	add.w	r1, r0, #1
 80103aa:	d014      	beq.n	80103d6 <_strtod_l+0x23e>
 80103ac:	440f      	add	r7, r1
 80103ae:	469c      	mov	ip, r3
 80103b0:	f04f 0e0a 	mov.w	lr, #10
 80103b4:	f10c 0401 	add.w	r4, ip, #1
 80103b8:	1ae6      	subs	r6, r4, r3
 80103ba:	42b1      	cmp	r1, r6
 80103bc:	dc13      	bgt.n	80103e6 <_strtod_l+0x24e>
 80103be:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80103c2:	1819      	adds	r1, r3, r0
 80103c4:	2908      	cmp	r1, #8
 80103c6:	f103 0301 	add.w	r3, r3, #1
 80103ca:	4403      	add	r3, r0
 80103cc:	dc19      	bgt.n	8010402 <_strtod_l+0x26a>
 80103ce:	210a      	movs	r1, #10
 80103d0:	fb01 2909 	mla	r9, r1, r9, r2
 80103d4:	2100      	movs	r1, #0
 80103d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80103d8:	1c50      	adds	r0, r2, #1
 80103da:	9011      	str	r0, [sp, #68]	@ 0x44
 80103dc:	7852      	ldrb	r2, [r2, #1]
 80103de:	4608      	mov	r0, r1
 80103e0:	e7c9      	b.n	8010376 <_strtod_l+0x1de>
 80103e2:	4628      	mov	r0, r5
 80103e4:	e7d2      	b.n	801038c <_strtod_l+0x1f4>
 80103e6:	f1bc 0f08 	cmp.w	ip, #8
 80103ea:	dc03      	bgt.n	80103f4 <_strtod_l+0x25c>
 80103ec:	fb0e f909 	mul.w	r9, lr, r9
 80103f0:	46a4      	mov	ip, r4
 80103f2:	e7df      	b.n	80103b4 <_strtod_l+0x21c>
 80103f4:	2c10      	cmp	r4, #16
 80103f6:	bfde      	ittt	le
 80103f8:	9e06      	ldrle	r6, [sp, #24]
 80103fa:	fb0e f606 	mulle.w	r6, lr, r6
 80103fe:	9606      	strle	r6, [sp, #24]
 8010400:	e7f6      	b.n	80103f0 <_strtod_l+0x258>
 8010402:	290f      	cmp	r1, #15
 8010404:	bfdf      	itttt	le
 8010406:	9806      	ldrle	r0, [sp, #24]
 8010408:	210a      	movle	r1, #10
 801040a:	fb01 2200 	mlale	r2, r1, r0, r2
 801040e:	9206      	strle	r2, [sp, #24]
 8010410:	e7e0      	b.n	80103d4 <_strtod_l+0x23c>
 8010412:	2700      	movs	r7, #0
 8010414:	2101      	movs	r1, #1
 8010416:	e77d      	b.n	8010314 <_strtod_l+0x17c>
 8010418:	f04f 0e00 	mov.w	lr, #0
 801041c:	f108 0202 	add.w	r2, r8, #2
 8010420:	9211      	str	r2, [sp, #68]	@ 0x44
 8010422:	f898 2002 	ldrb.w	r2, [r8, #2]
 8010426:	e786      	b.n	8010336 <_strtod_l+0x19e>
 8010428:	f04f 0e01 	mov.w	lr, #1
 801042c:	e7f6      	b.n	801041c <_strtod_l+0x284>
 801042e:	bf00      	nop
 8010430:	0801236c 	.word	0x0801236c
 8010434:	080121a3 	.word	0x080121a3
 8010438:	7ff00000 	.word	0x7ff00000
 801043c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801043e:	1c54      	adds	r4, r2, #1
 8010440:	9411      	str	r4, [sp, #68]	@ 0x44
 8010442:	7852      	ldrb	r2, [r2, #1]
 8010444:	2a30      	cmp	r2, #48	@ 0x30
 8010446:	d0f9      	beq.n	801043c <_strtod_l+0x2a4>
 8010448:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801044c:	2c08      	cmp	r4, #8
 801044e:	f63f af79 	bhi.w	8010344 <_strtod_l+0x1ac>
 8010452:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 8010456:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010458:	9209      	str	r2, [sp, #36]	@ 0x24
 801045a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801045c:	1c54      	adds	r4, r2, #1
 801045e:	9411      	str	r4, [sp, #68]	@ 0x44
 8010460:	7852      	ldrb	r2, [r2, #1]
 8010462:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 8010466:	2e09      	cmp	r6, #9
 8010468:	d937      	bls.n	80104da <_strtod_l+0x342>
 801046a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801046c:	1ba4      	subs	r4, r4, r6
 801046e:	2c08      	cmp	r4, #8
 8010470:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 8010474:	dc02      	bgt.n	801047c <_strtod_l+0x2e4>
 8010476:	4564      	cmp	r4, ip
 8010478:	bfa8      	it	ge
 801047a:	4664      	movge	r4, ip
 801047c:	f1be 0f00 	cmp.w	lr, #0
 8010480:	d000      	beq.n	8010484 <_strtod_l+0x2ec>
 8010482:	4264      	negs	r4, r4
 8010484:	2b00      	cmp	r3, #0
 8010486:	d14d      	bne.n	8010524 <_strtod_l+0x38c>
 8010488:	9b07      	ldr	r3, [sp, #28]
 801048a:	4318      	orrs	r0, r3
 801048c:	f47f aebf 	bne.w	801020e <_strtod_l+0x76>
 8010490:	2900      	cmp	r1, #0
 8010492:	f47f aed8 	bne.w	8010246 <_strtod_l+0xae>
 8010496:	2a69      	cmp	r2, #105	@ 0x69
 8010498:	d027      	beq.n	80104ea <_strtod_l+0x352>
 801049a:	dc24      	bgt.n	80104e6 <_strtod_l+0x34e>
 801049c:	2a49      	cmp	r2, #73	@ 0x49
 801049e:	d024      	beq.n	80104ea <_strtod_l+0x352>
 80104a0:	2a4e      	cmp	r2, #78	@ 0x4e
 80104a2:	f47f aed0 	bne.w	8010246 <_strtod_l+0xae>
 80104a6:	4997      	ldr	r1, [pc, #604]	@ (8010704 <_strtod_l+0x56c>)
 80104a8:	a811      	add	r0, sp, #68	@ 0x44
 80104aa:	f001 f985 	bl	80117b8 <__match>
 80104ae:	2800      	cmp	r0, #0
 80104b0:	f43f aec9 	beq.w	8010246 <_strtod_l+0xae>
 80104b4:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80104b6:	781b      	ldrb	r3, [r3, #0]
 80104b8:	2b28      	cmp	r3, #40	@ 0x28
 80104ba:	d12d      	bne.n	8010518 <_strtod_l+0x380>
 80104bc:	4992      	ldr	r1, [pc, #584]	@ (8010708 <_strtod_l+0x570>)
 80104be:	aa14      	add	r2, sp, #80	@ 0x50
 80104c0:	a811      	add	r0, sp, #68	@ 0x44
 80104c2:	f001 f98d 	bl	80117e0 <__hexnan>
 80104c6:	2805      	cmp	r0, #5
 80104c8:	d126      	bne.n	8010518 <_strtod_l+0x380>
 80104ca:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80104cc:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 80104d0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80104d4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80104d8:	e699      	b.n	801020e <_strtod_l+0x76>
 80104da:	240a      	movs	r4, #10
 80104dc:	fb04 2c0c 	mla	ip, r4, ip, r2
 80104e0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 80104e4:	e7b9      	b.n	801045a <_strtod_l+0x2c2>
 80104e6:	2a6e      	cmp	r2, #110	@ 0x6e
 80104e8:	e7db      	b.n	80104a2 <_strtod_l+0x30a>
 80104ea:	4988      	ldr	r1, [pc, #544]	@ (801070c <_strtod_l+0x574>)
 80104ec:	a811      	add	r0, sp, #68	@ 0x44
 80104ee:	f001 f963 	bl	80117b8 <__match>
 80104f2:	2800      	cmp	r0, #0
 80104f4:	f43f aea7 	beq.w	8010246 <_strtod_l+0xae>
 80104f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80104fa:	4985      	ldr	r1, [pc, #532]	@ (8010710 <_strtod_l+0x578>)
 80104fc:	3b01      	subs	r3, #1
 80104fe:	a811      	add	r0, sp, #68	@ 0x44
 8010500:	9311      	str	r3, [sp, #68]	@ 0x44
 8010502:	f001 f959 	bl	80117b8 <__match>
 8010506:	b910      	cbnz	r0, 801050e <_strtod_l+0x376>
 8010508:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801050a:	3301      	adds	r3, #1
 801050c:	9311      	str	r3, [sp, #68]	@ 0x44
 801050e:	f8df b214 	ldr.w	fp, [pc, #532]	@ 8010724 <_strtod_l+0x58c>
 8010512:	f04f 0a00 	mov.w	sl, #0
 8010516:	e67a      	b.n	801020e <_strtod_l+0x76>
 8010518:	487e      	ldr	r0, [pc, #504]	@ (8010714 <_strtod_l+0x57c>)
 801051a:	f000 fe89 	bl	8011230 <nan>
 801051e:	ec5b ab10 	vmov	sl, fp, d0
 8010522:	e674      	b.n	801020e <_strtod_l+0x76>
 8010524:	ee07 9a90 	vmov	s15, r9
 8010528:	1be2      	subs	r2, r4, r7
 801052a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801052e:	2d00      	cmp	r5, #0
 8010530:	bf08      	it	eq
 8010532:	461d      	moveq	r5, r3
 8010534:	2b10      	cmp	r3, #16
 8010536:	9209      	str	r2, [sp, #36]	@ 0x24
 8010538:	461a      	mov	r2, r3
 801053a:	bfa8      	it	ge
 801053c:	2210      	movge	r2, #16
 801053e:	2b09      	cmp	r3, #9
 8010540:	ec5b ab17 	vmov	sl, fp, d7
 8010544:	dc15      	bgt.n	8010572 <_strtod_l+0x3da>
 8010546:	1be1      	subs	r1, r4, r7
 8010548:	2900      	cmp	r1, #0
 801054a:	f43f ae60 	beq.w	801020e <_strtod_l+0x76>
 801054e:	eba4 0107 	sub.w	r1, r4, r7
 8010552:	dd72      	ble.n	801063a <_strtod_l+0x4a2>
 8010554:	2916      	cmp	r1, #22
 8010556:	dc59      	bgt.n	801060c <_strtod_l+0x474>
 8010558:	4b6f      	ldr	r3, [pc, #444]	@ (8010718 <_strtod_l+0x580>)
 801055a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801055c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010560:	ed93 7b00 	vldr	d7, [r3]
 8010564:	ec4b ab16 	vmov	d6, sl, fp
 8010568:	ee27 7b06 	vmul.f64	d7, d7, d6
 801056c:	ec5b ab17 	vmov	sl, fp, d7
 8010570:	e64d      	b.n	801020e <_strtod_l+0x76>
 8010572:	4969      	ldr	r1, [pc, #420]	@ (8010718 <_strtod_l+0x580>)
 8010574:	eddd 6a06 	vldr	s13, [sp, #24]
 8010578:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801057c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 8010580:	2b0f      	cmp	r3, #15
 8010582:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 8010586:	eea7 6b05 	vfma.f64	d6, d7, d5
 801058a:	ec5b ab16 	vmov	sl, fp, d6
 801058e:	ddda      	ble.n	8010546 <_strtod_l+0x3ae>
 8010590:	1a9a      	subs	r2, r3, r2
 8010592:	1be1      	subs	r1, r4, r7
 8010594:	440a      	add	r2, r1
 8010596:	2a00      	cmp	r2, #0
 8010598:	f340 8094 	ble.w	80106c4 <_strtod_l+0x52c>
 801059c:	f012 000f 	ands.w	r0, r2, #15
 80105a0:	d00a      	beq.n	80105b8 <_strtod_l+0x420>
 80105a2:	495d      	ldr	r1, [pc, #372]	@ (8010718 <_strtod_l+0x580>)
 80105a4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80105a8:	ed91 7b00 	vldr	d7, [r1]
 80105ac:	ec4b ab16 	vmov	d6, sl, fp
 80105b0:	ee27 7b06 	vmul.f64	d7, d7, d6
 80105b4:	ec5b ab17 	vmov	sl, fp, d7
 80105b8:	f032 020f 	bics.w	r2, r2, #15
 80105bc:	d073      	beq.n	80106a6 <_strtod_l+0x50e>
 80105be:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 80105c2:	dd47      	ble.n	8010654 <_strtod_l+0x4bc>
 80105c4:	2400      	movs	r4, #0
 80105c6:	4625      	mov	r5, r4
 80105c8:	9407      	str	r4, [sp, #28]
 80105ca:	4626      	mov	r6, r4
 80105cc:	9a05      	ldr	r2, [sp, #20]
 80105ce:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8010724 <_strtod_l+0x58c>
 80105d2:	2322      	movs	r3, #34	@ 0x22
 80105d4:	6013      	str	r3, [r2, #0]
 80105d6:	f04f 0a00 	mov.w	sl, #0
 80105da:	9b07      	ldr	r3, [sp, #28]
 80105dc:	2b00      	cmp	r3, #0
 80105de:	f43f ae16 	beq.w	801020e <_strtod_l+0x76>
 80105e2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80105e4:	9805      	ldr	r0, [sp, #20]
 80105e6:	f7ff f953 	bl	800f890 <_Bfree>
 80105ea:	9805      	ldr	r0, [sp, #20]
 80105ec:	4631      	mov	r1, r6
 80105ee:	f7ff f94f 	bl	800f890 <_Bfree>
 80105f2:	9805      	ldr	r0, [sp, #20]
 80105f4:	4629      	mov	r1, r5
 80105f6:	f7ff f94b 	bl	800f890 <_Bfree>
 80105fa:	9907      	ldr	r1, [sp, #28]
 80105fc:	9805      	ldr	r0, [sp, #20]
 80105fe:	f7ff f947 	bl	800f890 <_Bfree>
 8010602:	9805      	ldr	r0, [sp, #20]
 8010604:	4621      	mov	r1, r4
 8010606:	f7ff f943 	bl	800f890 <_Bfree>
 801060a:	e600      	b.n	801020e <_strtod_l+0x76>
 801060c:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 8010610:	1be0      	subs	r0, r4, r7
 8010612:	4281      	cmp	r1, r0
 8010614:	dbbc      	blt.n	8010590 <_strtod_l+0x3f8>
 8010616:	4a40      	ldr	r2, [pc, #256]	@ (8010718 <_strtod_l+0x580>)
 8010618:	f1c3 030f 	rsb	r3, r3, #15
 801061c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8010620:	ed91 7b00 	vldr	d7, [r1]
 8010624:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010626:	ec4b ab16 	vmov	d6, sl, fp
 801062a:	1acb      	subs	r3, r1, r3
 801062c:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8010630:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010634:	ed92 6b00 	vldr	d6, [r2]
 8010638:	e796      	b.n	8010568 <_strtod_l+0x3d0>
 801063a:	3116      	adds	r1, #22
 801063c:	dba8      	blt.n	8010590 <_strtod_l+0x3f8>
 801063e:	4b36      	ldr	r3, [pc, #216]	@ (8010718 <_strtod_l+0x580>)
 8010640:	1b3c      	subs	r4, r7, r4
 8010642:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8010646:	ed94 7b00 	vldr	d7, [r4]
 801064a:	ec4b ab16 	vmov	d6, sl, fp
 801064e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8010652:	e78b      	b.n	801056c <_strtod_l+0x3d4>
 8010654:	2000      	movs	r0, #0
 8010656:	ec4b ab17 	vmov	d7, sl, fp
 801065a:	4e30      	ldr	r6, [pc, #192]	@ (801071c <_strtod_l+0x584>)
 801065c:	1112      	asrs	r2, r2, #4
 801065e:	4601      	mov	r1, r0
 8010660:	2a01      	cmp	r2, #1
 8010662:	dc23      	bgt.n	80106ac <_strtod_l+0x514>
 8010664:	b108      	cbz	r0, 801066a <_strtod_l+0x4d2>
 8010666:	ec5b ab17 	vmov	sl, fp, d7
 801066a:	4a2c      	ldr	r2, [pc, #176]	@ (801071c <_strtod_l+0x584>)
 801066c:	482c      	ldr	r0, [pc, #176]	@ (8010720 <_strtod_l+0x588>)
 801066e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8010672:	ed92 7b00 	vldr	d7, [r2]
 8010676:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801067a:	ec4b ab16 	vmov	d6, sl, fp
 801067e:	4a29      	ldr	r2, [pc, #164]	@ (8010724 <_strtod_l+0x58c>)
 8010680:	ee27 7b06 	vmul.f64	d7, d7, d6
 8010684:	ee17 1a90 	vmov	r1, s15
 8010688:	400a      	ands	r2, r1
 801068a:	4282      	cmp	r2, r0
 801068c:	ec5b ab17 	vmov	sl, fp, d7
 8010690:	d898      	bhi.n	80105c4 <_strtod_l+0x42c>
 8010692:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 8010696:	4282      	cmp	r2, r0
 8010698:	bf86      	itte	hi
 801069a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 8010728 <_strtod_l+0x590>
 801069e:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80106a2:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 80106a6:	2200      	movs	r2, #0
 80106a8:	9206      	str	r2, [sp, #24]
 80106aa:	e076      	b.n	801079a <_strtod_l+0x602>
 80106ac:	f012 0f01 	tst.w	r2, #1
 80106b0:	d004      	beq.n	80106bc <_strtod_l+0x524>
 80106b2:	ed96 6b00 	vldr	d6, [r6]
 80106b6:	2001      	movs	r0, #1
 80106b8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80106bc:	3101      	adds	r1, #1
 80106be:	1052      	asrs	r2, r2, #1
 80106c0:	3608      	adds	r6, #8
 80106c2:	e7cd      	b.n	8010660 <_strtod_l+0x4c8>
 80106c4:	d0ef      	beq.n	80106a6 <_strtod_l+0x50e>
 80106c6:	4252      	negs	r2, r2
 80106c8:	f012 000f 	ands.w	r0, r2, #15
 80106cc:	d00a      	beq.n	80106e4 <_strtod_l+0x54c>
 80106ce:	4912      	ldr	r1, [pc, #72]	@ (8010718 <_strtod_l+0x580>)
 80106d0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80106d4:	ed91 7b00 	vldr	d7, [r1]
 80106d8:	ec4b ab16 	vmov	d6, sl, fp
 80106dc:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80106e0:	ec5b ab17 	vmov	sl, fp, d7
 80106e4:	1112      	asrs	r2, r2, #4
 80106e6:	d0de      	beq.n	80106a6 <_strtod_l+0x50e>
 80106e8:	2a1f      	cmp	r2, #31
 80106ea:	dd1f      	ble.n	801072c <_strtod_l+0x594>
 80106ec:	2400      	movs	r4, #0
 80106ee:	4625      	mov	r5, r4
 80106f0:	9407      	str	r4, [sp, #28]
 80106f2:	4626      	mov	r6, r4
 80106f4:	9a05      	ldr	r2, [sp, #20]
 80106f6:	2322      	movs	r3, #34	@ 0x22
 80106f8:	f04f 0a00 	mov.w	sl, #0
 80106fc:	f04f 0b00 	mov.w	fp, #0
 8010700:	6013      	str	r3, [r2, #0]
 8010702:	e76a      	b.n	80105da <_strtod_l+0x442>
 8010704:	08012091 	.word	0x08012091
 8010708:	08012358 	.word	0x08012358
 801070c:	08012089 	.word	0x08012089
 8010710:	080120c0 	.word	0x080120c0
 8010714:	080121f9 	.word	0x080121f9
 8010718:	08012290 	.word	0x08012290
 801071c:	08012268 	.word	0x08012268
 8010720:	7ca00000 	.word	0x7ca00000
 8010724:	7ff00000 	.word	0x7ff00000
 8010728:	7fefffff 	.word	0x7fefffff
 801072c:	f012 0110 	ands.w	r1, r2, #16
 8010730:	bf18      	it	ne
 8010732:	216a      	movne	r1, #106	@ 0x6a
 8010734:	9106      	str	r1, [sp, #24]
 8010736:	ec4b ab17 	vmov	d7, sl, fp
 801073a:	49af      	ldr	r1, [pc, #700]	@ (80109f8 <_strtod_l+0x860>)
 801073c:	2000      	movs	r0, #0
 801073e:	07d6      	lsls	r6, r2, #31
 8010740:	d504      	bpl.n	801074c <_strtod_l+0x5b4>
 8010742:	ed91 6b00 	vldr	d6, [r1]
 8010746:	2001      	movs	r0, #1
 8010748:	ee27 7b06 	vmul.f64	d7, d7, d6
 801074c:	1052      	asrs	r2, r2, #1
 801074e:	f101 0108 	add.w	r1, r1, #8
 8010752:	d1f4      	bne.n	801073e <_strtod_l+0x5a6>
 8010754:	b108      	cbz	r0, 801075a <_strtod_l+0x5c2>
 8010756:	ec5b ab17 	vmov	sl, fp, d7
 801075a:	9a06      	ldr	r2, [sp, #24]
 801075c:	b1b2      	cbz	r2, 801078c <_strtod_l+0x5f4>
 801075e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 8010762:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 8010766:	2a00      	cmp	r2, #0
 8010768:	4658      	mov	r0, fp
 801076a:	dd0f      	ble.n	801078c <_strtod_l+0x5f4>
 801076c:	2a1f      	cmp	r2, #31
 801076e:	dd55      	ble.n	801081c <_strtod_l+0x684>
 8010770:	2a34      	cmp	r2, #52	@ 0x34
 8010772:	bfde      	ittt	le
 8010774:	f04f 32ff 	movle.w	r2, #4294967295	@ 0xffffffff
 8010778:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801077c:	408a      	lslle	r2, r1
 801077e:	f04f 0a00 	mov.w	sl, #0
 8010782:	bfcc      	ite	gt
 8010784:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8010788:	ea02 0b00 	andle.w	fp, r2, r0
 801078c:	ec4b ab17 	vmov	d7, sl, fp
 8010790:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8010794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010798:	d0a8      	beq.n	80106ec <_strtod_l+0x554>
 801079a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801079c:	9805      	ldr	r0, [sp, #20]
 801079e:	f8cd 9000 	str.w	r9, [sp]
 80107a2:	462a      	mov	r2, r5
 80107a4:	f7ff f8dc 	bl	800f960 <__s2b>
 80107a8:	9007      	str	r0, [sp, #28]
 80107aa:	2800      	cmp	r0, #0
 80107ac:	f43f af0a 	beq.w	80105c4 <_strtod_l+0x42c>
 80107b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107b2:	1b3f      	subs	r7, r7, r4
 80107b4:	2b00      	cmp	r3, #0
 80107b6:	bfb4      	ite	lt
 80107b8:	463b      	movlt	r3, r7
 80107ba:	2300      	movge	r3, #0
 80107bc:	930a      	str	r3, [sp, #40]	@ 0x28
 80107be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107c0:	ed9f bb89 	vldr	d11, [pc, #548]	@ 80109e8 <_strtod_l+0x850>
 80107c4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80107c8:	2400      	movs	r4, #0
 80107ca:	930d      	str	r3, [sp, #52]	@ 0x34
 80107cc:	4625      	mov	r5, r4
 80107ce:	9b07      	ldr	r3, [sp, #28]
 80107d0:	9805      	ldr	r0, [sp, #20]
 80107d2:	6859      	ldr	r1, [r3, #4]
 80107d4:	f7ff f81c 	bl	800f810 <_Balloc>
 80107d8:	4606      	mov	r6, r0
 80107da:	2800      	cmp	r0, #0
 80107dc:	f43f aef6 	beq.w	80105cc <_strtod_l+0x434>
 80107e0:	9b07      	ldr	r3, [sp, #28]
 80107e2:	691a      	ldr	r2, [r3, #16]
 80107e4:	ec4b ab19 	vmov	d9, sl, fp
 80107e8:	3202      	adds	r2, #2
 80107ea:	f103 010c 	add.w	r1, r3, #12
 80107ee:	0092      	lsls	r2, r2, #2
 80107f0:	300c      	adds	r0, #12
 80107f2:	f7fe f9c6 	bl	800eb82 <memcpy>
 80107f6:	eeb0 0b49 	vmov.f64	d0, d9
 80107fa:	9805      	ldr	r0, [sp, #20]
 80107fc:	aa14      	add	r2, sp, #80	@ 0x50
 80107fe:	a913      	add	r1, sp, #76	@ 0x4c
 8010800:	f7ff fbe2 	bl	800ffc8 <__d2b>
 8010804:	9012      	str	r0, [sp, #72]	@ 0x48
 8010806:	2800      	cmp	r0, #0
 8010808:	f43f aee0 	beq.w	80105cc <_strtod_l+0x434>
 801080c:	9805      	ldr	r0, [sp, #20]
 801080e:	2101      	movs	r1, #1
 8010810:	f7ff f93c 	bl	800fa8c <__i2b>
 8010814:	4605      	mov	r5, r0
 8010816:	b940      	cbnz	r0, 801082a <_strtod_l+0x692>
 8010818:	2500      	movs	r5, #0
 801081a:	e6d7      	b.n	80105cc <_strtod_l+0x434>
 801081c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8010820:	fa01 f202 	lsl.w	r2, r1, r2
 8010824:	ea02 0a0a 	and.w	sl, r2, sl
 8010828:	e7b0      	b.n	801078c <_strtod_l+0x5f4>
 801082a:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801082c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801082e:	2f00      	cmp	r7, #0
 8010830:	bfab      	itete	ge
 8010832:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 8010834:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 8010836:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801083a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801083e:	bfac      	ite	ge
 8010840:	eb07 0903 	addge.w	r9, r7, r3
 8010844:	eba3 0807 	sublt.w	r8, r3, r7
 8010848:	9b06      	ldr	r3, [sp, #24]
 801084a:	1aff      	subs	r7, r7, r3
 801084c:	4417      	add	r7, r2
 801084e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 8010852:	4a6a      	ldr	r2, [pc, #424]	@ (80109fc <_strtod_l+0x864>)
 8010854:	3f01      	subs	r7, #1
 8010856:	4297      	cmp	r7, r2
 8010858:	da51      	bge.n	80108fe <_strtod_l+0x766>
 801085a:	1bd1      	subs	r1, r2, r7
 801085c:	291f      	cmp	r1, #31
 801085e:	eba3 0301 	sub.w	r3, r3, r1
 8010862:	f04f 0201 	mov.w	r2, #1
 8010866:	dc3e      	bgt.n	80108e6 <_strtod_l+0x74e>
 8010868:	408a      	lsls	r2, r1
 801086a:	920c      	str	r2, [sp, #48]	@ 0x30
 801086c:	2200      	movs	r2, #0
 801086e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010870:	eb09 0703 	add.w	r7, r9, r3
 8010874:	4498      	add	r8, r3
 8010876:	9b06      	ldr	r3, [sp, #24]
 8010878:	45b9      	cmp	r9, r7
 801087a:	4498      	add	r8, r3
 801087c:	464b      	mov	r3, r9
 801087e:	bfa8      	it	ge
 8010880:	463b      	movge	r3, r7
 8010882:	4543      	cmp	r3, r8
 8010884:	bfa8      	it	ge
 8010886:	4643      	movge	r3, r8
 8010888:	2b00      	cmp	r3, #0
 801088a:	bfc2      	ittt	gt
 801088c:	1aff      	subgt	r7, r7, r3
 801088e:	eba8 0803 	subgt.w	r8, r8, r3
 8010892:	eba9 0903 	subgt.w	r9, r9, r3
 8010896:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010898:	2b00      	cmp	r3, #0
 801089a:	dd16      	ble.n	80108ca <_strtod_l+0x732>
 801089c:	4629      	mov	r1, r5
 801089e:	9805      	ldr	r0, [sp, #20]
 80108a0:	461a      	mov	r2, r3
 80108a2:	f7ff f9ab 	bl	800fbfc <__pow5mult>
 80108a6:	4605      	mov	r5, r0
 80108a8:	2800      	cmp	r0, #0
 80108aa:	d0b5      	beq.n	8010818 <_strtod_l+0x680>
 80108ac:	4601      	mov	r1, r0
 80108ae:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80108b0:	9805      	ldr	r0, [sp, #20]
 80108b2:	f7ff f901 	bl	800fab8 <__multiply>
 80108b6:	900f      	str	r0, [sp, #60]	@ 0x3c
 80108b8:	2800      	cmp	r0, #0
 80108ba:	f43f ae87 	beq.w	80105cc <_strtod_l+0x434>
 80108be:	9912      	ldr	r1, [sp, #72]	@ 0x48
 80108c0:	9805      	ldr	r0, [sp, #20]
 80108c2:	f7fe ffe5 	bl	800f890 <_Bfree>
 80108c6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80108c8:	9312      	str	r3, [sp, #72]	@ 0x48
 80108ca:	2f00      	cmp	r7, #0
 80108cc:	dc1b      	bgt.n	8010906 <_strtod_l+0x76e>
 80108ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	dd21      	ble.n	8010918 <_strtod_l+0x780>
 80108d4:	4631      	mov	r1, r6
 80108d6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80108d8:	9805      	ldr	r0, [sp, #20]
 80108da:	f7ff f98f 	bl	800fbfc <__pow5mult>
 80108de:	4606      	mov	r6, r0
 80108e0:	b9d0      	cbnz	r0, 8010918 <_strtod_l+0x780>
 80108e2:	2600      	movs	r6, #0
 80108e4:	e672      	b.n	80105cc <_strtod_l+0x434>
 80108e6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 80108ea:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 80108ee:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 80108f2:	37e2      	adds	r7, #226	@ 0xe2
 80108f4:	fa02 f107 	lsl.w	r1, r2, r7
 80108f8:	910b      	str	r1, [sp, #44]	@ 0x2c
 80108fa:	920c      	str	r2, [sp, #48]	@ 0x30
 80108fc:	e7b8      	b.n	8010870 <_strtod_l+0x6d8>
 80108fe:	2200      	movs	r2, #0
 8010900:	920b      	str	r2, [sp, #44]	@ 0x2c
 8010902:	2201      	movs	r2, #1
 8010904:	e7f9      	b.n	80108fa <_strtod_l+0x762>
 8010906:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010908:	9805      	ldr	r0, [sp, #20]
 801090a:	463a      	mov	r2, r7
 801090c:	f7ff f9d0 	bl	800fcb0 <__lshift>
 8010910:	9012      	str	r0, [sp, #72]	@ 0x48
 8010912:	2800      	cmp	r0, #0
 8010914:	d1db      	bne.n	80108ce <_strtod_l+0x736>
 8010916:	e659      	b.n	80105cc <_strtod_l+0x434>
 8010918:	f1b8 0f00 	cmp.w	r8, #0
 801091c:	dd07      	ble.n	801092e <_strtod_l+0x796>
 801091e:	4631      	mov	r1, r6
 8010920:	9805      	ldr	r0, [sp, #20]
 8010922:	4642      	mov	r2, r8
 8010924:	f7ff f9c4 	bl	800fcb0 <__lshift>
 8010928:	4606      	mov	r6, r0
 801092a:	2800      	cmp	r0, #0
 801092c:	d0d9      	beq.n	80108e2 <_strtod_l+0x74a>
 801092e:	f1b9 0f00 	cmp.w	r9, #0
 8010932:	dd08      	ble.n	8010946 <_strtod_l+0x7ae>
 8010934:	4629      	mov	r1, r5
 8010936:	9805      	ldr	r0, [sp, #20]
 8010938:	464a      	mov	r2, r9
 801093a:	f7ff f9b9 	bl	800fcb0 <__lshift>
 801093e:	4605      	mov	r5, r0
 8010940:	2800      	cmp	r0, #0
 8010942:	f43f ae43 	beq.w	80105cc <_strtod_l+0x434>
 8010946:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010948:	9805      	ldr	r0, [sp, #20]
 801094a:	4632      	mov	r2, r6
 801094c:	f7ff fa38 	bl	800fdc0 <__mdiff>
 8010950:	4604      	mov	r4, r0
 8010952:	2800      	cmp	r0, #0
 8010954:	f43f ae3a 	beq.w	80105cc <_strtod_l+0x434>
 8010958:	2300      	movs	r3, #0
 801095a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801095e:	60c3      	str	r3, [r0, #12]
 8010960:	4629      	mov	r1, r5
 8010962:	f7ff fa11 	bl	800fd88 <__mcmp>
 8010966:	2800      	cmp	r0, #0
 8010968:	da4c      	bge.n	8010a04 <_strtod_l+0x86c>
 801096a:	ea58 080a 	orrs.w	r8, r8, sl
 801096e:	d172      	bne.n	8010a56 <_strtod_l+0x8be>
 8010970:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010974:	2b00      	cmp	r3, #0
 8010976:	d16e      	bne.n	8010a56 <_strtod_l+0x8be>
 8010978:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801097c:	0d1b      	lsrs	r3, r3, #20
 801097e:	051b      	lsls	r3, r3, #20
 8010980:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8010984:	d967      	bls.n	8010a56 <_strtod_l+0x8be>
 8010986:	6963      	ldr	r3, [r4, #20]
 8010988:	b913      	cbnz	r3, 8010990 <_strtod_l+0x7f8>
 801098a:	6923      	ldr	r3, [r4, #16]
 801098c:	2b01      	cmp	r3, #1
 801098e:	dd62      	ble.n	8010a56 <_strtod_l+0x8be>
 8010990:	4621      	mov	r1, r4
 8010992:	2201      	movs	r2, #1
 8010994:	9805      	ldr	r0, [sp, #20]
 8010996:	f7ff f98b 	bl	800fcb0 <__lshift>
 801099a:	4629      	mov	r1, r5
 801099c:	4604      	mov	r4, r0
 801099e:	f7ff f9f3 	bl	800fd88 <__mcmp>
 80109a2:	2800      	cmp	r0, #0
 80109a4:	dd57      	ble.n	8010a56 <_strtod_l+0x8be>
 80109a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80109aa:	9a06      	ldr	r2, [sp, #24]
 80109ac:	0d1b      	lsrs	r3, r3, #20
 80109ae:	051b      	lsls	r3, r3, #20
 80109b0:	2a00      	cmp	r2, #0
 80109b2:	d06e      	beq.n	8010a92 <_strtod_l+0x8fa>
 80109b4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80109b8:	d86b      	bhi.n	8010a92 <_strtod_l+0x8fa>
 80109ba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80109be:	f67f ae99 	bls.w	80106f4 <_strtod_l+0x55c>
 80109c2:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 80109f0 <_strtod_l+0x858>
 80109c6:	ec4b ab16 	vmov	d6, sl, fp
 80109ca:	4b0d      	ldr	r3, [pc, #52]	@ (8010a00 <_strtod_l+0x868>)
 80109cc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80109d0:	ee17 2a90 	vmov	r2, s15
 80109d4:	4013      	ands	r3, r2
 80109d6:	ec5b ab17 	vmov	sl, fp, d7
 80109da:	2b00      	cmp	r3, #0
 80109dc:	f47f ae01 	bne.w	80105e2 <_strtod_l+0x44a>
 80109e0:	9a05      	ldr	r2, [sp, #20]
 80109e2:	2322      	movs	r3, #34	@ 0x22
 80109e4:	6013      	str	r3, [r2, #0]
 80109e6:	e5fc      	b.n	80105e2 <_strtod_l+0x44a>
 80109e8:	ffc00000 	.word	0xffc00000
 80109ec:	41dfffff 	.word	0x41dfffff
 80109f0:	00000000 	.word	0x00000000
 80109f4:	39500000 	.word	0x39500000
 80109f8:	08012380 	.word	0x08012380
 80109fc:	fffffc02 	.word	0xfffffc02
 8010a00:	7ff00000 	.word	0x7ff00000
 8010a04:	46d9      	mov	r9, fp
 8010a06:	d15d      	bne.n	8010ac4 <_strtod_l+0x92c>
 8010a08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010a0c:	f1b8 0f00 	cmp.w	r8, #0
 8010a10:	d02a      	beq.n	8010a68 <_strtod_l+0x8d0>
 8010a12:	4aa9      	ldr	r2, [pc, #676]	@ (8010cb8 <_strtod_l+0xb20>)
 8010a14:	4293      	cmp	r3, r2
 8010a16:	d12a      	bne.n	8010a6e <_strtod_l+0x8d6>
 8010a18:	9b06      	ldr	r3, [sp, #24]
 8010a1a:	4652      	mov	r2, sl
 8010a1c:	b1fb      	cbz	r3, 8010a5e <_strtod_l+0x8c6>
 8010a1e:	4ba7      	ldr	r3, [pc, #668]	@ (8010cbc <_strtod_l+0xb24>)
 8010a20:	ea0b 0303 	and.w	r3, fp, r3
 8010a24:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8010a28:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8010a2c:	d81a      	bhi.n	8010a64 <_strtod_l+0x8cc>
 8010a2e:	0d1b      	lsrs	r3, r3, #20
 8010a30:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010a34:	fa01 f303 	lsl.w	r3, r1, r3
 8010a38:	429a      	cmp	r2, r3
 8010a3a:	d118      	bne.n	8010a6e <_strtod_l+0x8d6>
 8010a3c:	4ba0      	ldr	r3, [pc, #640]	@ (8010cc0 <_strtod_l+0xb28>)
 8010a3e:	4599      	cmp	r9, r3
 8010a40:	d102      	bne.n	8010a48 <_strtod_l+0x8b0>
 8010a42:	3201      	adds	r2, #1
 8010a44:	f43f adc2 	beq.w	80105cc <_strtod_l+0x434>
 8010a48:	4b9c      	ldr	r3, [pc, #624]	@ (8010cbc <_strtod_l+0xb24>)
 8010a4a:	ea09 0303 	and.w	r3, r9, r3
 8010a4e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 8010a52:	f04f 0a00 	mov.w	sl, #0
 8010a56:	9b06      	ldr	r3, [sp, #24]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d1b2      	bne.n	80109c2 <_strtod_l+0x82a>
 8010a5c:	e5c1      	b.n	80105e2 <_strtod_l+0x44a>
 8010a5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010a62:	e7e9      	b.n	8010a38 <_strtod_l+0x8a0>
 8010a64:	460b      	mov	r3, r1
 8010a66:	e7e7      	b.n	8010a38 <_strtod_l+0x8a0>
 8010a68:	ea53 030a 	orrs.w	r3, r3, sl
 8010a6c:	d09b      	beq.n	80109a6 <_strtod_l+0x80e>
 8010a6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010a70:	b1c3      	cbz	r3, 8010aa4 <_strtod_l+0x90c>
 8010a72:	ea13 0f09 	tst.w	r3, r9
 8010a76:	d0ee      	beq.n	8010a56 <_strtod_l+0x8be>
 8010a78:	9a06      	ldr	r2, [sp, #24]
 8010a7a:	4650      	mov	r0, sl
 8010a7c:	4659      	mov	r1, fp
 8010a7e:	f1b8 0f00 	cmp.w	r8, #0
 8010a82:	d013      	beq.n	8010aac <_strtod_l+0x914>
 8010a84:	f7ff fb6b 	bl	801015e <sulp>
 8010a88:	ee39 7b00 	vadd.f64	d7, d9, d0
 8010a8c:	ec5b ab17 	vmov	sl, fp, d7
 8010a90:	e7e1      	b.n	8010a56 <_strtod_l+0x8be>
 8010a92:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8010a96:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8010a9a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8010a9e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8010aa2:	e7d8      	b.n	8010a56 <_strtod_l+0x8be>
 8010aa4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010aa6:	ea13 0f0a 	tst.w	r3, sl
 8010aaa:	e7e4      	b.n	8010a76 <_strtod_l+0x8de>
 8010aac:	f7ff fb57 	bl	801015e <sulp>
 8010ab0:	ee39 0b40 	vsub.f64	d0, d9, d0
 8010ab4:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8010ab8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010abc:	ec5b ab10 	vmov	sl, fp, d0
 8010ac0:	d1c9      	bne.n	8010a56 <_strtod_l+0x8be>
 8010ac2:	e617      	b.n	80106f4 <_strtod_l+0x55c>
 8010ac4:	4629      	mov	r1, r5
 8010ac6:	4620      	mov	r0, r4
 8010ac8:	f7ff fad6 	bl	8010078 <__ratio>
 8010acc:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 8010ad0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8010ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ad8:	d85d      	bhi.n	8010b96 <_strtod_l+0x9fe>
 8010ada:	f1b8 0f00 	cmp.w	r8, #0
 8010ade:	d164      	bne.n	8010baa <_strtod_l+0xa12>
 8010ae0:	f1ba 0f00 	cmp.w	sl, #0
 8010ae4:	d14b      	bne.n	8010b7e <_strtod_l+0x9e6>
 8010ae6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8010aea:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d160      	bne.n	8010bb4 <_strtod_l+0xa1c>
 8010af2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 8010af6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8010afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010afe:	d401      	bmi.n	8010b04 <_strtod_l+0x96c>
 8010b00:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010b04:	eeb1 ab48 	vneg.f64	d10, d8
 8010b08:	486c      	ldr	r0, [pc, #432]	@ (8010cbc <_strtod_l+0xb24>)
 8010b0a:	496e      	ldr	r1, [pc, #440]	@ (8010cc4 <_strtod_l+0xb2c>)
 8010b0c:	ea09 0700 	and.w	r7, r9, r0
 8010b10:	428f      	cmp	r7, r1
 8010b12:	ec53 2b1a 	vmov	r2, r3, d10
 8010b16:	d17d      	bne.n	8010c14 <_strtod_l+0xa7c>
 8010b18:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 8010b1c:	ec4b ab1c 	vmov	d12, sl, fp
 8010b20:	eeb0 0b4c 	vmov.f64	d0, d12
 8010b24:	f7ff f9e0 	bl	800fee8 <__ulp>
 8010b28:	4864      	ldr	r0, [pc, #400]	@ (8010cbc <_strtod_l+0xb24>)
 8010b2a:	eea0 cb0a 	vfma.f64	d12, d0, d10
 8010b2e:	ee1c 3a90 	vmov	r3, s25
 8010b32:	4a65      	ldr	r2, [pc, #404]	@ (8010cc8 <_strtod_l+0xb30>)
 8010b34:	ea03 0100 	and.w	r1, r3, r0
 8010b38:	4291      	cmp	r1, r2
 8010b3a:	ec5b ab1c 	vmov	sl, fp, d12
 8010b3e:	d93c      	bls.n	8010bba <_strtod_l+0xa22>
 8010b40:	ee19 2a90 	vmov	r2, s19
 8010b44:	4b5e      	ldr	r3, [pc, #376]	@ (8010cc0 <_strtod_l+0xb28>)
 8010b46:	429a      	cmp	r2, r3
 8010b48:	d104      	bne.n	8010b54 <_strtod_l+0x9bc>
 8010b4a:	ee19 3a10 	vmov	r3, s18
 8010b4e:	3301      	adds	r3, #1
 8010b50:	f43f ad3c 	beq.w	80105cc <_strtod_l+0x434>
 8010b54:	f8df b168 	ldr.w	fp, [pc, #360]	@ 8010cc0 <_strtod_l+0xb28>
 8010b58:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8010b5c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8010b5e:	9805      	ldr	r0, [sp, #20]
 8010b60:	f7fe fe96 	bl	800f890 <_Bfree>
 8010b64:	9805      	ldr	r0, [sp, #20]
 8010b66:	4631      	mov	r1, r6
 8010b68:	f7fe fe92 	bl	800f890 <_Bfree>
 8010b6c:	9805      	ldr	r0, [sp, #20]
 8010b6e:	4629      	mov	r1, r5
 8010b70:	f7fe fe8e 	bl	800f890 <_Bfree>
 8010b74:	9805      	ldr	r0, [sp, #20]
 8010b76:	4621      	mov	r1, r4
 8010b78:	f7fe fe8a 	bl	800f890 <_Bfree>
 8010b7c:	e627      	b.n	80107ce <_strtod_l+0x636>
 8010b7e:	f1ba 0f01 	cmp.w	sl, #1
 8010b82:	d103      	bne.n	8010b8c <_strtod_l+0x9f4>
 8010b84:	f1bb 0f00 	cmp.w	fp, #0
 8010b88:	f43f adb4 	beq.w	80106f4 <_strtod_l+0x55c>
 8010b8c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010b90:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 8010b94:	e7b8      	b.n	8010b08 <_strtod_l+0x970>
 8010b96:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 8010b9a:	ee20 8b08 	vmul.f64	d8, d0, d8
 8010b9e:	f1b8 0f00 	cmp.w	r8, #0
 8010ba2:	d0af      	beq.n	8010b04 <_strtod_l+0x96c>
 8010ba4:	eeb0 ab48 	vmov.f64	d10, d8
 8010ba8:	e7ae      	b.n	8010b08 <_strtod_l+0x970>
 8010baa:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 8010bae:	eeb0 8b4a 	vmov.f64	d8, d10
 8010bb2:	e7a9      	b.n	8010b08 <_strtod_l+0x970>
 8010bb4:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 8010bb8:	e7a6      	b.n	8010b08 <_strtod_l+0x970>
 8010bba:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8010bbe:	9b06      	ldr	r3, [sp, #24]
 8010bc0:	46d9      	mov	r9, fp
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d1ca      	bne.n	8010b5c <_strtod_l+0x9c4>
 8010bc6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010bca:	0d1b      	lsrs	r3, r3, #20
 8010bcc:	051b      	lsls	r3, r3, #20
 8010bce:	429f      	cmp	r7, r3
 8010bd0:	d1c4      	bne.n	8010b5c <_strtod_l+0x9c4>
 8010bd2:	ec51 0b18 	vmov	r0, r1, d8
 8010bd6:	f7ef fdc7 	bl	8000768 <__aeabi_d2lz>
 8010bda:	f7ef fd7f 	bl	80006dc <__aeabi_l2d>
 8010bde:	f3cb 0913 	ubfx	r9, fp, #0, #20
 8010be2:	ec41 0b17 	vmov	d7, r0, r1
 8010be6:	ea49 090a 	orr.w	r9, r9, sl
 8010bea:	ea59 0908 	orrs.w	r9, r9, r8
 8010bee:	ee38 8b47 	vsub.f64	d8, d8, d7
 8010bf2:	d03c      	beq.n	8010c6e <_strtod_l+0xad6>
 8010bf4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8010ca0 <_strtod_l+0xb08>
 8010bf8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010bfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c00:	f53f acef 	bmi.w	80105e2 <_strtod_l+0x44a>
 8010c04:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8010ca8 <_strtod_l+0xb10>
 8010c08:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c10:	dda4      	ble.n	8010b5c <_strtod_l+0x9c4>
 8010c12:	e4e6      	b.n	80105e2 <_strtod_l+0x44a>
 8010c14:	9906      	ldr	r1, [sp, #24]
 8010c16:	b1e1      	cbz	r1, 8010c52 <_strtod_l+0xaba>
 8010c18:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 8010c1c:	d819      	bhi.n	8010c52 <_strtod_l+0xaba>
 8010c1e:	eeb4 8bcb 	vcmpe.f64	d8, d11
 8010c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c26:	d811      	bhi.n	8010c4c <_strtod_l+0xab4>
 8010c28:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 8010c2c:	ee18 3a10 	vmov	r3, s16
 8010c30:	2b01      	cmp	r3, #1
 8010c32:	bf38      	it	cc
 8010c34:	2301      	movcc	r3, #1
 8010c36:	ee08 3a10 	vmov	s16, r3
 8010c3a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 8010c3e:	f1b8 0f00 	cmp.w	r8, #0
 8010c42:	d111      	bne.n	8010c68 <_strtod_l+0xad0>
 8010c44:	eeb1 7b48 	vneg.f64	d7, d8
 8010c48:	ec53 2b17 	vmov	r2, r3, d7
 8010c4c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 8010c50:	1bcb      	subs	r3, r1, r7
 8010c52:	eeb0 0b49 	vmov.f64	d0, d9
 8010c56:	ec43 2b1a 	vmov	d10, r2, r3
 8010c5a:	f7ff f945 	bl	800fee8 <__ulp>
 8010c5e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 8010c62:	ec5b ab19 	vmov	sl, fp, d9
 8010c66:	e7aa      	b.n	8010bbe <_strtod_l+0xa26>
 8010c68:	eeb0 7b48 	vmov.f64	d7, d8
 8010c6c:	e7ec      	b.n	8010c48 <_strtod_l+0xab0>
 8010c6e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8010cb0 <_strtod_l+0xb18>
 8010c72:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8010c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c7a:	f57f af6f 	bpl.w	8010b5c <_strtod_l+0x9c4>
 8010c7e:	e4b0      	b.n	80105e2 <_strtod_l+0x44a>
 8010c80:	2300      	movs	r3, #0
 8010c82:	9308      	str	r3, [sp, #32]
 8010c84:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010c86:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010c88:	6013      	str	r3, [r2, #0]
 8010c8a:	f7ff bac4 	b.w	8010216 <_strtod_l+0x7e>
 8010c8e:	2a65      	cmp	r2, #101	@ 0x65
 8010c90:	f43f abbf 	beq.w	8010412 <_strtod_l+0x27a>
 8010c94:	2a45      	cmp	r2, #69	@ 0x45
 8010c96:	f43f abbc 	beq.w	8010412 <_strtod_l+0x27a>
 8010c9a:	2101      	movs	r1, #1
 8010c9c:	f7ff bbf4 	b.w	8010488 <_strtod_l+0x2f0>
 8010ca0:	94a03595 	.word	0x94a03595
 8010ca4:	3fdfffff 	.word	0x3fdfffff
 8010ca8:	35afe535 	.word	0x35afe535
 8010cac:	3fe00000 	.word	0x3fe00000
 8010cb0:	94a03595 	.word	0x94a03595
 8010cb4:	3fcfffff 	.word	0x3fcfffff
 8010cb8:	000fffff 	.word	0x000fffff
 8010cbc:	7ff00000 	.word	0x7ff00000
 8010cc0:	7fefffff 	.word	0x7fefffff
 8010cc4:	7fe00000 	.word	0x7fe00000
 8010cc8:	7c9fffff 	.word	0x7c9fffff

08010ccc <_strtod_r>:
 8010ccc:	4b01      	ldr	r3, [pc, #4]	@ (8010cd4 <_strtod_r+0x8>)
 8010cce:	f7ff ba63 	b.w	8010198 <_strtod_l>
 8010cd2:	bf00      	nop
 8010cd4:	2400015c 	.word	0x2400015c

08010cd8 <_strtol_l.isra.0>:
 8010cd8:	2b24      	cmp	r3, #36	@ 0x24
 8010cda:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010cde:	4686      	mov	lr, r0
 8010ce0:	4690      	mov	r8, r2
 8010ce2:	d801      	bhi.n	8010ce8 <_strtol_l.isra.0+0x10>
 8010ce4:	2b01      	cmp	r3, #1
 8010ce6:	d106      	bne.n	8010cf6 <_strtol_l.isra.0+0x1e>
 8010ce8:	f7fd ff1e 	bl	800eb28 <__errno>
 8010cec:	2316      	movs	r3, #22
 8010cee:	6003      	str	r3, [r0, #0]
 8010cf0:	2000      	movs	r0, #0
 8010cf2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010cf6:	4834      	ldr	r0, [pc, #208]	@ (8010dc8 <_strtol_l.isra.0+0xf0>)
 8010cf8:	460d      	mov	r5, r1
 8010cfa:	462a      	mov	r2, r5
 8010cfc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d00:	5d06      	ldrb	r6, [r0, r4]
 8010d02:	f016 0608 	ands.w	r6, r6, #8
 8010d06:	d1f8      	bne.n	8010cfa <_strtol_l.isra.0+0x22>
 8010d08:	2c2d      	cmp	r4, #45	@ 0x2d
 8010d0a:	d110      	bne.n	8010d2e <_strtol_l.isra.0+0x56>
 8010d0c:	782c      	ldrb	r4, [r5, #0]
 8010d0e:	2601      	movs	r6, #1
 8010d10:	1c95      	adds	r5, r2, #2
 8010d12:	f033 0210 	bics.w	r2, r3, #16
 8010d16:	d115      	bne.n	8010d44 <_strtol_l.isra.0+0x6c>
 8010d18:	2c30      	cmp	r4, #48	@ 0x30
 8010d1a:	d10d      	bne.n	8010d38 <_strtol_l.isra.0+0x60>
 8010d1c:	782a      	ldrb	r2, [r5, #0]
 8010d1e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010d22:	2a58      	cmp	r2, #88	@ 0x58
 8010d24:	d108      	bne.n	8010d38 <_strtol_l.isra.0+0x60>
 8010d26:	786c      	ldrb	r4, [r5, #1]
 8010d28:	3502      	adds	r5, #2
 8010d2a:	2310      	movs	r3, #16
 8010d2c:	e00a      	b.n	8010d44 <_strtol_l.isra.0+0x6c>
 8010d2e:	2c2b      	cmp	r4, #43	@ 0x2b
 8010d30:	bf04      	itt	eq
 8010d32:	782c      	ldrbeq	r4, [r5, #0]
 8010d34:	1c95      	addeq	r5, r2, #2
 8010d36:	e7ec      	b.n	8010d12 <_strtol_l.isra.0+0x3a>
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d1f6      	bne.n	8010d2a <_strtol_l.isra.0+0x52>
 8010d3c:	2c30      	cmp	r4, #48	@ 0x30
 8010d3e:	bf14      	ite	ne
 8010d40:	230a      	movne	r3, #10
 8010d42:	2308      	moveq	r3, #8
 8010d44:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010d48:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 8010d4c:	2200      	movs	r2, #0
 8010d4e:	fbbc f9f3 	udiv	r9, ip, r3
 8010d52:	4610      	mov	r0, r2
 8010d54:	fb03 ca19 	mls	sl, r3, r9, ip
 8010d58:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010d5c:	2f09      	cmp	r7, #9
 8010d5e:	d80f      	bhi.n	8010d80 <_strtol_l.isra.0+0xa8>
 8010d60:	463c      	mov	r4, r7
 8010d62:	42a3      	cmp	r3, r4
 8010d64:	dd1b      	ble.n	8010d9e <_strtol_l.isra.0+0xc6>
 8010d66:	1c57      	adds	r7, r2, #1
 8010d68:	d007      	beq.n	8010d7a <_strtol_l.isra.0+0xa2>
 8010d6a:	4581      	cmp	r9, r0
 8010d6c:	d314      	bcc.n	8010d98 <_strtol_l.isra.0+0xc0>
 8010d6e:	d101      	bne.n	8010d74 <_strtol_l.isra.0+0x9c>
 8010d70:	45a2      	cmp	sl, r4
 8010d72:	db11      	blt.n	8010d98 <_strtol_l.isra.0+0xc0>
 8010d74:	fb00 4003 	mla	r0, r0, r3, r4
 8010d78:	2201      	movs	r2, #1
 8010d7a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010d7e:	e7eb      	b.n	8010d58 <_strtol_l.isra.0+0x80>
 8010d80:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8010d84:	2f19      	cmp	r7, #25
 8010d86:	d801      	bhi.n	8010d8c <_strtol_l.isra.0+0xb4>
 8010d88:	3c37      	subs	r4, #55	@ 0x37
 8010d8a:	e7ea      	b.n	8010d62 <_strtol_l.isra.0+0x8a>
 8010d8c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010d90:	2f19      	cmp	r7, #25
 8010d92:	d804      	bhi.n	8010d9e <_strtol_l.isra.0+0xc6>
 8010d94:	3c57      	subs	r4, #87	@ 0x57
 8010d96:	e7e4      	b.n	8010d62 <_strtol_l.isra.0+0x8a>
 8010d98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010d9c:	e7ed      	b.n	8010d7a <_strtol_l.isra.0+0xa2>
 8010d9e:	1c53      	adds	r3, r2, #1
 8010da0:	d108      	bne.n	8010db4 <_strtol_l.isra.0+0xdc>
 8010da2:	2322      	movs	r3, #34	@ 0x22
 8010da4:	f8ce 3000 	str.w	r3, [lr]
 8010da8:	4660      	mov	r0, ip
 8010daa:	f1b8 0f00 	cmp.w	r8, #0
 8010dae:	d0a0      	beq.n	8010cf2 <_strtol_l.isra.0+0x1a>
 8010db0:	1e69      	subs	r1, r5, #1
 8010db2:	e006      	b.n	8010dc2 <_strtol_l.isra.0+0xea>
 8010db4:	b106      	cbz	r6, 8010db8 <_strtol_l.isra.0+0xe0>
 8010db6:	4240      	negs	r0, r0
 8010db8:	f1b8 0f00 	cmp.w	r8, #0
 8010dbc:	d099      	beq.n	8010cf2 <_strtol_l.isra.0+0x1a>
 8010dbe:	2a00      	cmp	r2, #0
 8010dc0:	d1f6      	bne.n	8010db0 <_strtol_l.isra.0+0xd8>
 8010dc2:	f8c8 1000 	str.w	r1, [r8]
 8010dc6:	e794      	b.n	8010cf2 <_strtol_l.isra.0+0x1a>
 8010dc8:	080123a9 	.word	0x080123a9

08010dcc <_strtol_r>:
 8010dcc:	f7ff bf84 	b.w	8010cd8 <_strtol_l.isra.0>

08010dd0 <__ssputs_r>:
 8010dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010dd4:	688e      	ldr	r6, [r1, #8]
 8010dd6:	461f      	mov	r7, r3
 8010dd8:	42be      	cmp	r6, r7
 8010dda:	680b      	ldr	r3, [r1, #0]
 8010ddc:	4682      	mov	sl, r0
 8010dde:	460c      	mov	r4, r1
 8010de0:	4690      	mov	r8, r2
 8010de2:	d82d      	bhi.n	8010e40 <__ssputs_r+0x70>
 8010de4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010de8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010dec:	d026      	beq.n	8010e3c <__ssputs_r+0x6c>
 8010dee:	6965      	ldr	r5, [r4, #20]
 8010df0:	6909      	ldr	r1, [r1, #16]
 8010df2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8010df6:	eba3 0901 	sub.w	r9, r3, r1
 8010dfa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010dfe:	1c7b      	adds	r3, r7, #1
 8010e00:	444b      	add	r3, r9
 8010e02:	106d      	asrs	r5, r5, #1
 8010e04:	429d      	cmp	r5, r3
 8010e06:	bf38      	it	cc
 8010e08:	461d      	movcc	r5, r3
 8010e0a:	0553      	lsls	r3, r2, #21
 8010e0c:	d527      	bpl.n	8010e5e <__ssputs_r+0x8e>
 8010e0e:	4629      	mov	r1, r5
 8010e10:	f7fc fe02 	bl	800da18 <_malloc_r>
 8010e14:	4606      	mov	r6, r0
 8010e16:	b360      	cbz	r0, 8010e72 <__ssputs_r+0xa2>
 8010e18:	6921      	ldr	r1, [r4, #16]
 8010e1a:	464a      	mov	r2, r9
 8010e1c:	f7fd feb1 	bl	800eb82 <memcpy>
 8010e20:	89a3      	ldrh	r3, [r4, #12]
 8010e22:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8010e26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e2a:	81a3      	strh	r3, [r4, #12]
 8010e2c:	6126      	str	r6, [r4, #16]
 8010e2e:	6165      	str	r5, [r4, #20]
 8010e30:	444e      	add	r6, r9
 8010e32:	eba5 0509 	sub.w	r5, r5, r9
 8010e36:	6026      	str	r6, [r4, #0]
 8010e38:	60a5      	str	r5, [r4, #8]
 8010e3a:	463e      	mov	r6, r7
 8010e3c:	42be      	cmp	r6, r7
 8010e3e:	d900      	bls.n	8010e42 <__ssputs_r+0x72>
 8010e40:	463e      	mov	r6, r7
 8010e42:	6820      	ldr	r0, [r4, #0]
 8010e44:	4632      	mov	r2, r6
 8010e46:	4641      	mov	r1, r8
 8010e48:	f000 f9c6 	bl	80111d8 <memmove>
 8010e4c:	68a3      	ldr	r3, [r4, #8]
 8010e4e:	1b9b      	subs	r3, r3, r6
 8010e50:	60a3      	str	r3, [r4, #8]
 8010e52:	6823      	ldr	r3, [r4, #0]
 8010e54:	4433      	add	r3, r6
 8010e56:	6023      	str	r3, [r4, #0]
 8010e58:	2000      	movs	r0, #0
 8010e5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010e5e:	462a      	mov	r2, r5
 8010e60:	f000 fd6b 	bl	801193a <_realloc_r>
 8010e64:	4606      	mov	r6, r0
 8010e66:	2800      	cmp	r0, #0
 8010e68:	d1e0      	bne.n	8010e2c <__ssputs_r+0x5c>
 8010e6a:	6921      	ldr	r1, [r4, #16]
 8010e6c:	4650      	mov	r0, sl
 8010e6e:	f7fe fc85 	bl	800f77c <_free_r>
 8010e72:	230c      	movs	r3, #12
 8010e74:	f8ca 3000 	str.w	r3, [sl]
 8010e78:	89a3      	ldrh	r3, [r4, #12]
 8010e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010e7e:	81a3      	strh	r3, [r4, #12]
 8010e80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010e84:	e7e9      	b.n	8010e5a <__ssputs_r+0x8a>
	...

08010e88 <_svfiprintf_r>:
 8010e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e8c:	4698      	mov	r8, r3
 8010e8e:	898b      	ldrh	r3, [r1, #12]
 8010e90:	061b      	lsls	r3, r3, #24
 8010e92:	b09d      	sub	sp, #116	@ 0x74
 8010e94:	4607      	mov	r7, r0
 8010e96:	460d      	mov	r5, r1
 8010e98:	4614      	mov	r4, r2
 8010e9a:	d510      	bpl.n	8010ebe <_svfiprintf_r+0x36>
 8010e9c:	690b      	ldr	r3, [r1, #16]
 8010e9e:	b973      	cbnz	r3, 8010ebe <_svfiprintf_r+0x36>
 8010ea0:	2140      	movs	r1, #64	@ 0x40
 8010ea2:	f7fc fdb9 	bl	800da18 <_malloc_r>
 8010ea6:	6028      	str	r0, [r5, #0]
 8010ea8:	6128      	str	r0, [r5, #16]
 8010eaa:	b930      	cbnz	r0, 8010eba <_svfiprintf_r+0x32>
 8010eac:	230c      	movs	r3, #12
 8010eae:	603b      	str	r3, [r7, #0]
 8010eb0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010eb4:	b01d      	add	sp, #116	@ 0x74
 8010eb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010eba:	2340      	movs	r3, #64	@ 0x40
 8010ebc:	616b      	str	r3, [r5, #20]
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ec2:	2320      	movs	r3, #32
 8010ec4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8010ec8:	f8cd 800c 	str.w	r8, [sp, #12]
 8010ecc:	2330      	movs	r3, #48	@ 0x30
 8010ece:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801106c <_svfiprintf_r+0x1e4>
 8010ed2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8010ed6:	f04f 0901 	mov.w	r9, #1
 8010eda:	4623      	mov	r3, r4
 8010edc:	469a      	mov	sl, r3
 8010ede:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010ee2:	b10a      	cbz	r2, 8010ee8 <_svfiprintf_r+0x60>
 8010ee4:	2a25      	cmp	r2, #37	@ 0x25
 8010ee6:	d1f9      	bne.n	8010edc <_svfiprintf_r+0x54>
 8010ee8:	ebba 0b04 	subs.w	fp, sl, r4
 8010eec:	d00b      	beq.n	8010f06 <_svfiprintf_r+0x7e>
 8010eee:	465b      	mov	r3, fp
 8010ef0:	4622      	mov	r2, r4
 8010ef2:	4629      	mov	r1, r5
 8010ef4:	4638      	mov	r0, r7
 8010ef6:	f7ff ff6b 	bl	8010dd0 <__ssputs_r>
 8010efa:	3001      	adds	r0, #1
 8010efc:	f000 80a7 	beq.w	801104e <_svfiprintf_r+0x1c6>
 8010f00:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010f02:	445a      	add	r2, fp
 8010f04:	9209      	str	r2, [sp, #36]	@ 0x24
 8010f06:	f89a 3000 	ldrb.w	r3, [sl]
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	f000 809f 	beq.w	801104e <_svfiprintf_r+0x1c6>
 8010f10:	2300      	movs	r3, #0
 8010f12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010f16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010f1a:	f10a 0a01 	add.w	sl, sl, #1
 8010f1e:	9304      	str	r3, [sp, #16]
 8010f20:	9307      	str	r3, [sp, #28]
 8010f22:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8010f26:	931a      	str	r3, [sp, #104]	@ 0x68
 8010f28:	4654      	mov	r4, sl
 8010f2a:	2205      	movs	r2, #5
 8010f2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f30:	484e      	ldr	r0, [pc, #312]	@ (801106c <_svfiprintf_r+0x1e4>)
 8010f32:	f7ef f9ed 	bl	8000310 <memchr>
 8010f36:	9a04      	ldr	r2, [sp, #16]
 8010f38:	b9d8      	cbnz	r0, 8010f72 <_svfiprintf_r+0xea>
 8010f3a:	06d0      	lsls	r0, r2, #27
 8010f3c:	bf44      	itt	mi
 8010f3e:	2320      	movmi	r3, #32
 8010f40:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f44:	0711      	lsls	r1, r2, #28
 8010f46:	bf44      	itt	mi
 8010f48:	232b      	movmi	r3, #43	@ 0x2b
 8010f4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010f4e:	f89a 3000 	ldrb.w	r3, [sl]
 8010f52:	2b2a      	cmp	r3, #42	@ 0x2a
 8010f54:	d015      	beq.n	8010f82 <_svfiprintf_r+0xfa>
 8010f56:	9a07      	ldr	r2, [sp, #28]
 8010f58:	4654      	mov	r4, sl
 8010f5a:	2000      	movs	r0, #0
 8010f5c:	f04f 0c0a 	mov.w	ip, #10
 8010f60:	4621      	mov	r1, r4
 8010f62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010f66:	3b30      	subs	r3, #48	@ 0x30
 8010f68:	2b09      	cmp	r3, #9
 8010f6a:	d94b      	bls.n	8011004 <_svfiprintf_r+0x17c>
 8010f6c:	b1b0      	cbz	r0, 8010f9c <_svfiprintf_r+0x114>
 8010f6e:	9207      	str	r2, [sp, #28]
 8010f70:	e014      	b.n	8010f9c <_svfiprintf_r+0x114>
 8010f72:	eba0 0308 	sub.w	r3, r0, r8
 8010f76:	fa09 f303 	lsl.w	r3, r9, r3
 8010f7a:	4313      	orrs	r3, r2
 8010f7c:	9304      	str	r3, [sp, #16]
 8010f7e:	46a2      	mov	sl, r4
 8010f80:	e7d2      	b.n	8010f28 <_svfiprintf_r+0xa0>
 8010f82:	9b03      	ldr	r3, [sp, #12]
 8010f84:	1d19      	adds	r1, r3, #4
 8010f86:	681b      	ldr	r3, [r3, #0]
 8010f88:	9103      	str	r1, [sp, #12]
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	bfbb      	ittet	lt
 8010f8e:	425b      	neglt	r3, r3
 8010f90:	f042 0202 	orrlt.w	r2, r2, #2
 8010f94:	9307      	strge	r3, [sp, #28]
 8010f96:	9307      	strlt	r3, [sp, #28]
 8010f98:	bfb8      	it	lt
 8010f9a:	9204      	strlt	r2, [sp, #16]
 8010f9c:	7823      	ldrb	r3, [r4, #0]
 8010f9e:	2b2e      	cmp	r3, #46	@ 0x2e
 8010fa0:	d10a      	bne.n	8010fb8 <_svfiprintf_r+0x130>
 8010fa2:	7863      	ldrb	r3, [r4, #1]
 8010fa4:	2b2a      	cmp	r3, #42	@ 0x2a
 8010fa6:	d132      	bne.n	801100e <_svfiprintf_r+0x186>
 8010fa8:	9b03      	ldr	r3, [sp, #12]
 8010faa:	1d1a      	adds	r2, r3, #4
 8010fac:	681b      	ldr	r3, [r3, #0]
 8010fae:	9203      	str	r2, [sp, #12]
 8010fb0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010fb4:	3402      	adds	r4, #2
 8010fb6:	9305      	str	r3, [sp, #20]
 8010fb8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801107c <_svfiprintf_r+0x1f4>
 8010fbc:	7821      	ldrb	r1, [r4, #0]
 8010fbe:	2203      	movs	r2, #3
 8010fc0:	4650      	mov	r0, sl
 8010fc2:	f7ef f9a5 	bl	8000310 <memchr>
 8010fc6:	b138      	cbz	r0, 8010fd8 <_svfiprintf_r+0x150>
 8010fc8:	9b04      	ldr	r3, [sp, #16]
 8010fca:	eba0 000a 	sub.w	r0, r0, sl
 8010fce:	2240      	movs	r2, #64	@ 0x40
 8010fd0:	4082      	lsls	r2, r0
 8010fd2:	4313      	orrs	r3, r2
 8010fd4:	3401      	adds	r4, #1
 8010fd6:	9304      	str	r3, [sp, #16]
 8010fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010fdc:	4824      	ldr	r0, [pc, #144]	@ (8011070 <_svfiprintf_r+0x1e8>)
 8010fde:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010fe2:	2206      	movs	r2, #6
 8010fe4:	f7ef f994 	bl	8000310 <memchr>
 8010fe8:	2800      	cmp	r0, #0
 8010fea:	d036      	beq.n	801105a <_svfiprintf_r+0x1d2>
 8010fec:	4b21      	ldr	r3, [pc, #132]	@ (8011074 <_svfiprintf_r+0x1ec>)
 8010fee:	bb1b      	cbnz	r3, 8011038 <_svfiprintf_r+0x1b0>
 8010ff0:	9b03      	ldr	r3, [sp, #12]
 8010ff2:	3307      	adds	r3, #7
 8010ff4:	f023 0307 	bic.w	r3, r3, #7
 8010ff8:	3308      	adds	r3, #8
 8010ffa:	9303      	str	r3, [sp, #12]
 8010ffc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ffe:	4433      	add	r3, r6
 8011000:	9309      	str	r3, [sp, #36]	@ 0x24
 8011002:	e76a      	b.n	8010eda <_svfiprintf_r+0x52>
 8011004:	fb0c 3202 	mla	r2, ip, r2, r3
 8011008:	460c      	mov	r4, r1
 801100a:	2001      	movs	r0, #1
 801100c:	e7a8      	b.n	8010f60 <_svfiprintf_r+0xd8>
 801100e:	2300      	movs	r3, #0
 8011010:	3401      	adds	r4, #1
 8011012:	9305      	str	r3, [sp, #20]
 8011014:	4619      	mov	r1, r3
 8011016:	f04f 0c0a 	mov.w	ip, #10
 801101a:	4620      	mov	r0, r4
 801101c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011020:	3a30      	subs	r2, #48	@ 0x30
 8011022:	2a09      	cmp	r2, #9
 8011024:	d903      	bls.n	801102e <_svfiprintf_r+0x1a6>
 8011026:	2b00      	cmp	r3, #0
 8011028:	d0c6      	beq.n	8010fb8 <_svfiprintf_r+0x130>
 801102a:	9105      	str	r1, [sp, #20]
 801102c:	e7c4      	b.n	8010fb8 <_svfiprintf_r+0x130>
 801102e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011032:	4604      	mov	r4, r0
 8011034:	2301      	movs	r3, #1
 8011036:	e7f0      	b.n	801101a <_svfiprintf_r+0x192>
 8011038:	ab03      	add	r3, sp, #12
 801103a:	9300      	str	r3, [sp, #0]
 801103c:	462a      	mov	r2, r5
 801103e:	4b0e      	ldr	r3, [pc, #56]	@ (8011078 <_svfiprintf_r+0x1f0>)
 8011040:	a904      	add	r1, sp, #16
 8011042:	4638      	mov	r0, r7
 8011044:	f7fc fe04 	bl	800dc50 <_printf_float>
 8011048:	1c42      	adds	r2, r0, #1
 801104a:	4606      	mov	r6, r0
 801104c:	d1d6      	bne.n	8010ffc <_svfiprintf_r+0x174>
 801104e:	89ab      	ldrh	r3, [r5, #12]
 8011050:	065b      	lsls	r3, r3, #25
 8011052:	f53f af2d 	bmi.w	8010eb0 <_svfiprintf_r+0x28>
 8011056:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011058:	e72c      	b.n	8010eb4 <_svfiprintf_r+0x2c>
 801105a:	ab03      	add	r3, sp, #12
 801105c:	9300      	str	r3, [sp, #0]
 801105e:	462a      	mov	r2, r5
 8011060:	4b05      	ldr	r3, [pc, #20]	@ (8011078 <_svfiprintf_r+0x1f0>)
 8011062:	a904      	add	r1, sp, #16
 8011064:	4638      	mov	r0, r7
 8011066:	f7fd f87b 	bl	800e160 <_printf_i>
 801106a:	e7ed      	b.n	8011048 <_svfiprintf_r+0x1c0>
 801106c:	080121a5 	.word	0x080121a5
 8011070:	080121af 	.word	0x080121af
 8011074:	0800dc51 	.word	0x0800dc51
 8011078:	08010dd1 	.word	0x08010dd1
 801107c:	080121ab 	.word	0x080121ab

08011080 <__sflush_r>:
 8011080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011088:	0716      	lsls	r6, r2, #28
 801108a:	4605      	mov	r5, r0
 801108c:	460c      	mov	r4, r1
 801108e:	d454      	bmi.n	801113a <__sflush_r+0xba>
 8011090:	684b      	ldr	r3, [r1, #4]
 8011092:	2b00      	cmp	r3, #0
 8011094:	dc02      	bgt.n	801109c <__sflush_r+0x1c>
 8011096:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011098:	2b00      	cmp	r3, #0
 801109a:	dd48      	ble.n	801112e <__sflush_r+0xae>
 801109c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801109e:	2e00      	cmp	r6, #0
 80110a0:	d045      	beq.n	801112e <__sflush_r+0xae>
 80110a2:	2300      	movs	r3, #0
 80110a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80110a8:	682f      	ldr	r7, [r5, #0]
 80110aa:	6a21      	ldr	r1, [r4, #32]
 80110ac:	602b      	str	r3, [r5, #0]
 80110ae:	d030      	beq.n	8011112 <__sflush_r+0x92>
 80110b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80110b2:	89a3      	ldrh	r3, [r4, #12]
 80110b4:	0759      	lsls	r1, r3, #29
 80110b6:	d505      	bpl.n	80110c4 <__sflush_r+0x44>
 80110b8:	6863      	ldr	r3, [r4, #4]
 80110ba:	1ad2      	subs	r2, r2, r3
 80110bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80110be:	b10b      	cbz	r3, 80110c4 <__sflush_r+0x44>
 80110c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80110c2:	1ad2      	subs	r2, r2, r3
 80110c4:	2300      	movs	r3, #0
 80110c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80110c8:	6a21      	ldr	r1, [r4, #32]
 80110ca:	4628      	mov	r0, r5
 80110cc:	47b0      	blx	r6
 80110ce:	1c43      	adds	r3, r0, #1
 80110d0:	89a3      	ldrh	r3, [r4, #12]
 80110d2:	d106      	bne.n	80110e2 <__sflush_r+0x62>
 80110d4:	6829      	ldr	r1, [r5, #0]
 80110d6:	291d      	cmp	r1, #29
 80110d8:	d82b      	bhi.n	8011132 <__sflush_r+0xb2>
 80110da:	4a2a      	ldr	r2, [pc, #168]	@ (8011184 <__sflush_r+0x104>)
 80110dc:	40ca      	lsrs	r2, r1
 80110de:	07d6      	lsls	r6, r2, #31
 80110e0:	d527      	bpl.n	8011132 <__sflush_r+0xb2>
 80110e2:	2200      	movs	r2, #0
 80110e4:	6062      	str	r2, [r4, #4]
 80110e6:	04d9      	lsls	r1, r3, #19
 80110e8:	6922      	ldr	r2, [r4, #16]
 80110ea:	6022      	str	r2, [r4, #0]
 80110ec:	d504      	bpl.n	80110f8 <__sflush_r+0x78>
 80110ee:	1c42      	adds	r2, r0, #1
 80110f0:	d101      	bne.n	80110f6 <__sflush_r+0x76>
 80110f2:	682b      	ldr	r3, [r5, #0]
 80110f4:	b903      	cbnz	r3, 80110f8 <__sflush_r+0x78>
 80110f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80110f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80110fa:	602f      	str	r7, [r5, #0]
 80110fc:	b1b9      	cbz	r1, 801112e <__sflush_r+0xae>
 80110fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011102:	4299      	cmp	r1, r3
 8011104:	d002      	beq.n	801110c <__sflush_r+0x8c>
 8011106:	4628      	mov	r0, r5
 8011108:	f7fe fb38 	bl	800f77c <_free_r>
 801110c:	2300      	movs	r3, #0
 801110e:	6363      	str	r3, [r4, #52]	@ 0x34
 8011110:	e00d      	b.n	801112e <__sflush_r+0xae>
 8011112:	2301      	movs	r3, #1
 8011114:	4628      	mov	r0, r5
 8011116:	47b0      	blx	r6
 8011118:	4602      	mov	r2, r0
 801111a:	1c50      	adds	r0, r2, #1
 801111c:	d1c9      	bne.n	80110b2 <__sflush_r+0x32>
 801111e:	682b      	ldr	r3, [r5, #0]
 8011120:	2b00      	cmp	r3, #0
 8011122:	d0c6      	beq.n	80110b2 <__sflush_r+0x32>
 8011124:	2b1d      	cmp	r3, #29
 8011126:	d001      	beq.n	801112c <__sflush_r+0xac>
 8011128:	2b16      	cmp	r3, #22
 801112a:	d11e      	bne.n	801116a <__sflush_r+0xea>
 801112c:	602f      	str	r7, [r5, #0]
 801112e:	2000      	movs	r0, #0
 8011130:	e022      	b.n	8011178 <__sflush_r+0xf8>
 8011132:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011136:	b21b      	sxth	r3, r3
 8011138:	e01b      	b.n	8011172 <__sflush_r+0xf2>
 801113a:	690f      	ldr	r7, [r1, #16]
 801113c:	2f00      	cmp	r7, #0
 801113e:	d0f6      	beq.n	801112e <__sflush_r+0xae>
 8011140:	0793      	lsls	r3, r2, #30
 8011142:	680e      	ldr	r6, [r1, #0]
 8011144:	bf08      	it	eq
 8011146:	694b      	ldreq	r3, [r1, #20]
 8011148:	600f      	str	r7, [r1, #0]
 801114a:	bf18      	it	ne
 801114c:	2300      	movne	r3, #0
 801114e:	eba6 0807 	sub.w	r8, r6, r7
 8011152:	608b      	str	r3, [r1, #8]
 8011154:	f1b8 0f00 	cmp.w	r8, #0
 8011158:	dde9      	ble.n	801112e <__sflush_r+0xae>
 801115a:	6a21      	ldr	r1, [r4, #32]
 801115c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801115e:	4643      	mov	r3, r8
 8011160:	463a      	mov	r2, r7
 8011162:	4628      	mov	r0, r5
 8011164:	47b0      	blx	r6
 8011166:	2800      	cmp	r0, #0
 8011168:	dc08      	bgt.n	801117c <__sflush_r+0xfc>
 801116a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801116e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011172:	81a3      	strh	r3, [r4, #12]
 8011174:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801117c:	4407      	add	r7, r0
 801117e:	eba8 0800 	sub.w	r8, r8, r0
 8011182:	e7e7      	b.n	8011154 <__sflush_r+0xd4>
 8011184:	20400001 	.word	0x20400001

08011188 <_fflush_r>:
 8011188:	b538      	push	{r3, r4, r5, lr}
 801118a:	690b      	ldr	r3, [r1, #16]
 801118c:	4605      	mov	r5, r0
 801118e:	460c      	mov	r4, r1
 8011190:	b913      	cbnz	r3, 8011198 <_fflush_r+0x10>
 8011192:	2500      	movs	r5, #0
 8011194:	4628      	mov	r0, r5
 8011196:	bd38      	pop	{r3, r4, r5, pc}
 8011198:	b118      	cbz	r0, 80111a2 <_fflush_r+0x1a>
 801119a:	6a03      	ldr	r3, [r0, #32]
 801119c:	b90b      	cbnz	r3, 80111a2 <_fflush_r+0x1a>
 801119e:	f7fd fb8f 	bl	800e8c0 <__sinit>
 80111a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111a6:	2b00      	cmp	r3, #0
 80111a8:	d0f3      	beq.n	8011192 <_fflush_r+0xa>
 80111aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80111ac:	07d0      	lsls	r0, r2, #31
 80111ae:	d404      	bmi.n	80111ba <_fflush_r+0x32>
 80111b0:	0599      	lsls	r1, r3, #22
 80111b2:	d402      	bmi.n	80111ba <_fflush_r+0x32>
 80111b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80111b6:	f7fd fce2 	bl	800eb7e <__retarget_lock_acquire_recursive>
 80111ba:	4628      	mov	r0, r5
 80111bc:	4621      	mov	r1, r4
 80111be:	f7ff ff5f 	bl	8011080 <__sflush_r>
 80111c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80111c4:	07da      	lsls	r2, r3, #31
 80111c6:	4605      	mov	r5, r0
 80111c8:	d4e4      	bmi.n	8011194 <_fflush_r+0xc>
 80111ca:	89a3      	ldrh	r3, [r4, #12]
 80111cc:	059b      	lsls	r3, r3, #22
 80111ce:	d4e1      	bmi.n	8011194 <_fflush_r+0xc>
 80111d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80111d2:	f7fd fcd5 	bl	800eb80 <__retarget_lock_release_recursive>
 80111d6:	e7dd      	b.n	8011194 <_fflush_r+0xc>

080111d8 <memmove>:
 80111d8:	4288      	cmp	r0, r1
 80111da:	b510      	push	{r4, lr}
 80111dc:	eb01 0402 	add.w	r4, r1, r2
 80111e0:	d902      	bls.n	80111e8 <memmove+0x10>
 80111e2:	4284      	cmp	r4, r0
 80111e4:	4623      	mov	r3, r4
 80111e6:	d807      	bhi.n	80111f8 <memmove+0x20>
 80111e8:	1e43      	subs	r3, r0, #1
 80111ea:	42a1      	cmp	r1, r4
 80111ec:	d008      	beq.n	8011200 <memmove+0x28>
 80111ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80111f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80111f6:	e7f8      	b.n	80111ea <memmove+0x12>
 80111f8:	4402      	add	r2, r0
 80111fa:	4601      	mov	r1, r0
 80111fc:	428a      	cmp	r2, r1
 80111fe:	d100      	bne.n	8011202 <memmove+0x2a>
 8011200:	bd10      	pop	{r4, pc}
 8011202:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011206:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801120a:	e7f7      	b.n	80111fc <memmove+0x24>

0801120c <strncmp>:
 801120c:	b510      	push	{r4, lr}
 801120e:	b16a      	cbz	r2, 801122c <strncmp+0x20>
 8011210:	3901      	subs	r1, #1
 8011212:	1884      	adds	r4, r0, r2
 8011214:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011218:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801121c:	429a      	cmp	r2, r3
 801121e:	d103      	bne.n	8011228 <strncmp+0x1c>
 8011220:	42a0      	cmp	r0, r4
 8011222:	d001      	beq.n	8011228 <strncmp+0x1c>
 8011224:	2a00      	cmp	r2, #0
 8011226:	d1f5      	bne.n	8011214 <strncmp+0x8>
 8011228:	1ad0      	subs	r0, r2, r3
 801122a:	bd10      	pop	{r4, pc}
 801122c:	4610      	mov	r0, r2
 801122e:	e7fc      	b.n	801122a <strncmp+0x1e>

08011230 <nan>:
 8011230:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8011238 <nan+0x8>
 8011234:	4770      	bx	lr
 8011236:	bf00      	nop
 8011238:	00000000 	.word	0x00000000
 801123c:	7ff80000 	.word	0x7ff80000

08011240 <__assert_func>:
 8011240:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011242:	4614      	mov	r4, r2
 8011244:	461a      	mov	r2, r3
 8011246:	4b09      	ldr	r3, [pc, #36]	@ (801126c <__assert_func+0x2c>)
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	4605      	mov	r5, r0
 801124c:	68d8      	ldr	r0, [r3, #12]
 801124e:	b14c      	cbz	r4, 8011264 <__assert_func+0x24>
 8011250:	4b07      	ldr	r3, [pc, #28]	@ (8011270 <__assert_func+0x30>)
 8011252:	9100      	str	r1, [sp, #0]
 8011254:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011258:	4906      	ldr	r1, [pc, #24]	@ (8011274 <__assert_func+0x34>)
 801125a:	462b      	mov	r3, r5
 801125c:	f000 fba8 	bl	80119b0 <fiprintf>
 8011260:	f000 fbb8 	bl	80119d4 <abort>
 8011264:	4b04      	ldr	r3, [pc, #16]	@ (8011278 <__assert_func+0x38>)
 8011266:	461c      	mov	r4, r3
 8011268:	e7f3      	b.n	8011252 <__assert_func+0x12>
 801126a:	bf00      	nop
 801126c:	2400010c 	.word	0x2400010c
 8011270:	080121be 	.word	0x080121be
 8011274:	080121cb 	.word	0x080121cb
 8011278:	080121f9 	.word	0x080121f9

0801127c <_calloc_r>:
 801127c:	b570      	push	{r4, r5, r6, lr}
 801127e:	fba1 5402 	umull	r5, r4, r1, r2
 8011282:	b934      	cbnz	r4, 8011292 <_calloc_r+0x16>
 8011284:	4629      	mov	r1, r5
 8011286:	f7fc fbc7 	bl	800da18 <_malloc_r>
 801128a:	4606      	mov	r6, r0
 801128c:	b928      	cbnz	r0, 801129a <_calloc_r+0x1e>
 801128e:	4630      	mov	r0, r6
 8011290:	bd70      	pop	{r4, r5, r6, pc}
 8011292:	220c      	movs	r2, #12
 8011294:	6002      	str	r2, [r0, #0]
 8011296:	2600      	movs	r6, #0
 8011298:	e7f9      	b.n	801128e <_calloc_r+0x12>
 801129a:	462a      	mov	r2, r5
 801129c:	4621      	mov	r1, r4
 801129e:	f7fd fbe0 	bl	800ea62 <memset>
 80112a2:	e7f4      	b.n	801128e <_calloc_r+0x12>

080112a4 <rshift>:
 80112a4:	6903      	ldr	r3, [r0, #16]
 80112a6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80112aa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80112ae:	ea4f 1261 	mov.w	r2, r1, asr #5
 80112b2:	f100 0414 	add.w	r4, r0, #20
 80112b6:	dd45      	ble.n	8011344 <rshift+0xa0>
 80112b8:	f011 011f 	ands.w	r1, r1, #31
 80112bc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80112c0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80112c4:	d10c      	bne.n	80112e0 <rshift+0x3c>
 80112c6:	f100 0710 	add.w	r7, r0, #16
 80112ca:	4629      	mov	r1, r5
 80112cc:	42b1      	cmp	r1, r6
 80112ce:	d334      	bcc.n	801133a <rshift+0x96>
 80112d0:	1a9b      	subs	r3, r3, r2
 80112d2:	009b      	lsls	r3, r3, #2
 80112d4:	1eea      	subs	r2, r5, #3
 80112d6:	4296      	cmp	r6, r2
 80112d8:	bf38      	it	cc
 80112da:	2300      	movcc	r3, #0
 80112dc:	4423      	add	r3, r4
 80112de:	e015      	b.n	801130c <rshift+0x68>
 80112e0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80112e4:	f1c1 0820 	rsb	r8, r1, #32
 80112e8:	40cf      	lsrs	r7, r1
 80112ea:	f105 0e04 	add.w	lr, r5, #4
 80112ee:	46a1      	mov	r9, r4
 80112f0:	4576      	cmp	r6, lr
 80112f2:	46f4      	mov	ip, lr
 80112f4:	d815      	bhi.n	8011322 <rshift+0x7e>
 80112f6:	1a9a      	subs	r2, r3, r2
 80112f8:	0092      	lsls	r2, r2, #2
 80112fa:	3a04      	subs	r2, #4
 80112fc:	3501      	adds	r5, #1
 80112fe:	42ae      	cmp	r6, r5
 8011300:	bf38      	it	cc
 8011302:	2200      	movcc	r2, #0
 8011304:	18a3      	adds	r3, r4, r2
 8011306:	50a7      	str	r7, [r4, r2]
 8011308:	b107      	cbz	r7, 801130c <rshift+0x68>
 801130a:	3304      	adds	r3, #4
 801130c:	1b1a      	subs	r2, r3, r4
 801130e:	42a3      	cmp	r3, r4
 8011310:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8011314:	bf08      	it	eq
 8011316:	2300      	moveq	r3, #0
 8011318:	6102      	str	r2, [r0, #16]
 801131a:	bf08      	it	eq
 801131c:	6143      	streq	r3, [r0, #20]
 801131e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011322:	f8dc c000 	ldr.w	ip, [ip]
 8011326:	fa0c fc08 	lsl.w	ip, ip, r8
 801132a:	ea4c 0707 	orr.w	r7, ip, r7
 801132e:	f849 7b04 	str.w	r7, [r9], #4
 8011332:	f85e 7b04 	ldr.w	r7, [lr], #4
 8011336:	40cf      	lsrs	r7, r1
 8011338:	e7da      	b.n	80112f0 <rshift+0x4c>
 801133a:	f851 cb04 	ldr.w	ip, [r1], #4
 801133e:	f847 cf04 	str.w	ip, [r7, #4]!
 8011342:	e7c3      	b.n	80112cc <rshift+0x28>
 8011344:	4623      	mov	r3, r4
 8011346:	e7e1      	b.n	801130c <rshift+0x68>

08011348 <__hexdig_fun>:
 8011348:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801134c:	2b09      	cmp	r3, #9
 801134e:	d802      	bhi.n	8011356 <__hexdig_fun+0xe>
 8011350:	3820      	subs	r0, #32
 8011352:	b2c0      	uxtb	r0, r0
 8011354:	4770      	bx	lr
 8011356:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801135a:	2b05      	cmp	r3, #5
 801135c:	d801      	bhi.n	8011362 <__hexdig_fun+0x1a>
 801135e:	3847      	subs	r0, #71	@ 0x47
 8011360:	e7f7      	b.n	8011352 <__hexdig_fun+0xa>
 8011362:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8011366:	2b05      	cmp	r3, #5
 8011368:	d801      	bhi.n	801136e <__hexdig_fun+0x26>
 801136a:	3827      	subs	r0, #39	@ 0x27
 801136c:	e7f1      	b.n	8011352 <__hexdig_fun+0xa>
 801136e:	2000      	movs	r0, #0
 8011370:	4770      	bx	lr
	...

08011374 <__gethex>:
 8011374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011378:	b085      	sub	sp, #20
 801137a:	468a      	mov	sl, r1
 801137c:	9302      	str	r3, [sp, #8]
 801137e:	680b      	ldr	r3, [r1, #0]
 8011380:	9001      	str	r0, [sp, #4]
 8011382:	4690      	mov	r8, r2
 8011384:	1c9c      	adds	r4, r3, #2
 8011386:	46a1      	mov	r9, r4
 8011388:	f814 0b01 	ldrb.w	r0, [r4], #1
 801138c:	2830      	cmp	r0, #48	@ 0x30
 801138e:	d0fa      	beq.n	8011386 <__gethex+0x12>
 8011390:	eba9 0303 	sub.w	r3, r9, r3
 8011394:	f1a3 0b02 	sub.w	fp, r3, #2
 8011398:	f7ff ffd6 	bl	8011348 <__hexdig_fun>
 801139c:	4605      	mov	r5, r0
 801139e:	2800      	cmp	r0, #0
 80113a0:	d168      	bne.n	8011474 <__gethex+0x100>
 80113a2:	49a0      	ldr	r1, [pc, #640]	@ (8011624 <__gethex+0x2b0>)
 80113a4:	2201      	movs	r2, #1
 80113a6:	4648      	mov	r0, r9
 80113a8:	f7ff ff30 	bl	801120c <strncmp>
 80113ac:	4607      	mov	r7, r0
 80113ae:	2800      	cmp	r0, #0
 80113b0:	d167      	bne.n	8011482 <__gethex+0x10e>
 80113b2:	f899 0001 	ldrb.w	r0, [r9, #1]
 80113b6:	4626      	mov	r6, r4
 80113b8:	f7ff ffc6 	bl	8011348 <__hexdig_fun>
 80113bc:	2800      	cmp	r0, #0
 80113be:	d062      	beq.n	8011486 <__gethex+0x112>
 80113c0:	4623      	mov	r3, r4
 80113c2:	7818      	ldrb	r0, [r3, #0]
 80113c4:	2830      	cmp	r0, #48	@ 0x30
 80113c6:	4699      	mov	r9, r3
 80113c8:	f103 0301 	add.w	r3, r3, #1
 80113cc:	d0f9      	beq.n	80113c2 <__gethex+0x4e>
 80113ce:	f7ff ffbb 	bl	8011348 <__hexdig_fun>
 80113d2:	fab0 f580 	clz	r5, r0
 80113d6:	096d      	lsrs	r5, r5, #5
 80113d8:	f04f 0b01 	mov.w	fp, #1
 80113dc:	464a      	mov	r2, r9
 80113de:	4616      	mov	r6, r2
 80113e0:	3201      	adds	r2, #1
 80113e2:	7830      	ldrb	r0, [r6, #0]
 80113e4:	f7ff ffb0 	bl	8011348 <__hexdig_fun>
 80113e8:	2800      	cmp	r0, #0
 80113ea:	d1f8      	bne.n	80113de <__gethex+0x6a>
 80113ec:	498d      	ldr	r1, [pc, #564]	@ (8011624 <__gethex+0x2b0>)
 80113ee:	2201      	movs	r2, #1
 80113f0:	4630      	mov	r0, r6
 80113f2:	f7ff ff0b 	bl	801120c <strncmp>
 80113f6:	2800      	cmp	r0, #0
 80113f8:	d13f      	bne.n	801147a <__gethex+0x106>
 80113fa:	b944      	cbnz	r4, 801140e <__gethex+0x9a>
 80113fc:	1c74      	adds	r4, r6, #1
 80113fe:	4622      	mov	r2, r4
 8011400:	4616      	mov	r6, r2
 8011402:	3201      	adds	r2, #1
 8011404:	7830      	ldrb	r0, [r6, #0]
 8011406:	f7ff ff9f 	bl	8011348 <__hexdig_fun>
 801140a:	2800      	cmp	r0, #0
 801140c:	d1f8      	bne.n	8011400 <__gethex+0x8c>
 801140e:	1ba4      	subs	r4, r4, r6
 8011410:	00a7      	lsls	r7, r4, #2
 8011412:	7833      	ldrb	r3, [r6, #0]
 8011414:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8011418:	2b50      	cmp	r3, #80	@ 0x50
 801141a:	d13e      	bne.n	801149a <__gethex+0x126>
 801141c:	7873      	ldrb	r3, [r6, #1]
 801141e:	2b2b      	cmp	r3, #43	@ 0x2b
 8011420:	d033      	beq.n	801148a <__gethex+0x116>
 8011422:	2b2d      	cmp	r3, #45	@ 0x2d
 8011424:	d034      	beq.n	8011490 <__gethex+0x11c>
 8011426:	1c71      	adds	r1, r6, #1
 8011428:	2400      	movs	r4, #0
 801142a:	7808      	ldrb	r0, [r1, #0]
 801142c:	f7ff ff8c 	bl	8011348 <__hexdig_fun>
 8011430:	1e43      	subs	r3, r0, #1
 8011432:	b2db      	uxtb	r3, r3
 8011434:	2b18      	cmp	r3, #24
 8011436:	d830      	bhi.n	801149a <__gethex+0x126>
 8011438:	f1a0 0210 	sub.w	r2, r0, #16
 801143c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8011440:	f7ff ff82 	bl	8011348 <__hexdig_fun>
 8011444:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8011448:	fa5f fc8c 	uxtb.w	ip, ip
 801144c:	f1bc 0f18 	cmp.w	ip, #24
 8011450:	f04f 030a 	mov.w	r3, #10
 8011454:	d91e      	bls.n	8011494 <__gethex+0x120>
 8011456:	b104      	cbz	r4, 801145a <__gethex+0xe6>
 8011458:	4252      	negs	r2, r2
 801145a:	4417      	add	r7, r2
 801145c:	f8ca 1000 	str.w	r1, [sl]
 8011460:	b1ed      	cbz	r5, 801149e <__gethex+0x12a>
 8011462:	f1bb 0f00 	cmp.w	fp, #0
 8011466:	bf0c      	ite	eq
 8011468:	2506      	moveq	r5, #6
 801146a:	2500      	movne	r5, #0
 801146c:	4628      	mov	r0, r5
 801146e:	b005      	add	sp, #20
 8011470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011474:	2500      	movs	r5, #0
 8011476:	462c      	mov	r4, r5
 8011478:	e7b0      	b.n	80113dc <__gethex+0x68>
 801147a:	2c00      	cmp	r4, #0
 801147c:	d1c7      	bne.n	801140e <__gethex+0x9a>
 801147e:	4627      	mov	r7, r4
 8011480:	e7c7      	b.n	8011412 <__gethex+0x9e>
 8011482:	464e      	mov	r6, r9
 8011484:	462f      	mov	r7, r5
 8011486:	2501      	movs	r5, #1
 8011488:	e7c3      	b.n	8011412 <__gethex+0x9e>
 801148a:	2400      	movs	r4, #0
 801148c:	1cb1      	adds	r1, r6, #2
 801148e:	e7cc      	b.n	801142a <__gethex+0xb6>
 8011490:	2401      	movs	r4, #1
 8011492:	e7fb      	b.n	801148c <__gethex+0x118>
 8011494:	fb03 0002 	mla	r0, r3, r2, r0
 8011498:	e7ce      	b.n	8011438 <__gethex+0xc4>
 801149a:	4631      	mov	r1, r6
 801149c:	e7de      	b.n	801145c <__gethex+0xe8>
 801149e:	eba6 0309 	sub.w	r3, r6, r9
 80114a2:	3b01      	subs	r3, #1
 80114a4:	4629      	mov	r1, r5
 80114a6:	2b07      	cmp	r3, #7
 80114a8:	dc0a      	bgt.n	80114c0 <__gethex+0x14c>
 80114aa:	9801      	ldr	r0, [sp, #4]
 80114ac:	f7fe f9b0 	bl	800f810 <_Balloc>
 80114b0:	4604      	mov	r4, r0
 80114b2:	b940      	cbnz	r0, 80114c6 <__gethex+0x152>
 80114b4:	4b5c      	ldr	r3, [pc, #368]	@ (8011628 <__gethex+0x2b4>)
 80114b6:	4602      	mov	r2, r0
 80114b8:	21e4      	movs	r1, #228	@ 0xe4
 80114ba:	485c      	ldr	r0, [pc, #368]	@ (801162c <__gethex+0x2b8>)
 80114bc:	f7ff fec0 	bl	8011240 <__assert_func>
 80114c0:	3101      	adds	r1, #1
 80114c2:	105b      	asrs	r3, r3, #1
 80114c4:	e7ef      	b.n	80114a6 <__gethex+0x132>
 80114c6:	f100 0a14 	add.w	sl, r0, #20
 80114ca:	2300      	movs	r3, #0
 80114cc:	4655      	mov	r5, sl
 80114ce:	469b      	mov	fp, r3
 80114d0:	45b1      	cmp	r9, r6
 80114d2:	d337      	bcc.n	8011544 <__gethex+0x1d0>
 80114d4:	f845 bb04 	str.w	fp, [r5], #4
 80114d8:	eba5 050a 	sub.w	r5, r5, sl
 80114dc:	10ad      	asrs	r5, r5, #2
 80114de:	6125      	str	r5, [r4, #16]
 80114e0:	4658      	mov	r0, fp
 80114e2:	f7fe fa87 	bl	800f9f4 <__hi0bits>
 80114e6:	016d      	lsls	r5, r5, #5
 80114e8:	f8d8 6000 	ldr.w	r6, [r8]
 80114ec:	1a2d      	subs	r5, r5, r0
 80114ee:	42b5      	cmp	r5, r6
 80114f0:	dd54      	ble.n	801159c <__gethex+0x228>
 80114f2:	1bad      	subs	r5, r5, r6
 80114f4:	4629      	mov	r1, r5
 80114f6:	4620      	mov	r0, r4
 80114f8:	f7fe fe10 	bl	801011c <__any_on>
 80114fc:	4681      	mov	r9, r0
 80114fe:	b178      	cbz	r0, 8011520 <__gethex+0x1ac>
 8011500:	1e6b      	subs	r3, r5, #1
 8011502:	1159      	asrs	r1, r3, #5
 8011504:	f003 021f 	and.w	r2, r3, #31
 8011508:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801150c:	f04f 0901 	mov.w	r9, #1
 8011510:	fa09 f202 	lsl.w	r2, r9, r2
 8011514:	420a      	tst	r2, r1
 8011516:	d003      	beq.n	8011520 <__gethex+0x1ac>
 8011518:	454b      	cmp	r3, r9
 801151a:	dc36      	bgt.n	801158a <__gethex+0x216>
 801151c:	f04f 0902 	mov.w	r9, #2
 8011520:	4629      	mov	r1, r5
 8011522:	4620      	mov	r0, r4
 8011524:	f7ff febe 	bl	80112a4 <rshift>
 8011528:	442f      	add	r7, r5
 801152a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801152e:	42bb      	cmp	r3, r7
 8011530:	da42      	bge.n	80115b8 <__gethex+0x244>
 8011532:	9801      	ldr	r0, [sp, #4]
 8011534:	4621      	mov	r1, r4
 8011536:	f7fe f9ab 	bl	800f890 <_Bfree>
 801153a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801153c:	2300      	movs	r3, #0
 801153e:	6013      	str	r3, [r2, #0]
 8011540:	25a3      	movs	r5, #163	@ 0xa3
 8011542:	e793      	b.n	801146c <__gethex+0xf8>
 8011544:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8011548:	2a2e      	cmp	r2, #46	@ 0x2e
 801154a:	d012      	beq.n	8011572 <__gethex+0x1fe>
 801154c:	2b20      	cmp	r3, #32
 801154e:	d104      	bne.n	801155a <__gethex+0x1e6>
 8011550:	f845 bb04 	str.w	fp, [r5], #4
 8011554:	f04f 0b00 	mov.w	fp, #0
 8011558:	465b      	mov	r3, fp
 801155a:	7830      	ldrb	r0, [r6, #0]
 801155c:	9303      	str	r3, [sp, #12]
 801155e:	f7ff fef3 	bl	8011348 <__hexdig_fun>
 8011562:	9b03      	ldr	r3, [sp, #12]
 8011564:	f000 000f 	and.w	r0, r0, #15
 8011568:	4098      	lsls	r0, r3
 801156a:	ea4b 0b00 	orr.w	fp, fp, r0
 801156e:	3304      	adds	r3, #4
 8011570:	e7ae      	b.n	80114d0 <__gethex+0x15c>
 8011572:	45b1      	cmp	r9, r6
 8011574:	d8ea      	bhi.n	801154c <__gethex+0x1d8>
 8011576:	492b      	ldr	r1, [pc, #172]	@ (8011624 <__gethex+0x2b0>)
 8011578:	9303      	str	r3, [sp, #12]
 801157a:	2201      	movs	r2, #1
 801157c:	4630      	mov	r0, r6
 801157e:	f7ff fe45 	bl	801120c <strncmp>
 8011582:	9b03      	ldr	r3, [sp, #12]
 8011584:	2800      	cmp	r0, #0
 8011586:	d1e1      	bne.n	801154c <__gethex+0x1d8>
 8011588:	e7a2      	b.n	80114d0 <__gethex+0x15c>
 801158a:	1ea9      	subs	r1, r5, #2
 801158c:	4620      	mov	r0, r4
 801158e:	f7fe fdc5 	bl	801011c <__any_on>
 8011592:	2800      	cmp	r0, #0
 8011594:	d0c2      	beq.n	801151c <__gethex+0x1a8>
 8011596:	f04f 0903 	mov.w	r9, #3
 801159a:	e7c1      	b.n	8011520 <__gethex+0x1ac>
 801159c:	da09      	bge.n	80115b2 <__gethex+0x23e>
 801159e:	1b75      	subs	r5, r6, r5
 80115a0:	4621      	mov	r1, r4
 80115a2:	9801      	ldr	r0, [sp, #4]
 80115a4:	462a      	mov	r2, r5
 80115a6:	f7fe fb83 	bl	800fcb0 <__lshift>
 80115aa:	1b7f      	subs	r7, r7, r5
 80115ac:	4604      	mov	r4, r0
 80115ae:	f100 0a14 	add.w	sl, r0, #20
 80115b2:	f04f 0900 	mov.w	r9, #0
 80115b6:	e7b8      	b.n	801152a <__gethex+0x1b6>
 80115b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80115bc:	42bd      	cmp	r5, r7
 80115be:	dd6f      	ble.n	80116a0 <__gethex+0x32c>
 80115c0:	1bed      	subs	r5, r5, r7
 80115c2:	42ae      	cmp	r6, r5
 80115c4:	dc34      	bgt.n	8011630 <__gethex+0x2bc>
 80115c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80115ca:	2b02      	cmp	r3, #2
 80115cc:	d022      	beq.n	8011614 <__gethex+0x2a0>
 80115ce:	2b03      	cmp	r3, #3
 80115d0:	d024      	beq.n	801161c <__gethex+0x2a8>
 80115d2:	2b01      	cmp	r3, #1
 80115d4:	d115      	bne.n	8011602 <__gethex+0x28e>
 80115d6:	42ae      	cmp	r6, r5
 80115d8:	d113      	bne.n	8011602 <__gethex+0x28e>
 80115da:	2e01      	cmp	r6, #1
 80115dc:	d10b      	bne.n	80115f6 <__gethex+0x282>
 80115de:	9a02      	ldr	r2, [sp, #8]
 80115e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80115e4:	6013      	str	r3, [r2, #0]
 80115e6:	2301      	movs	r3, #1
 80115e8:	6123      	str	r3, [r4, #16]
 80115ea:	f8ca 3000 	str.w	r3, [sl]
 80115ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80115f0:	2562      	movs	r5, #98	@ 0x62
 80115f2:	601c      	str	r4, [r3, #0]
 80115f4:	e73a      	b.n	801146c <__gethex+0xf8>
 80115f6:	1e71      	subs	r1, r6, #1
 80115f8:	4620      	mov	r0, r4
 80115fa:	f7fe fd8f 	bl	801011c <__any_on>
 80115fe:	2800      	cmp	r0, #0
 8011600:	d1ed      	bne.n	80115de <__gethex+0x26a>
 8011602:	9801      	ldr	r0, [sp, #4]
 8011604:	4621      	mov	r1, r4
 8011606:	f7fe f943 	bl	800f890 <_Bfree>
 801160a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801160c:	2300      	movs	r3, #0
 801160e:	6013      	str	r3, [r2, #0]
 8011610:	2550      	movs	r5, #80	@ 0x50
 8011612:	e72b      	b.n	801146c <__gethex+0xf8>
 8011614:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011616:	2b00      	cmp	r3, #0
 8011618:	d1f3      	bne.n	8011602 <__gethex+0x28e>
 801161a:	e7e0      	b.n	80115de <__gethex+0x26a>
 801161c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801161e:	2b00      	cmp	r3, #0
 8011620:	d1dd      	bne.n	80115de <__gethex+0x26a>
 8011622:	e7ee      	b.n	8011602 <__gethex+0x28e>
 8011624:	080121a3 	.word	0x080121a3
 8011628:	08012139 	.word	0x08012139
 801162c:	080121fa 	.word	0x080121fa
 8011630:	1e6f      	subs	r7, r5, #1
 8011632:	f1b9 0f00 	cmp.w	r9, #0
 8011636:	d130      	bne.n	801169a <__gethex+0x326>
 8011638:	b127      	cbz	r7, 8011644 <__gethex+0x2d0>
 801163a:	4639      	mov	r1, r7
 801163c:	4620      	mov	r0, r4
 801163e:	f7fe fd6d 	bl	801011c <__any_on>
 8011642:	4681      	mov	r9, r0
 8011644:	117a      	asrs	r2, r7, #5
 8011646:	2301      	movs	r3, #1
 8011648:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801164c:	f007 071f 	and.w	r7, r7, #31
 8011650:	40bb      	lsls	r3, r7
 8011652:	4213      	tst	r3, r2
 8011654:	4629      	mov	r1, r5
 8011656:	4620      	mov	r0, r4
 8011658:	bf18      	it	ne
 801165a:	f049 0902 	orrne.w	r9, r9, #2
 801165e:	f7ff fe21 	bl	80112a4 <rshift>
 8011662:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8011666:	1b76      	subs	r6, r6, r5
 8011668:	2502      	movs	r5, #2
 801166a:	f1b9 0f00 	cmp.w	r9, #0
 801166e:	d047      	beq.n	8011700 <__gethex+0x38c>
 8011670:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8011674:	2b02      	cmp	r3, #2
 8011676:	d015      	beq.n	80116a4 <__gethex+0x330>
 8011678:	2b03      	cmp	r3, #3
 801167a:	d017      	beq.n	80116ac <__gethex+0x338>
 801167c:	2b01      	cmp	r3, #1
 801167e:	d109      	bne.n	8011694 <__gethex+0x320>
 8011680:	f019 0f02 	tst.w	r9, #2
 8011684:	d006      	beq.n	8011694 <__gethex+0x320>
 8011686:	f8da 3000 	ldr.w	r3, [sl]
 801168a:	ea49 0903 	orr.w	r9, r9, r3
 801168e:	f019 0f01 	tst.w	r9, #1
 8011692:	d10e      	bne.n	80116b2 <__gethex+0x33e>
 8011694:	f045 0510 	orr.w	r5, r5, #16
 8011698:	e032      	b.n	8011700 <__gethex+0x38c>
 801169a:	f04f 0901 	mov.w	r9, #1
 801169e:	e7d1      	b.n	8011644 <__gethex+0x2d0>
 80116a0:	2501      	movs	r5, #1
 80116a2:	e7e2      	b.n	801166a <__gethex+0x2f6>
 80116a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80116a6:	f1c3 0301 	rsb	r3, r3, #1
 80116aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80116ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d0f0      	beq.n	8011694 <__gethex+0x320>
 80116b2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80116b6:	f104 0314 	add.w	r3, r4, #20
 80116ba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80116be:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80116c2:	f04f 0c00 	mov.w	ip, #0
 80116c6:	4618      	mov	r0, r3
 80116c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80116cc:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 80116d0:	d01b      	beq.n	801170a <__gethex+0x396>
 80116d2:	3201      	adds	r2, #1
 80116d4:	6002      	str	r2, [r0, #0]
 80116d6:	2d02      	cmp	r5, #2
 80116d8:	f104 0314 	add.w	r3, r4, #20
 80116dc:	d13c      	bne.n	8011758 <__gethex+0x3e4>
 80116de:	f8d8 2000 	ldr.w	r2, [r8]
 80116e2:	3a01      	subs	r2, #1
 80116e4:	42b2      	cmp	r2, r6
 80116e6:	d109      	bne.n	80116fc <__gethex+0x388>
 80116e8:	1171      	asrs	r1, r6, #5
 80116ea:	2201      	movs	r2, #1
 80116ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80116f0:	f006 061f 	and.w	r6, r6, #31
 80116f4:	fa02 f606 	lsl.w	r6, r2, r6
 80116f8:	421e      	tst	r6, r3
 80116fa:	d13a      	bne.n	8011772 <__gethex+0x3fe>
 80116fc:	f045 0520 	orr.w	r5, r5, #32
 8011700:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011702:	601c      	str	r4, [r3, #0]
 8011704:	9b02      	ldr	r3, [sp, #8]
 8011706:	601f      	str	r7, [r3, #0]
 8011708:	e6b0      	b.n	801146c <__gethex+0xf8>
 801170a:	4299      	cmp	r1, r3
 801170c:	f843 cc04 	str.w	ip, [r3, #-4]
 8011710:	d8d9      	bhi.n	80116c6 <__gethex+0x352>
 8011712:	68a3      	ldr	r3, [r4, #8]
 8011714:	459b      	cmp	fp, r3
 8011716:	db17      	blt.n	8011748 <__gethex+0x3d4>
 8011718:	6861      	ldr	r1, [r4, #4]
 801171a:	9801      	ldr	r0, [sp, #4]
 801171c:	3101      	adds	r1, #1
 801171e:	f7fe f877 	bl	800f810 <_Balloc>
 8011722:	4681      	mov	r9, r0
 8011724:	b918      	cbnz	r0, 801172e <__gethex+0x3ba>
 8011726:	4b1a      	ldr	r3, [pc, #104]	@ (8011790 <__gethex+0x41c>)
 8011728:	4602      	mov	r2, r0
 801172a:	2184      	movs	r1, #132	@ 0x84
 801172c:	e6c5      	b.n	80114ba <__gethex+0x146>
 801172e:	6922      	ldr	r2, [r4, #16]
 8011730:	3202      	adds	r2, #2
 8011732:	f104 010c 	add.w	r1, r4, #12
 8011736:	0092      	lsls	r2, r2, #2
 8011738:	300c      	adds	r0, #12
 801173a:	f7fd fa22 	bl	800eb82 <memcpy>
 801173e:	4621      	mov	r1, r4
 8011740:	9801      	ldr	r0, [sp, #4]
 8011742:	f7fe f8a5 	bl	800f890 <_Bfree>
 8011746:	464c      	mov	r4, r9
 8011748:	6923      	ldr	r3, [r4, #16]
 801174a:	1c5a      	adds	r2, r3, #1
 801174c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011750:	6122      	str	r2, [r4, #16]
 8011752:	2201      	movs	r2, #1
 8011754:	615a      	str	r2, [r3, #20]
 8011756:	e7be      	b.n	80116d6 <__gethex+0x362>
 8011758:	6922      	ldr	r2, [r4, #16]
 801175a:	455a      	cmp	r2, fp
 801175c:	dd0b      	ble.n	8011776 <__gethex+0x402>
 801175e:	2101      	movs	r1, #1
 8011760:	4620      	mov	r0, r4
 8011762:	f7ff fd9f 	bl	80112a4 <rshift>
 8011766:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801176a:	3701      	adds	r7, #1
 801176c:	42bb      	cmp	r3, r7
 801176e:	f6ff aee0 	blt.w	8011532 <__gethex+0x1be>
 8011772:	2501      	movs	r5, #1
 8011774:	e7c2      	b.n	80116fc <__gethex+0x388>
 8011776:	f016 061f 	ands.w	r6, r6, #31
 801177a:	d0fa      	beq.n	8011772 <__gethex+0x3fe>
 801177c:	4453      	add	r3, sl
 801177e:	f1c6 0620 	rsb	r6, r6, #32
 8011782:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8011786:	f7fe f935 	bl	800f9f4 <__hi0bits>
 801178a:	42b0      	cmp	r0, r6
 801178c:	dbe7      	blt.n	801175e <__gethex+0x3ea>
 801178e:	e7f0      	b.n	8011772 <__gethex+0x3fe>
 8011790:	08012139 	.word	0x08012139

08011794 <L_shift>:
 8011794:	f1c2 0208 	rsb	r2, r2, #8
 8011798:	0092      	lsls	r2, r2, #2
 801179a:	b570      	push	{r4, r5, r6, lr}
 801179c:	f1c2 0620 	rsb	r6, r2, #32
 80117a0:	6843      	ldr	r3, [r0, #4]
 80117a2:	6804      	ldr	r4, [r0, #0]
 80117a4:	fa03 f506 	lsl.w	r5, r3, r6
 80117a8:	432c      	orrs	r4, r5
 80117aa:	40d3      	lsrs	r3, r2
 80117ac:	6004      	str	r4, [r0, #0]
 80117ae:	f840 3f04 	str.w	r3, [r0, #4]!
 80117b2:	4288      	cmp	r0, r1
 80117b4:	d3f4      	bcc.n	80117a0 <L_shift+0xc>
 80117b6:	bd70      	pop	{r4, r5, r6, pc}

080117b8 <__match>:
 80117b8:	b530      	push	{r4, r5, lr}
 80117ba:	6803      	ldr	r3, [r0, #0]
 80117bc:	3301      	adds	r3, #1
 80117be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80117c2:	b914      	cbnz	r4, 80117ca <__match+0x12>
 80117c4:	6003      	str	r3, [r0, #0]
 80117c6:	2001      	movs	r0, #1
 80117c8:	bd30      	pop	{r4, r5, pc}
 80117ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80117ce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80117d2:	2d19      	cmp	r5, #25
 80117d4:	bf98      	it	ls
 80117d6:	3220      	addls	r2, #32
 80117d8:	42a2      	cmp	r2, r4
 80117da:	d0f0      	beq.n	80117be <__match+0x6>
 80117dc:	2000      	movs	r0, #0
 80117de:	e7f3      	b.n	80117c8 <__match+0x10>

080117e0 <__hexnan>:
 80117e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117e4:	680b      	ldr	r3, [r1, #0]
 80117e6:	6801      	ldr	r1, [r0, #0]
 80117e8:	115e      	asrs	r6, r3, #5
 80117ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80117ee:	f013 031f 	ands.w	r3, r3, #31
 80117f2:	b087      	sub	sp, #28
 80117f4:	bf18      	it	ne
 80117f6:	3604      	addne	r6, #4
 80117f8:	2500      	movs	r5, #0
 80117fa:	1f37      	subs	r7, r6, #4
 80117fc:	4682      	mov	sl, r0
 80117fe:	4690      	mov	r8, r2
 8011800:	9301      	str	r3, [sp, #4]
 8011802:	f846 5c04 	str.w	r5, [r6, #-4]
 8011806:	46b9      	mov	r9, r7
 8011808:	463c      	mov	r4, r7
 801180a:	9502      	str	r5, [sp, #8]
 801180c:	46ab      	mov	fp, r5
 801180e:	784a      	ldrb	r2, [r1, #1]
 8011810:	1c4b      	adds	r3, r1, #1
 8011812:	9303      	str	r3, [sp, #12]
 8011814:	b342      	cbz	r2, 8011868 <__hexnan+0x88>
 8011816:	4610      	mov	r0, r2
 8011818:	9105      	str	r1, [sp, #20]
 801181a:	9204      	str	r2, [sp, #16]
 801181c:	f7ff fd94 	bl	8011348 <__hexdig_fun>
 8011820:	2800      	cmp	r0, #0
 8011822:	d151      	bne.n	80118c8 <__hexnan+0xe8>
 8011824:	9a04      	ldr	r2, [sp, #16]
 8011826:	9905      	ldr	r1, [sp, #20]
 8011828:	2a20      	cmp	r2, #32
 801182a:	d818      	bhi.n	801185e <__hexnan+0x7e>
 801182c:	9b02      	ldr	r3, [sp, #8]
 801182e:	459b      	cmp	fp, r3
 8011830:	dd13      	ble.n	801185a <__hexnan+0x7a>
 8011832:	454c      	cmp	r4, r9
 8011834:	d206      	bcs.n	8011844 <__hexnan+0x64>
 8011836:	2d07      	cmp	r5, #7
 8011838:	dc04      	bgt.n	8011844 <__hexnan+0x64>
 801183a:	462a      	mov	r2, r5
 801183c:	4649      	mov	r1, r9
 801183e:	4620      	mov	r0, r4
 8011840:	f7ff ffa8 	bl	8011794 <L_shift>
 8011844:	4544      	cmp	r4, r8
 8011846:	d952      	bls.n	80118ee <__hexnan+0x10e>
 8011848:	2300      	movs	r3, #0
 801184a:	f1a4 0904 	sub.w	r9, r4, #4
 801184e:	f844 3c04 	str.w	r3, [r4, #-4]
 8011852:	f8cd b008 	str.w	fp, [sp, #8]
 8011856:	464c      	mov	r4, r9
 8011858:	461d      	mov	r5, r3
 801185a:	9903      	ldr	r1, [sp, #12]
 801185c:	e7d7      	b.n	801180e <__hexnan+0x2e>
 801185e:	2a29      	cmp	r2, #41	@ 0x29
 8011860:	d157      	bne.n	8011912 <__hexnan+0x132>
 8011862:	3102      	adds	r1, #2
 8011864:	f8ca 1000 	str.w	r1, [sl]
 8011868:	f1bb 0f00 	cmp.w	fp, #0
 801186c:	d051      	beq.n	8011912 <__hexnan+0x132>
 801186e:	454c      	cmp	r4, r9
 8011870:	d206      	bcs.n	8011880 <__hexnan+0xa0>
 8011872:	2d07      	cmp	r5, #7
 8011874:	dc04      	bgt.n	8011880 <__hexnan+0xa0>
 8011876:	462a      	mov	r2, r5
 8011878:	4649      	mov	r1, r9
 801187a:	4620      	mov	r0, r4
 801187c:	f7ff ff8a 	bl	8011794 <L_shift>
 8011880:	4544      	cmp	r4, r8
 8011882:	d936      	bls.n	80118f2 <__hexnan+0x112>
 8011884:	f1a8 0204 	sub.w	r2, r8, #4
 8011888:	4623      	mov	r3, r4
 801188a:	f853 1b04 	ldr.w	r1, [r3], #4
 801188e:	f842 1f04 	str.w	r1, [r2, #4]!
 8011892:	429f      	cmp	r7, r3
 8011894:	d2f9      	bcs.n	801188a <__hexnan+0xaa>
 8011896:	1b3b      	subs	r3, r7, r4
 8011898:	f023 0303 	bic.w	r3, r3, #3
 801189c:	3304      	adds	r3, #4
 801189e:	3401      	adds	r4, #1
 80118a0:	3e03      	subs	r6, #3
 80118a2:	42b4      	cmp	r4, r6
 80118a4:	bf88      	it	hi
 80118a6:	2304      	movhi	r3, #4
 80118a8:	4443      	add	r3, r8
 80118aa:	2200      	movs	r2, #0
 80118ac:	f843 2b04 	str.w	r2, [r3], #4
 80118b0:	429f      	cmp	r7, r3
 80118b2:	d2fb      	bcs.n	80118ac <__hexnan+0xcc>
 80118b4:	683b      	ldr	r3, [r7, #0]
 80118b6:	b91b      	cbnz	r3, 80118c0 <__hexnan+0xe0>
 80118b8:	4547      	cmp	r7, r8
 80118ba:	d128      	bne.n	801190e <__hexnan+0x12e>
 80118bc:	2301      	movs	r3, #1
 80118be:	603b      	str	r3, [r7, #0]
 80118c0:	2005      	movs	r0, #5
 80118c2:	b007      	add	sp, #28
 80118c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118c8:	3501      	adds	r5, #1
 80118ca:	2d08      	cmp	r5, #8
 80118cc:	f10b 0b01 	add.w	fp, fp, #1
 80118d0:	dd06      	ble.n	80118e0 <__hexnan+0x100>
 80118d2:	4544      	cmp	r4, r8
 80118d4:	d9c1      	bls.n	801185a <__hexnan+0x7a>
 80118d6:	2300      	movs	r3, #0
 80118d8:	f844 3c04 	str.w	r3, [r4, #-4]
 80118dc:	2501      	movs	r5, #1
 80118de:	3c04      	subs	r4, #4
 80118e0:	6822      	ldr	r2, [r4, #0]
 80118e2:	f000 000f 	and.w	r0, r0, #15
 80118e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80118ea:	6020      	str	r0, [r4, #0]
 80118ec:	e7b5      	b.n	801185a <__hexnan+0x7a>
 80118ee:	2508      	movs	r5, #8
 80118f0:	e7b3      	b.n	801185a <__hexnan+0x7a>
 80118f2:	9b01      	ldr	r3, [sp, #4]
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	d0dd      	beq.n	80118b4 <__hexnan+0xd4>
 80118f8:	f1c3 0320 	rsb	r3, r3, #32
 80118fc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011900:	40da      	lsrs	r2, r3
 8011902:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8011906:	4013      	ands	r3, r2
 8011908:	f846 3c04 	str.w	r3, [r6, #-4]
 801190c:	e7d2      	b.n	80118b4 <__hexnan+0xd4>
 801190e:	3f04      	subs	r7, #4
 8011910:	e7d0      	b.n	80118b4 <__hexnan+0xd4>
 8011912:	2004      	movs	r0, #4
 8011914:	e7d5      	b.n	80118c2 <__hexnan+0xe2>

08011916 <__ascii_mbtowc>:
 8011916:	b082      	sub	sp, #8
 8011918:	b901      	cbnz	r1, 801191c <__ascii_mbtowc+0x6>
 801191a:	a901      	add	r1, sp, #4
 801191c:	b142      	cbz	r2, 8011930 <__ascii_mbtowc+0x1a>
 801191e:	b14b      	cbz	r3, 8011934 <__ascii_mbtowc+0x1e>
 8011920:	7813      	ldrb	r3, [r2, #0]
 8011922:	600b      	str	r3, [r1, #0]
 8011924:	7812      	ldrb	r2, [r2, #0]
 8011926:	1e10      	subs	r0, r2, #0
 8011928:	bf18      	it	ne
 801192a:	2001      	movne	r0, #1
 801192c:	b002      	add	sp, #8
 801192e:	4770      	bx	lr
 8011930:	4610      	mov	r0, r2
 8011932:	e7fb      	b.n	801192c <__ascii_mbtowc+0x16>
 8011934:	f06f 0001 	mvn.w	r0, #1
 8011938:	e7f8      	b.n	801192c <__ascii_mbtowc+0x16>

0801193a <_realloc_r>:
 801193a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801193e:	4607      	mov	r7, r0
 8011940:	4614      	mov	r4, r2
 8011942:	460d      	mov	r5, r1
 8011944:	b921      	cbnz	r1, 8011950 <_realloc_r+0x16>
 8011946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801194a:	4611      	mov	r1, r2
 801194c:	f7fc b864 	b.w	800da18 <_malloc_r>
 8011950:	b92a      	cbnz	r2, 801195e <_realloc_r+0x24>
 8011952:	f7fd ff13 	bl	800f77c <_free_r>
 8011956:	4625      	mov	r5, r4
 8011958:	4628      	mov	r0, r5
 801195a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801195e:	f000 f840 	bl	80119e2 <_malloc_usable_size_r>
 8011962:	4284      	cmp	r4, r0
 8011964:	4606      	mov	r6, r0
 8011966:	d802      	bhi.n	801196e <_realloc_r+0x34>
 8011968:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801196c:	d8f4      	bhi.n	8011958 <_realloc_r+0x1e>
 801196e:	4621      	mov	r1, r4
 8011970:	4638      	mov	r0, r7
 8011972:	f7fc f851 	bl	800da18 <_malloc_r>
 8011976:	4680      	mov	r8, r0
 8011978:	b908      	cbnz	r0, 801197e <_realloc_r+0x44>
 801197a:	4645      	mov	r5, r8
 801197c:	e7ec      	b.n	8011958 <_realloc_r+0x1e>
 801197e:	42b4      	cmp	r4, r6
 8011980:	4622      	mov	r2, r4
 8011982:	4629      	mov	r1, r5
 8011984:	bf28      	it	cs
 8011986:	4632      	movcs	r2, r6
 8011988:	f7fd f8fb 	bl	800eb82 <memcpy>
 801198c:	4629      	mov	r1, r5
 801198e:	4638      	mov	r0, r7
 8011990:	f7fd fef4 	bl	800f77c <_free_r>
 8011994:	e7f1      	b.n	801197a <_realloc_r+0x40>

08011996 <__ascii_wctomb>:
 8011996:	4603      	mov	r3, r0
 8011998:	4608      	mov	r0, r1
 801199a:	b141      	cbz	r1, 80119ae <__ascii_wctomb+0x18>
 801199c:	2aff      	cmp	r2, #255	@ 0xff
 801199e:	d904      	bls.n	80119aa <__ascii_wctomb+0x14>
 80119a0:	228a      	movs	r2, #138	@ 0x8a
 80119a2:	601a      	str	r2, [r3, #0]
 80119a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80119a8:	4770      	bx	lr
 80119aa:	700a      	strb	r2, [r1, #0]
 80119ac:	2001      	movs	r0, #1
 80119ae:	4770      	bx	lr

080119b0 <fiprintf>:
 80119b0:	b40e      	push	{r1, r2, r3}
 80119b2:	b503      	push	{r0, r1, lr}
 80119b4:	4601      	mov	r1, r0
 80119b6:	ab03      	add	r3, sp, #12
 80119b8:	4805      	ldr	r0, [pc, #20]	@ (80119d0 <fiprintf+0x20>)
 80119ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80119be:	6800      	ldr	r0, [r0, #0]
 80119c0:	9301      	str	r3, [sp, #4]
 80119c2:	f000 f83f 	bl	8011a44 <_vfiprintf_r>
 80119c6:	b002      	add	sp, #8
 80119c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80119cc:	b003      	add	sp, #12
 80119ce:	4770      	bx	lr
 80119d0:	2400010c 	.word	0x2400010c

080119d4 <abort>:
 80119d4:	b508      	push	{r3, lr}
 80119d6:	2006      	movs	r0, #6
 80119d8:	f000 fa08 	bl	8011dec <raise>
 80119dc:	2001      	movs	r0, #1
 80119de:	f7f1 ff07 	bl	80037f0 <_exit>

080119e2 <_malloc_usable_size_r>:
 80119e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80119e6:	1f18      	subs	r0, r3, #4
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	bfbc      	itt	lt
 80119ec:	580b      	ldrlt	r3, [r1, r0]
 80119ee:	18c0      	addlt	r0, r0, r3
 80119f0:	4770      	bx	lr

080119f2 <__sfputc_r>:
 80119f2:	6893      	ldr	r3, [r2, #8]
 80119f4:	3b01      	subs	r3, #1
 80119f6:	2b00      	cmp	r3, #0
 80119f8:	b410      	push	{r4}
 80119fa:	6093      	str	r3, [r2, #8]
 80119fc:	da08      	bge.n	8011a10 <__sfputc_r+0x1e>
 80119fe:	6994      	ldr	r4, [r2, #24]
 8011a00:	42a3      	cmp	r3, r4
 8011a02:	db01      	blt.n	8011a08 <__sfputc_r+0x16>
 8011a04:	290a      	cmp	r1, #10
 8011a06:	d103      	bne.n	8011a10 <__sfputc_r+0x1e>
 8011a08:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a0c:	f000 b932 	b.w	8011c74 <__swbuf_r>
 8011a10:	6813      	ldr	r3, [r2, #0]
 8011a12:	1c58      	adds	r0, r3, #1
 8011a14:	6010      	str	r0, [r2, #0]
 8011a16:	7019      	strb	r1, [r3, #0]
 8011a18:	4608      	mov	r0, r1
 8011a1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a1e:	4770      	bx	lr

08011a20 <__sfputs_r>:
 8011a20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a22:	4606      	mov	r6, r0
 8011a24:	460f      	mov	r7, r1
 8011a26:	4614      	mov	r4, r2
 8011a28:	18d5      	adds	r5, r2, r3
 8011a2a:	42ac      	cmp	r4, r5
 8011a2c:	d101      	bne.n	8011a32 <__sfputs_r+0x12>
 8011a2e:	2000      	movs	r0, #0
 8011a30:	e007      	b.n	8011a42 <__sfputs_r+0x22>
 8011a32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a36:	463a      	mov	r2, r7
 8011a38:	4630      	mov	r0, r6
 8011a3a:	f7ff ffda 	bl	80119f2 <__sfputc_r>
 8011a3e:	1c43      	adds	r3, r0, #1
 8011a40:	d1f3      	bne.n	8011a2a <__sfputs_r+0xa>
 8011a42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011a44 <_vfiprintf_r>:
 8011a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a48:	460d      	mov	r5, r1
 8011a4a:	b09d      	sub	sp, #116	@ 0x74
 8011a4c:	4614      	mov	r4, r2
 8011a4e:	4698      	mov	r8, r3
 8011a50:	4606      	mov	r6, r0
 8011a52:	b118      	cbz	r0, 8011a5c <_vfiprintf_r+0x18>
 8011a54:	6a03      	ldr	r3, [r0, #32]
 8011a56:	b90b      	cbnz	r3, 8011a5c <_vfiprintf_r+0x18>
 8011a58:	f7fc ff32 	bl	800e8c0 <__sinit>
 8011a5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011a5e:	07d9      	lsls	r1, r3, #31
 8011a60:	d405      	bmi.n	8011a6e <_vfiprintf_r+0x2a>
 8011a62:	89ab      	ldrh	r3, [r5, #12]
 8011a64:	059a      	lsls	r2, r3, #22
 8011a66:	d402      	bmi.n	8011a6e <_vfiprintf_r+0x2a>
 8011a68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011a6a:	f7fd f888 	bl	800eb7e <__retarget_lock_acquire_recursive>
 8011a6e:	89ab      	ldrh	r3, [r5, #12]
 8011a70:	071b      	lsls	r3, r3, #28
 8011a72:	d501      	bpl.n	8011a78 <_vfiprintf_r+0x34>
 8011a74:	692b      	ldr	r3, [r5, #16]
 8011a76:	b99b      	cbnz	r3, 8011aa0 <_vfiprintf_r+0x5c>
 8011a78:	4629      	mov	r1, r5
 8011a7a:	4630      	mov	r0, r6
 8011a7c:	f000 f938 	bl	8011cf0 <__swsetup_r>
 8011a80:	b170      	cbz	r0, 8011aa0 <_vfiprintf_r+0x5c>
 8011a82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011a84:	07dc      	lsls	r4, r3, #31
 8011a86:	d504      	bpl.n	8011a92 <_vfiprintf_r+0x4e>
 8011a88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011a8c:	b01d      	add	sp, #116	@ 0x74
 8011a8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a92:	89ab      	ldrh	r3, [r5, #12]
 8011a94:	0598      	lsls	r0, r3, #22
 8011a96:	d4f7      	bmi.n	8011a88 <_vfiprintf_r+0x44>
 8011a98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011a9a:	f7fd f871 	bl	800eb80 <__retarget_lock_release_recursive>
 8011a9e:	e7f3      	b.n	8011a88 <_vfiprintf_r+0x44>
 8011aa0:	2300      	movs	r3, #0
 8011aa2:	9309      	str	r3, [sp, #36]	@ 0x24
 8011aa4:	2320      	movs	r3, #32
 8011aa6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011aaa:	f8cd 800c 	str.w	r8, [sp, #12]
 8011aae:	2330      	movs	r3, #48	@ 0x30
 8011ab0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8011c60 <_vfiprintf_r+0x21c>
 8011ab4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011ab8:	f04f 0901 	mov.w	r9, #1
 8011abc:	4623      	mov	r3, r4
 8011abe:	469a      	mov	sl, r3
 8011ac0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011ac4:	b10a      	cbz	r2, 8011aca <_vfiprintf_r+0x86>
 8011ac6:	2a25      	cmp	r2, #37	@ 0x25
 8011ac8:	d1f9      	bne.n	8011abe <_vfiprintf_r+0x7a>
 8011aca:	ebba 0b04 	subs.w	fp, sl, r4
 8011ace:	d00b      	beq.n	8011ae8 <_vfiprintf_r+0xa4>
 8011ad0:	465b      	mov	r3, fp
 8011ad2:	4622      	mov	r2, r4
 8011ad4:	4629      	mov	r1, r5
 8011ad6:	4630      	mov	r0, r6
 8011ad8:	f7ff ffa2 	bl	8011a20 <__sfputs_r>
 8011adc:	3001      	adds	r0, #1
 8011ade:	f000 80a7 	beq.w	8011c30 <_vfiprintf_r+0x1ec>
 8011ae2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011ae4:	445a      	add	r2, fp
 8011ae6:	9209      	str	r2, [sp, #36]	@ 0x24
 8011ae8:	f89a 3000 	ldrb.w	r3, [sl]
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	f000 809f 	beq.w	8011c30 <_vfiprintf_r+0x1ec>
 8011af2:	2300      	movs	r3, #0
 8011af4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011af8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011afc:	f10a 0a01 	add.w	sl, sl, #1
 8011b00:	9304      	str	r3, [sp, #16]
 8011b02:	9307      	str	r3, [sp, #28]
 8011b04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011b08:	931a      	str	r3, [sp, #104]	@ 0x68
 8011b0a:	4654      	mov	r4, sl
 8011b0c:	2205      	movs	r2, #5
 8011b0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b12:	4853      	ldr	r0, [pc, #332]	@ (8011c60 <_vfiprintf_r+0x21c>)
 8011b14:	f7ee fbfc 	bl	8000310 <memchr>
 8011b18:	9a04      	ldr	r2, [sp, #16]
 8011b1a:	b9d8      	cbnz	r0, 8011b54 <_vfiprintf_r+0x110>
 8011b1c:	06d1      	lsls	r1, r2, #27
 8011b1e:	bf44      	itt	mi
 8011b20:	2320      	movmi	r3, #32
 8011b22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011b26:	0713      	lsls	r3, r2, #28
 8011b28:	bf44      	itt	mi
 8011b2a:	232b      	movmi	r3, #43	@ 0x2b
 8011b2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011b30:	f89a 3000 	ldrb.w	r3, [sl]
 8011b34:	2b2a      	cmp	r3, #42	@ 0x2a
 8011b36:	d015      	beq.n	8011b64 <_vfiprintf_r+0x120>
 8011b38:	9a07      	ldr	r2, [sp, #28]
 8011b3a:	4654      	mov	r4, sl
 8011b3c:	2000      	movs	r0, #0
 8011b3e:	f04f 0c0a 	mov.w	ip, #10
 8011b42:	4621      	mov	r1, r4
 8011b44:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011b48:	3b30      	subs	r3, #48	@ 0x30
 8011b4a:	2b09      	cmp	r3, #9
 8011b4c:	d94b      	bls.n	8011be6 <_vfiprintf_r+0x1a2>
 8011b4e:	b1b0      	cbz	r0, 8011b7e <_vfiprintf_r+0x13a>
 8011b50:	9207      	str	r2, [sp, #28]
 8011b52:	e014      	b.n	8011b7e <_vfiprintf_r+0x13a>
 8011b54:	eba0 0308 	sub.w	r3, r0, r8
 8011b58:	fa09 f303 	lsl.w	r3, r9, r3
 8011b5c:	4313      	orrs	r3, r2
 8011b5e:	9304      	str	r3, [sp, #16]
 8011b60:	46a2      	mov	sl, r4
 8011b62:	e7d2      	b.n	8011b0a <_vfiprintf_r+0xc6>
 8011b64:	9b03      	ldr	r3, [sp, #12]
 8011b66:	1d19      	adds	r1, r3, #4
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	9103      	str	r1, [sp, #12]
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	bfbb      	ittet	lt
 8011b70:	425b      	neglt	r3, r3
 8011b72:	f042 0202 	orrlt.w	r2, r2, #2
 8011b76:	9307      	strge	r3, [sp, #28]
 8011b78:	9307      	strlt	r3, [sp, #28]
 8011b7a:	bfb8      	it	lt
 8011b7c:	9204      	strlt	r2, [sp, #16]
 8011b7e:	7823      	ldrb	r3, [r4, #0]
 8011b80:	2b2e      	cmp	r3, #46	@ 0x2e
 8011b82:	d10a      	bne.n	8011b9a <_vfiprintf_r+0x156>
 8011b84:	7863      	ldrb	r3, [r4, #1]
 8011b86:	2b2a      	cmp	r3, #42	@ 0x2a
 8011b88:	d132      	bne.n	8011bf0 <_vfiprintf_r+0x1ac>
 8011b8a:	9b03      	ldr	r3, [sp, #12]
 8011b8c:	1d1a      	adds	r2, r3, #4
 8011b8e:	681b      	ldr	r3, [r3, #0]
 8011b90:	9203      	str	r2, [sp, #12]
 8011b92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011b96:	3402      	adds	r4, #2
 8011b98:	9305      	str	r3, [sp, #20]
 8011b9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8011c70 <_vfiprintf_r+0x22c>
 8011b9e:	7821      	ldrb	r1, [r4, #0]
 8011ba0:	2203      	movs	r2, #3
 8011ba2:	4650      	mov	r0, sl
 8011ba4:	f7ee fbb4 	bl	8000310 <memchr>
 8011ba8:	b138      	cbz	r0, 8011bba <_vfiprintf_r+0x176>
 8011baa:	9b04      	ldr	r3, [sp, #16]
 8011bac:	eba0 000a 	sub.w	r0, r0, sl
 8011bb0:	2240      	movs	r2, #64	@ 0x40
 8011bb2:	4082      	lsls	r2, r0
 8011bb4:	4313      	orrs	r3, r2
 8011bb6:	3401      	adds	r4, #1
 8011bb8:	9304      	str	r3, [sp, #16]
 8011bba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011bbe:	4829      	ldr	r0, [pc, #164]	@ (8011c64 <_vfiprintf_r+0x220>)
 8011bc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011bc4:	2206      	movs	r2, #6
 8011bc6:	f7ee fba3 	bl	8000310 <memchr>
 8011bca:	2800      	cmp	r0, #0
 8011bcc:	d03f      	beq.n	8011c4e <_vfiprintf_r+0x20a>
 8011bce:	4b26      	ldr	r3, [pc, #152]	@ (8011c68 <_vfiprintf_r+0x224>)
 8011bd0:	bb1b      	cbnz	r3, 8011c1a <_vfiprintf_r+0x1d6>
 8011bd2:	9b03      	ldr	r3, [sp, #12]
 8011bd4:	3307      	adds	r3, #7
 8011bd6:	f023 0307 	bic.w	r3, r3, #7
 8011bda:	3308      	adds	r3, #8
 8011bdc:	9303      	str	r3, [sp, #12]
 8011bde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011be0:	443b      	add	r3, r7
 8011be2:	9309      	str	r3, [sp, #36]	@ 0x24
 8011be4:	e76a      	b.n	8011abc <_vfiprintf_r+0x78>
 8011be6:	fb0c 3202 	mla	r2, ip, r2, r3
 8011bea:	460c      	mov	r4, r1
 8011bec:	2001      	movs	r0, #1
 8011bee:	e7a8      	b.n	8011b42 <_vfiprintf_r+0xfe>
 8011bf0:	2300      	movs	r3, #0
 8011bf2:	3401      	adds	r4, #1
 8011bf4:	9305      	str	r3, [sp, #20]
 8011bf6:	4619      	mov	r1, r3
 8011bf8:	f04f 0c0a 	mov.w	ip, #10
 8011bfc:	4620      	mov	r0, r4
 8011bfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c02:	3a30      	subs	r2, #48	@ 0x30
 8011c04:	2a09      	cmp	r2, #9
 8011c06:	d903      	bls.n	8011c10 <_vfiprintf_r+0x1cc>
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	d0c6      	beq.n	8011b9a <_vfiprintf_r+0x156>
 8011c0c:	9105      	str	r1, [sp, #20]
 8011c0e:	e7c4      	b.n	8011b9a <_vfiprintf_r+0x156>
 8011c10:	fb0c 2101 	mla	r1, ip, r1, r2
 8011c14:	4604      	mov	r4, r0
 8011c16:	2301      	movs	r3, #1
 8011c18:	e7f0      	b.n	8011bfc <_vfiprintf_r+0x1b8>
 8011c1a:	ab03      	add	r3, sp, #12
 8011c1c:	9300      	str	r3, [sp, #0]
 8011c1e:	462a      	mov	r2, r5
 8011c20:	4b12      	ldr	r3, [pc, #72]	@ (8011c6c <_vfiprintf_r+0x228>)
 8011c22:	a904      	add	r1, sp, #16
 8011c24:	4630      	mov	r0, r6
 8011c26:	f7fc f813 	bl	800dc50 <_printf_float>
 8011c2a:	4607      	mov	r7, r0
 8011c2c:	1c78      	adds	r0, r7, #1
 8011c2e:	d1d6      	bne.n	8011bde <_vfiprintf_r+0x19a>
 8011c30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011c32:	07d9      	lsls	r1, r3, #31
 8011c34:	d405      	bmi.n	8011c42 <_vfiprintf_r+0x1fe>
 8011c36:	89ab      	ldrh	r3, [r5, #12]
 8011c38:	059a      	lsls	r2, r3, #22
 8011c3a:	d402      	bmi.n	8011c42 <_vfiprintf_r+0x1fe>
 8011c3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011c3e:	f7fc ff9f 	bl	800eb80 <__retarget_lock_release_recursive>
 8011c42:	89ab      	ldrh	r3, [r5, #12]
 8011c44:	065b      	lsls	r3, r3, #25
 8011c46:	f53f af1f 	bmi.w	8011a88 <_vfiprintf_r+0x44>
 8011c4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011c4c:	e71e      	b.n	8011a8c <_vfiprintf_r+0x48>
 8011c4e:	ab03      	add	r3, sp, #12
 8011c50:	9300      	str	r3, [sp, #0]
 8011c52:	462a      	mov	r2, r5
 8011c54:	4b05      	ldr	r3, [pc, #20]	@ (8011c6c <_vfiprintf_r+0x228>)
 8011c56:	a904      	add	r1, sp, #16
 8011c58:	4630      	mov	r0, r6
 8011c5a:	f7fc fa81 	bl	800e160 <_printf_i>
 8011c5e:	e7e4      	b.n	8011c2a <_vfiprintf_r+0x1e6>
 8011c60:	080121a5 	.word	0x080121a5
 8011c64:	080121af 	.word	0x080121af
 8011c68:	0800dc51 	.word	0x0800dc51
 8011c6c:	08011a21 	.word	0x08011a21
 8011c70:	080121ab 	.word	0x080121ab

08011c74 <__swbuf_r>:
 8011c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c76:	460e      	mov	r6, r1
 8011c78:	4614      	mov	r4, r2
 8011c7a:	4605      	mov	r5, r0
 8011c7c:	b118      	cbz	r0, 8011c86 <__swbuf_r+0x12>
 8011c7e:	6a03      	ldr	r3, [r0, #32]
 8011c80:	b90b      	cbnz	r3, 8011c86 <__swbuf_r+0x12>
 8011c82:	f7fc fe1d 	bl	800e8c0 <__sinit>
 8011c86:	69a3      	ldr	r3, [r4, #24]
 8011c88:	60a3      	str	r3, [r4, #8]
 8011c8a:	89a3      	ldrh	r3, [r4, #12]
 8011c8c:	071a      	lsls	r2, r3, #28
 8011c8e:	d501      	bpl.n	8011c94 <__swbuf_r+0x20>
 8011c90:	6923      	ldr	r3, [r4, #16]
 8011c92:	b943      	cbnz	r3, 8011ca6 <__swbuf_r+0x32>
 8011c94:	4621      	mov	r1, r4
 8011c96:	4628      	mov	r0, r5
 8011c98:	f000 f82a 	bl	8011cf0 <__swsetup_r>
 8011c9c:	b118      	cbz	r0, 8011ca6 <__swbuf_r+0x32>
 8011c9e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8011ca2:	4638      	mov	r0, r7
 8011ca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011ca6:	6823      	ldr	r3, [r4, #0]
 8011ca8:	6922      	ldr	r2, [r4, #16]
 8011caa:	1a98      	subs	r0, r3, r2
 8011cac:	6963      	ldr	r3, [r4, #20]
 8011cae:	b2f6      	uxtb	r6, r6
 8011cb0:	4283      	cmp	r3, r0
 8011cb2:	4637      	mov	r7, r6
 8011cb4:	dc05      	bgt.n	8011cc2 <__swbuf_r+0x4e>
 8011cb6:	4621      	mov	r1, r4
 8011cb8:	4628      	mov	r0, r5
 8011cba:	f7ff fa65 	bl	8011188 <_fflush_r>
 8011cbe:	2800      	cmp	r0, #0
 8011cc0:	d1ed      	bne.n	8011c9e <__swbuf_r+0x2a>
 8011cc2:	68a3      	ldr	r3, [r4, #8]
 8011cc4:	3b01      	subs	r3, #1
 8011cc6:	60a3      	str	r3, [r4, #8]
 8011cc8:	6823      	ldr	r3, [r4, #0]
 8011cca:	1c5a      	adds	r2, r3, #1
 8011ccc:	6022      	str	r2, [r4, #0]
 8011cce:	701e      	strb	r6, [r3, #0]
 8011cd0:	6962      	ldr	r2, [r4, #20]
 8011cd2:	1c43      	adds	r3, r0, #1
 8011cd4:	429a      	cmp	r2, r3
 8011cd6:	d004      	beq.n	8011ce2 <__swbuf_r+0x6e>
 8011cd8:	89a3      	ldrh	r3, [r4, #12]
 8011cda:	07db      	lsls	r3, r3, #31
 8011cdc:	d5e1      	bpl.n	8011ca2 <__swbuf_r+0x2e>
 8011cde:	2e0a      	cmp	r6, #10
 8011ce0:	d1df      	bne.n	8011ca2 <__swbuf_r+0x2e>
 8011ce2:	4621      	mov	r1, r4
 8011ce4:	4628      	mov	r0, r5
 8011ce6:	f7ff fa4f 	bl	8011188 <_fflush_r>
 8011cea:	2800      	cmp	r0, #0
 8011cec:	d0d9      	beq.n	8011ca2 <__swbuf_r+0x2e>
 8011cee:	e7d6      	b.n	8011c9e <__swbuf_r+0x2a>

08011cf0 <__swsetup_r>:
 8011cf0:	b538      	push	{r3, r4, r5, lr}
 8011cf2:	4b29      	ldr	r3, [pc, #164]	@ (8011d98 <__swsetup_r+0xa8>)
 8011cf4:	4605      	mov	r5, r0
 8011cf6:	6818      	ldr	r0, [r3, #0]
 8011cf8:	460c      	mov	r4, r1
 8011cfa:	b118      	cbz	r0, 8011d04 <__swsetup_r+0x14>
 8011cfc:	6a03      	ldr	r3, [r0, #32]
 8011cfe:	b90b      	cbnz	r3, 8011d04 <__swsetup_r+0x14>
 8011d00:	f7fc fdde 	bl	800e8c0 <__sinit>
 8011d04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d08:	0719      	lsls	r1, r3, #28
 8011d0a:	d422      	bmi.n	8011d52 <__swsetup_r+0x62>
 8011d0c:	06da      	lsls	r2, r3, #27
 8011d0e:	d407      	bmi.n	8011d20 <__swsetup_r+0x30>
 8011d10:	2209      	movs	r2, #9
 8011d12:	602a      	str	r2, [r5, #0]
 8011d14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011d18:	81a3      	strh	r3, [r4, #12]
 8011d1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011d1e:	e033      	b.n	8011d88 <__swsetup_r+0x98>
 8011d20:	0758      	lsls	r0, r3, #29
 8011d22:	d512      	bpl.n	8011d4a <__swsetup_r+0x5a>
 8011d24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011d26:	b141      	cbz	r1, 8011d3a <__swsetup_r+0x4a>
 8011d28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011d2c:	4299      	cmp	r1, r3
 8011d2e:	d002      	beq.n	8011d36 <__swsetup_r+0x46>
 8011d30:	4628      	mov	r0, r5
 8011d32:	f7fd fd23 	bl	800f77c <_free_r>
 8011d36:	2300      	movs	r3, #0
 8011d38:	6363      	str	r3, [r4, #52]	@ 0x34
 8011d3a:	89a3      	ldrh	r3, [r4, #12]
 8011d3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8011d40:	81a3      	strh	r3, [r4, #12]
 8011d42:	2300      	movs	r3, #0
 8011d44:	6063      	str	r3, [r4, #4]
 8011d46:	6923      	ldr	r3, [r4, #16]
 8011d48:	6023      	str	r3, [r4, #0]
 8011d4a:	89a3      	ldrh	r3, [r4, #12]
 8011d4c:	f043 0308 	orr.w	r3, r3, #8
 8011d50:	81a3      	strh	r3, [r4, #12]
 8011d52:	6923      	ldr	r3, [r4, #16]
 8011d54:	b94b      	cbnz	r3, 8011d6a <__swsetup_r+0x7a>
 8011d56:	89a3      	ldrh	r3, [r4, #12]
 8011d58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011d5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011d60:	d003      	beq.n	8011d6a <__swsetup_r+0x7a>
 8011d62:	4621      	mov	r1, r4
 8011d64:	4628      	mov	r0, r5
 8011d66:	f000 f883 	bl	8011e70 <__smakebuf_r>
 8011d6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011d6e:	f013 0201 	ands.w	r2, r3, #1
 8011d72:	d00a      	beq.n	8011d8a <__swsetup_r+0x9a>
 8011d74:	2200      	movs	r2, #0
 8011d76:	60a2      	str	r2, [r4, #8]
 8011d78:	6962      	ldr	r2, [r4, #20]
 8011d7a:	4252      	negs	r2, r2
 8011d7c:	61a2      	str	r2, [r4, #24]
 8011d7e:	6922      	ldr	r2, [r4, #16]
 8011d80:	b942      	cbnz	r2, 8011d94 <__swsetup_r+0xa4>
 8011d82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8011d86:	d1c5      	bne.n	8011d14 <__swsetup_r+0x24>
 8011d88:	bd38      	pop	{r3, r4, r5, pc}
 8011d8a:	0799      	lsls	r1, r3, #30
 8011d8c:	bf58      	it	pl
 8011d8e:	6962      	ldrpl	r2, [r4, #20]
 8011d90:	60a2      	str	r2, [r4, #8]
 8011d92:	e7f4      	b.n	8011d7e <__swsetup_r+0x8e>
 8011d94:	2000      	movs	r0, #0
 8011d96:	e7f7      	b.n	8011d88 <__swsetup_r+0x98>
 8011d98:	2400010c 	.word	0x2400010c

08011d9c <_raise_r>:
 8011d9c:	291f      	cmp	r1, #31
 8011d9e:	b538      	push	{r3, r4, r5, lr}
 8011da0:	4605      	mov	r5, r0
 8011da2:	460c      	mov	r4, r1
 8011da4:	d904      	bls.n	8011db0 <_raise_r+0x14>
 8011da6:	2316      	movs	r3, #22
 8011da8:	6003      	str	r3, [r0, #0]
 8011daa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011dae:	bd38      	pop	{r3, r4, r5, pc}
 8011db0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8011db2:	b112      	cbz	r2, 8011dba <_raise_r+0x1e>
 8011db4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011db8:	b94b      	cbnz	r3, 8011dce <_raise_r+0x32>
 8011dba:	4628      	mov	r0, r5
 8011dbc:	f000 f830 	bl	8011e20 <_getpid_r>
 8011dc0:	4622      	mov	r2, r4
 8011dc2:	4601      	mov	r1, r0
 8011dc4:	4628      	mov	r0, r5
 8011dc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011dca:	f000 b817 	b.w	8011dfc <_kill_r>
 8011dce:	2b01      	cmp	r3, #1
 8011dd0:	d00a      	beq.n	8011de8 <_raise_r+0x4c>
 8011dd2:	1c59      	adds	r1, r3, #1
 8011dd4:	d103      	bne.n	8011dde <_raise_r+0x42>
 8011dd6:	2316      	movs	r3, #22
 8011dd8:	6003      	str	r3, [r0, #0]
 8011dda:	2001      	movs	r0, #1
 8011ddc:	e7e7      	b.n	8011dae <_raise_r+0x12>
 8011dde:	2100      	movs	r1, #0
 8011de0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011de4:	4620      	mov	r0, r4
 8011de6:	4798      	blx	r3
 8011de8:	2000      	movs	r0, #0
 8011dea:	e7e0      	b.n	8011dae <_raise_r+0x12>

08011dec <raise>:
 8011dec:	4b02      	ldr	r3, [pc, #8]	@ (8011df8 <raise+0xc>)
 8011dee:	4601      	mov	r1, r0
 8011df0:	6818      	ldr	r0, [r3, #0]
 8011df2:	f7ff bfd3 	b.w	8011d9c <_raise_r>
 8011df6:	bf00      	nop
 8011df8:	2400010c 	.word	0x2400010c

08011dfc <_kill_r>:
 8011dfc:	b538      	push	{r3, r4, r5, lr}
 8011dfe:	4d07      	ldr	r5, [pc, #28]	@ (8011e1c <_kill_r+0x20>)
 8011e00:	2300      	movs	r3, #0
 8011e02:	4604      	mov	r4, r0
 8011e04:	4608      	mov	r0, r1
 8011e06:	4611      	mov	r1, r2
 8011e08:	602b      	str	r3, [r5, #0]
 8011e0a:	f7f1 fce1 	bl	80037d0 <_kill>
 8011e0e:	1c43      	adds	r3, r0, #1
 8011e10:	d102      	bne.n	8011e18 <_kill_r+0x1c>
 8011e12:	682b      	ldr	r3, [r5, #0]
 8011e14:	b103      	cbz	r3, 8011e18 <_kill_r+0x1c>
 8011e16:	6023      	str	r3, [r4, #0]
 8011e18:	bd38      	pop	{r3, r4, r5, pc}
 8011e1a:	bf00      	nop
 8011e1c:	24002be8 	.word	0x24002be8

08011e20 <_getpid_r>:
 8011e20:	f7f1 bcce 	b.w	80037c0 <_getpid>

08011e24 <__swhatbuf_r>:
 8011e24:	b570      	push	{r4, r5, r6, lr}
 8011e26:	460c      	mov	r4, r1
 8011e28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e2c:	2900      	cmp	r1, #0
 8011e2e:	b096      	sub	sp, #88	@ 0x58
 8011e30:	4615      	mov	r5, r2
 8011e32:	461e      	mov	r6, r3
 8011e34:	da0d      	bge.n	8011e52 <__swhatbuf_r+0x2e>
 8011e36:	89a3      	ldrh	r3, [r4, #12]
 8011e38:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8011e3c:	f04f 0100 	mov.w	r1, #0
 8011e40:	bf14      	ite	ne
 8011e42:	2340      	movne	r3, #64	@ 0x40
 8011e44:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8011e48:	2000      	movs	r0, #0
 8011e4a:	6031      	str	r1, [r6, #0]
 8011e4c:	602b      	str	r3, [r5, #0]
 8011e4e:	b016      	add	sp, #88	@ 0x58
 8011e50:	bd70      	pop	{r4, r5, r6, pc}
 8011e52:	466a      	mov	r2, sp
 8011e54:	f000 f848 	bl	8011ee8 <_fstat_r>
 8011e58:	2800      	cmp	r0, #0
 8011e5a:	dbec      	blt.n	8011e36 <__swhatbuf_r+0x12>
 8011e5c:	9901      	ldr	r1, [sp, #4]
 8011e5e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8011e62:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8011e66:	4259      	negs	r1, r3
 8011e68:	4159      	adcs	r1, r3
 8011e6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8011e6e:	e7eb      	b.n	8011e48 <__swhatbuf_r+0x24>

08011e70 <__smakebuf_r>:
 8011e70:	898b      	ldrh	r3, [r1, #12]
 8011e72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011e74:	079d      	lsls	r5, r3, #30
 8011e76:	4606      	mov	r6, r0
 8011e78:	460c      	mov	r4, r1
 8011e7a:	d507      	bpl.n	8011e8c <__smakebuf_r+0x1c>
 8011e7c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8011e80:	6023      	str	r3, [r4, #0]
 8011e82:	6123      	str	r3, [r4, #16]
 8011e84:	2301      	movs	r3, #1
 8011e86:	6163      	str	r3, [r4, #20]
 8011e88:	b003      	add	sp, #12
 8011e8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011e8c:	ab01      	add	r3, sp, #4
 8011e8e:	466a      	mov	r2, sp
 8011e90:	f7ff ffc8 	bl	8011e24 <__swhatbuf_r>
 8011e94:	9f00      	ldr	r7, [sp, #0]
 8011e96:	4605      	mov	r5, r0
 8011e98:	4639      	mov	r1, r7
 8011e9a:	4630      	mov	r0, r6
 8011e9c:	f7fb fdbc 	bl	800da18 <_malloc_r>
 8011ea0:	b948      	cbnz	r0, 8011eb6 <__smakebuf_r+0x46>
 8011ea2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011ea6:	059a      	lsls	r2, r3, #22
 8011ea8:	d4ee      	bmi.n	8011e88 <__smakebuf_r+0x18>
 8011eaa:	f023 0303 	bic.w	r3, r3, #3
 8011eae:	f043 0302 	orr.w	r3, r3, #2
 8011eb2:	81a3      	strh	r3, [r4, #12]
 8011eb4:	e7e2      	b.n	8011e7c <__smakebuf_r+0xc>
 8011eb6:	89a3      	ldrh	r3, [r4, #12]
 8011eb8:	6020      	str	r0, [r4, #0]
 8011eba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011ebe:	81a3      	strh	r3, [r4, #12]
 8011ec0:	9b01      	ldr	r3, [sp, #4]
 8011ec2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8011ec6:	b15b      	cbz	r3, 8011ee0 <__smakebuf_r+0x70>
 8011ec8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011ecc:	4630      	mov	r0, r6
 8011ece:	f000 f81d 	bl	8011f0c <_isatty_r>
 8011ed2:	b128      	cbz	r0, 8011ee0 <__smakebuf_r+0x70>
 8011ed4:	89a3      	ldrh	r3, [r4, #12]
 8011ed6:	f023 0303 	bic.w	r3, r3, #3
 8011eda:	f043 0301 	orr.w	r3, r3, #1
 8011ede:	81a3      	strh	r3, [r4, #12]
 8011ee0:	89a3      	ldrh	r3, [r4, #12]
 8011ee2:	431d      	orrs	r5, r3
 8011ee4:	81a5      	strh	r5, [r4, #12]
 8011ee6:	e7cf      	b.n	8011e88 <__smakebuf_r+0x18>

08011ee8 <_fstat_r>:
 8011ee8:	b538      	push	{r3, r4, r5, lr}
 8011eea:	4d07      	ldr	r5, [pc, #28]	@ (8011f08 <_fstat_r+0x20>)
 8011eec:	2300      	movs	r3, #0
 8011eee:	4604      	mov	r4, r0
 8011ef0:	4608      	mov	r0, r1
 8011ef2:	4611      	mov	r1, r2
 8011ef4:	602b      	str	r3, [r5, #0]
 8011ef6:	f7f1 fcaf 	bl	8003858 <_fstat>
 8011efa:	1c43      	adds	r3, r0, #1
 8011efc:	d102      	bne.n	8011f04 <_fstat_r+0x1c>
 8011efe:	682b      	ldr	r3, [r5, #0]
 8011f00:	b103      	cbz	r3, 8011f04 <_fstat_r+0x1c>
 8011f02:	6023      	str	r3, [r4, #0]
 8011f04:	bd38      	pop	{r3, r4, r5, pc}
 8011f06:	bf00      	nop
 8011f08:	24002be8 	.word	0x24002be8

08011f0c <_isatty_r>:
 8011f0c:	b538      	push	{r3, r4, r5, lr}
 8011f0e:	4d06      	ldr	r5, [pc, #24]	@ (8011f28 <_isatty_r+0x1c>)
 8011f10:	2300      	movs	r3, #0
 8011f12:	4604      	mov	r4, r0
 8011f14:	4608      	mov	r0, r1
 8011f16:	602b      	str	r3, [r5, #0]
 8011f18:	f7f1 fcae 	bl	8003878 <_isatty>
 8011f1c:	1c43      	adds	r3, r0, #1
 8011f1e:	d102      	bne.n	8011f26 <_isatty_r+0x1a>
 8011f20:	682b      	ldr	r3, [r5, #0]
 8011f22:	b103      	cbz	r3, 8011f26 <_isatty_r+0x1a>
 8011f24:	6023      	str	r3, [r4, #0]
 8011f26:	bd38      	pop	{r3, r4, r5, pc}
 8011f28:	24002be8 	.word	0x24002be8
 8011f2c:	00000000 	.word	0x00000000

08011f30 <floor>:
 8011f30:	ee10 3a90 	vmov	r3, s1
 8011f34:	f3c3 500a 	ubfx	r0, r3, #20, #11
 8011f38:	ee10 2a10 	vmov	r2, s0
 8011f3c:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 8011f40:	2913      	cmp	r1, #19
 8011f42:	b530      	push	{r4, r5, lr}
 8011f44:	4615      	mov	r5, r2
 8011f46:	dc33      	bgt.n	8011fb0 <floor+0x80>
 8011f48:	2900      	cmp	r1, #0
 8011f4a:	da18      	bge.n	8011f7e <floor+0x4e>
 8011f4c:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 8012010 <floor+0xe0>
 8011f50:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011f54:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011f58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f5c:	dd0a      	ble.n	8011f74 <floor+0x44>
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	da50      	bge.n	8012004 <floor+0xd4>
 8011f62:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011f66:	4313      	orrs	r3, r2
 8011f68:	2200      	movs	r2, #0
 8011f6a:	4293      	cmp	r3, r2
 8011f6c:	4b2a      	ldr	r3, [pc, #168]	@ (8012018 <floor+0xe8>)
 8011f6e:	bf08      	it	eq
 8011f70:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8011f74:	4619      	mov	r1, r3
 8011f76:	4610      	mov	r0, r2
 8011f78:	ec41 0b10 	vmov	d0, r0, r1
 8011f7c:	e01f      	b.n	8011fbe <floor+0x8e>
 8011f7e:	4827      	ldr	r0, [pc, #156]	@ (801201c <floor+0xec>)
 8011f80:	4108      	asrs	r0, r1
 8011f82:	ea03 0400 	and.w	r4, r3, r0
 8011f86:	4314      	orrs	r4, r2
 8011f88:	d019      	beq.n	8011fbe <floor+0x8e>
 8011f8a:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8012010 <floor+0xe0>
 8011f8e:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011f92:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011f9a:	ddeb      	ble.n	8011f74 <floor+0x44>
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	bfbe      	ittt	lt
 8011fa0:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 8011fa4:	410a      	asrlt	r2, r1
 8011fa6:	189b      	addlt	r3, r3, r2
 8011fa8:	ea23 0300 	bic.w	r3, r3, r0
 8011fac:	2200      	movs	r2, #0
 8011fae:	e7e1      	b.n	8011f74 <floor+0x44>
 8011fb0:	2933      	cmp	r1, #51	@ 0x33
 8011fb2:	dd05      	ble.n	8011fc0 <floor+0x90>
 8011fb4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8011fb8:	d101      	bne.n	8011fbe <floor+0x8e>
 8011fba:	ee30 0b00 	vadd.f64	d0, d0, d0
 8011fbe:	bd30      	pop	{r4, r5, pc}
 8011fc0:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 8011fc4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011fc8:	40e0      	lsrs	r0, r4
 8011fca:	4210      	tst	r0, r2
 8011fcc:	d0f7      	beq.n	8011fbe <floor+0x8e>
 8011fce:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8012010 <floor+0xe0>
 8011fd2:	ee30 0b07 	vadd.f64	d0, d0, d7
 8011fd6:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8011fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011fde:	ddc9      	ble.n	8011f74 <floor+0x44>
 8011fe0:	2b00      	cmp	r3, #0
 8011fe2:	da02      	bge.n	8011fea <floor+0xba>
 8011fe4:	2914      	cmp	r1, #20
 8011fe6:	d103      	bne.n	8011ff0 <floor+0xc0>
 8011fe8:	3301      	adds	r3, #1
 8011fea:	ea22 0200 	bic.w	r2, r2, r0
 8011fee:	e7c1      	b.n	8011f74 <floor+0x44>
 8011ff0:	2401      	movs	r4, #1
 8011ff2:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 8011ff6:	fa04 f101 	lsl.w	r1, r4, r1
 8011ffa:	440a      	add	r2, r1
 8011ffc:	42aa      	cmp	r2, r5
 8011ffe:	bf38      	it	cc
 8012000:	191b      	addcc	r3, r3, r4
 8012002:	e7f2      	b.n	8011fea <floor+0xba>
 8012004:	2200      	movs	r2, #0
 8012006:	4613      	mov	r3, r2
 8012008:	e7b4      	b.n	8011f74 <floor+0x44>
 801200a:	bf00      	nop
 801200c:	f3af 8000 	nop.w
 8012010:	8800759c 	.word	0x8800759c
 8012014:	7e37e43c 	.word	0x7e37e43c
 8012018:	bff00000 	.word	0xbff00000
 801201c:	000fffff 	.word	0x000fffff

08012020 <_init>:
 8012020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012022:	bf00      	nop
 8012024:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012026:	bc08      	pop	{r3}
 8012028:	469e      	mov	lr, r3
 801202a:	4770      	bx	lr

0801202c <_fini>:
 801202c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801202e:	bf00      	nop
 8012030:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012032:	bc08      	pop	{r3}
 8012034:	469e      	mov	lr, r3
 8012036:	4770      	bx	lr
