<stg><name>output_assignment</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:0 %specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:1 %WOMBAT_out_V_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %WOMBAT_out_V_read

]]></Node>
<StgValue><ssdm name="WOMBAT_out_V_read_1"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:2 %ret_V = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:3 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %WOMBAT_out_V_read_1, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="64">
<![CDATA[
_ifconv:4 %trunc_ln902 = trunc i64 %WOMBAT_out_V_read_1

]]></Node>
<StgValue><ssdm name="trunc_ln902"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:5 %icmp_ln902 = icmp_eq  i10 %trunc_ln902, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln902"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902" val="0"/>
<literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:6 %ret_V_1 = add i6 %ret_V, i6 1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:7 %select_ln901 = select i1 %icmp_ln902, i6 %ret_V, i6 %ret_V_1

]]></Node>
<StgValue><ssdm name="select_ln901"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:8 %ret_V_12 = select i1 %p_Result_s, i6 %select_ln901, i6 %ret_V

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ifconv:9 %ieta_val = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V_12, i32 5

]]></Node>
<StgValue><ssdm name="ieta_val"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:10 %select_ln674 = select i1 %ieta_val, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln674"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:11 %sext_ln674 = sext i6 %ret_V_12

]]></Node>
<StgValue><ssdm name="sext_ln674"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12 %ret_V_3 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 26, i32 31

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:13 %p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %WOMBAT_out_V_read_1, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:14 %p_Result_6 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 16, i32 25

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:15 %icmp_ln902_1 = icmp_eq  i10 %p_Result_6, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln902_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902_1" val="0"/>
<literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:16 %ret_V_4 = add i6 %ret_V_3, i6 1

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:17 %select_ln901_1 = select i1 %icmp_ln902_1, i6 %ret_V_3, i6 %ret_V_4

]]></Node>
<StgValue><ssdm name="select_ln901_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:18 %ret_V_13 = select i1 %p_Result_1, i6 %select_ln901_1, i6 %ret_V_3

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ifconv:19 %ieta_val_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V_13, i32 5

]]></Node>
<StgValue><ssdm name="ieta_val_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:20 %select_ln674_1 = select i1 %ieta_val_1, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln674_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:21 %sext_ln674_1 = sext i6 %ret_V_13

]]></Node>
<StgValue><ssdm name="sext_ln674_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22 %ret_V_6 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 42, i32 47

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:23 %p_Result_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %WOMBAT_out_V_read_1, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:24 %p_Result_3 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 32, i32 41

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:25 %icmp_ln902_2 = icmp_eq  i10 %p_Result_3, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln902_2"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902_2" val="0"/>
<literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:26 %ret_V_7 = add i6 %ret_V_6, i6 1

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:27 %select_ln901_2 = select i1 %icmp_ln902_2, i6 %ret_V_6, i6 %ret_V_7

]]></Node>
<StgValue><ssdm name="select_ln901_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:28 %ret_V_14 = select i1 %p_Result_2, i6 %select_ln901_2, i6 %ret_V_6

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ifconv:29 %ieta_val_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V_14, i32 5

]]></Node>
<StgValue><ssdm name="ieta_val_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:30 %select_ln674_2 = select i1 %ieta_val_2, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln674_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:31 %sext_ln674_2 = sext i6 %ret_V_14

]]></Node>
<StgValue><ssdm name="sext_ln674_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:32 %ret_V_9 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 58, i32 63

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:33 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %WOMBAT_out_V_read_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:34 %p_Result_5 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %WOMBAT_out_V_read_1, i32 48, i32 57

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:35 %icmp_ln902_3 = icmp_eq  i10 %p_Result_5, i10 0

]]></Node>
<StgValue><ssdm name="icmp_ln902_3"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln902_3" val="0"/>
<literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:36 %ret_V_10 = add i6 %ret_V_9, i6 1

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:37 %select_ln901_3 = select i1 %icmp_ln902_3, i6 %ret_V_9, i6 %ret_V_10

]]></Node>
<StgValue><ssdm name="select_ln901_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
_ifconv:38 %ret_V_15 = select i1 %p_Result_4, i6 %select_ln901_3, i6 %ret_V_9

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ifconv:39 %ieta_val_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %ret_V_15, i32 5

]]></Node>
<StgValue><ssdm name="ieta_val_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:40 %select_ln674_3 = select i1 %ieta_val_3, i8 255, i8 0

]]></Node>
<StgValue><ssdm name="select_ln674_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="6">
<![CDATA[
_ifconv:41 %sext_ln674_3 = sext i6 %ret_V_15

]]></Node>
<StgValue><ssdm name="sext_ln674_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="128" op_1_bw="6" op_2_bw="8" op_3_bw="8" op_4_bw="16" op_5_bw="8" op_6_bw="8" op_7_bw="16" op_8_bw="8" op_9_bw="8" op_10_bw="16" op_11_bw="8" op_12_bw="8" op_13_bw="10">
<![CDATA[
_ifconv:42 %p_Result_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i6.i8.i8.i16.i8.i8.i16.i8.i8.i16.i8.i8.i10, i6 0, i8 %sext_ln674_3, i8 %select_ln674_3, i16 0, i8 %sext_ln674_2, i8 %select_ln674_2, i16 0, i8 %sext_ln674_1, i8 %select_ln674_1, i16 0, i8 %sext_ln674, i8 %select_ln674, i10 0

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="128">
<![CDATA[
_ifconv:43 %ret_ln80 = ret i128 %p_Result_7

]]></Node>
<StgValue><ssdm name="ret_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
