#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000893e30 .scope module, "EXEU" "EXEU" 2 5;
 .timescale 0 0;
v00000000008ff380_0 .var "AU_in1", 15 0;
v00000000008ffba0_0 .var "AU_in2", 15 0;
v00000000008ffc40_0 .var "AU_op_enable", 0 0;
v00000000008fff60_0 .net "AU_out", 15 0, v00000000008a30d0_0;  1 drivers
v00000000008ffb00_0 .var "Dest_address", 7 0;
v00000000008ffce0_0 .var "Dest_reg", 3 0;
v00000000008ffd80_0 .var "Global_clk", 0 0;
v00000000008ff740_0 .var "MAR", 7 0;
v00000000008ffe20_0 .net "MDR_in", 15 0, v000000000087d450_0;  1 drivers
v00000000008ff880_0 .var "MDR_out", 15 0;
v00000000008ff060_0 .var "Mem_op_enable", 0 0;
v00000000008ff560_0 .net "Mem_op_success", 0 0, v00000000008ffec0_0;  1 drivers
v00000000008ff240_0 .var "Mode", 3 0;
v00000000008ff600_0 .var "Opcode", 3 0;
v00000000008ff6a0_0 .var "PC", 7 0;
v00000000009010b0_0 .var "Read_back_sig", 0 0;
v0000000000901970_0 .var "Read_sig", 0 0;
v0000000000901bf0_0 .var "Src_reg1", 3 0;
v00000000009004d0_0 .var "Src_reg2", 3 0;
v0000000000901010_0 .var "Write_back_sig", 0 0;
v0000000000901b50_0 .var "Write_sig", 0 0;
v0000000000900930_0 .var "hlt", 0 0;
v0000000000901f10_0 .var/i "i", 31 0;
v00000000009002f0 .array "reg_bank", 15 0, 15 0;
v0000000000900d90_0 .var/i "total_clk_cycle", 31 0;
E_000000000089b2f0 .event posedge, v00000000008a2ef0_0;
S_00000000008a96e0 .scope module, "test_au" "AU" 2 25, 3 4 0, S_0000000000893e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Global_clk"
    .port_info 1 /INPUT 1 "AU_op_enable"
    .port_info 2 /INPUT 4 "Mode"
    .port_info 3 /INPUT 16 "AU_in_1"
    .port_info 4 /INPUT 16 "AU_in_2"
    .port_info 5 /OUTPUT 16 "AU_out"
v000000000089eea0_0 .net "AU_in_1", 15 0, v00000000008ff380_0;  1 drivers
v00000000008a8270_0 .net "AU_in_2", 15 0, v00000000008ffba0_0;  1 drivers
v0000000000891b90_0 .net "AU_op_enable", 0 0, v00000000008ffc40_0;  1 drivers
v00000000008a30d0_0 .var "AU_out", 15 0;
v00000000008a2ef0_0 .net "Global_clk", 0 0, v00000000008ffd80_0;  1 drivers
v00000000008a83b0_0 .net "Mode", 3 0, v00000000008ff240_0;  1 drivers
E_000000000089bb30 .event posedge, v0000000000891b90_0;
S_00000000008a9860 .scope module, "test_memu" "MEMU" 2 19, 4 4 0, S_0000000000893e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Global_clk"
    .port_info 1 /INPUT 1 "Read_back_sig"
    .port_info 2 /INPUT 1 "Write_back_sig"
    .port_info 3 /INPUT 1 "Read_sig"
    .port_info 4 /INPUT 1 "Write_sig"
    .port_info 5 /INPUT 1 "Mem_op_enable"
    .port_info 6 /INPUT 8 "Address_in"
    .port_info 7 /INPUT 16 "Data_in"
    .port_info 8 /OUTPUT 16 "Data_out"
    .port_info 9 /OUTPUT 1 "Mem_op_success"
v0000000000891f30_0 .net "Address_in", 7 0, v00000000008ff740_0;  1 drivers
v000000000087d3b0_0 .net "Data_in", 15 0, v00000000008ff880_0;  1 drivers
v000000000087d450_0 .var "Data_out", 15 0;
v00000000008ffa60_0 .net "Global_clk", 0 0, v00000000008ffd80_0;  alias, 1 drivers
v00000000008ff2e0_0 .net "Mem_op_enable", 0 0, v00000000008ff060_0;  1 drivers
v00000000008ffec0_0 .var "Mem_op_success", 0 0;
v00000000008ff420_0 .net "Read_back_sig", 0 0, v00000000009010b0_0;  1 drivers
v00000000008ff100_0 .net "Read_sig", 0 0, v0000000000901970_0;  1 drivers
v00000000008ff7e0_0 .net "Write_back_sig", 0 0, v0000000000901010_0;  1 drivers
v00000000008ff1a0_0 .net "Write_sig", 0 0, v0000000000901b50_0;  1 drivers
v00000000008ff9c0_0 .var/i "file", 31 0;
v00000000008ff920_0 .var/i "i", 31 0;
v00000000008ff4c0 .array "mem", 255 0, 15 0;
E_000000000089bb70 .event posedge, v00000000008ff2e0_0;
E_000000000089aeb0 .event posedge, v00000000008ff7e0_0;
E_000000000089b7b0 .event posedge, v00000000008ff420_0;
    .scope S_00000000008a9860;
T_0 ;
    %wait E_000000000089b7b0;
    %vpi_func 4 20 "$fopen" 32, "test_rom.mem", "r" {0 0 0};
    %store/vec4 v00000000008ff9c0_0, 0, 32;
    %vpi_call 4 21 "$display", "test_rom.mem opened for readback" {0 0 0};
    %load/vec4 v00000000008ff9c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 4 23 "$display", "ERROR: test_rom.mem not opened" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 4 25 "$readmemh", "test_rom.mem", v00000000008ff4c0 {0 0 0};
    %vpi_call 4 27 "$display", "Successfully read back" {0 0 0};
    %vpi_call 4 28 "$fclose", v00000000008ff9c0_0 {0 0 0};
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000008a9860;
T_1 ;
    %wait E_000000000089aeb0;
    %vpi_func 4 33 "$fopen" 32, "test_rom.mem", "w" {0 0 0};
    %store/vec4 v00000000008ff9c0_0, 0, 32;
    %vpi_call 4 34 "$display", "test_rom.mem opened for wirteback" {0 0 0};
    %load/vec4 v00000000008ff9c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %vpi_call 4 36 "$display", "ERROR: test_rom.mem not opened" {0 0 0};
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008ff920_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000000008ff920_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.3, 5;
    %ix/getv/s 4, v00000000008ff920_0;
    %load/vec4a v00000000008ff4c0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v00000000008ff920_0;
    %load/vec4a v00000000008ff4c0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v00000000008ff920_0;
    %load/vec4a v00000000008ff4c0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v00000000008ff920_0;
    %load/vec4a v00000000008ff4c0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 4 39 "$fdisplay", v00000000008ff9c0_0, "%x%x%x%x", S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v00000000008ff920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v00000000008ff920_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call 4 41 "$display", "Successfully written back" {0 0 0};
    %vpi_call 4 42 "$fclose", v00000000008ff9c0_0 {0 0 0};
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008a9860;
T_2 ;
    %wait E_000000000089bb70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ffec0_0, 0, 1;
    %load/vec4 v00000000008ff100_0;
    %load/vec4 v00000000008ff1a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0000000000891f30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008ff4c0, 4;
    %store/vec4 v000000000087d450_0, 0, 16;
    %vpi_call 4 50 "$display", "Reading from Memloc %d, Data %x%x%x%x", v0000000000891f30_0, &PV<v000000000087d450_0, 12, 4>, &PV<v000000000087d450_0, 8, 4>, &PV<v000000000087d450_0, 4, 4>, &PV<v000000000087d450_0, 0, 4> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ffec0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000008ff1a0_0;
    %load/vec4 v00000000008ff100_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000000000087d3b0_0;
    %load/vec4 v0000000000891f30_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v00000000008ff4c0, 4, 0;
    %load/vec4 v0000000000891f30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008ff4c0, 4;
    %parti/s 4, 12, 5;
    %load/vec4 v0000000000891f30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008ff4c0, 4;
    %parti/s 4, 8, 5;
    %load/vec4 v0000000000891f30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008ff4c0, 4;
    %parti/s 4, 4, 4;
    %load/vec4 v0000000000891f30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000000008ff4c0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 4 55 "$display", "Writing to Memloc %d, Data %x%x%x%x", v0000000000891f30_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ffec0_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ffec0_0, 0, 1;
    %vpi_call 4 60 "$display", "Stall" {0 0 0};
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008a96e0;
T_3 ;
    %wait E_000000000089bb30;
    %load/vec4 v00000000008a83b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %vpi_call 3 16 "$display", "Stall" {0 0 0};
    %jmp T_3.5;
T_3.1 ;
    %vpi_call 3 19 "$display", "Adding in AU" {0 0 0};
    %load/vec4 v000000000089eea0_0;
    %load/vec4 v00000000008a8270_0;
    %add;
    %store/vec4 v00000000008a30d0_0, 0, 16;
    %vpi_call 3 21 "$display", "%d + %d = %d", v000000000089eea0_0, v00000000008a8270_0, v00000000008a30d0_0 {0 0 0};
    %jmp T_3.5;
T_3.2 ;
    %vpi_call 3 25 "$display", "Substracting in AU" {0 0 0};
    %load/vec4 v000000000089eea0_0;
    %load/vec4 v00000000008a8270_0;
    %sub;
    %store/vec4 v00000000008a30d0_0, 0, 16;
    %vpi_call 3 27 "$display", "%d - %d = %d", v000000000089eea0_0, v00000000008a8270_0, v00000000008a30d0_0 {0 0 0};
    %jmp T_3.5;
T_3.3 ;
    %vpi_call 3 31 "$display", "Multiplying in AU" {0 0 0};
    %load/vec4 v000000000089eea0_0;
    %load/vec4 v00000000008a8270_0;
    %mul;
    %store/vec4 v00000000008a30d0_0, 0, 16;
    %vpi_call 3 33 "$display", "%d * %d = %d", v000000000089eea0_0, v00000000008a8270_0, v00000000008a30d0_0 {0 0 0};
    %jmp T_3.5;
T_3.4 ;
    %vpi_call 3 37 "$display", "Dividing in AU" {0 0 0};
    %load/vec4 v000000000089eea0_0;
    %load/vec4 v00000000008a8270_0;
    %div;
    %store/vec4 v00000000008a30d0_0, 0, 16;
    %vpi_call 3 39 "$display", "%d / %d = %d", v000000000089eea0_0, v00000000008a8270_0, v00000000008a30d0_0 {0 0 0};
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000893e30;
T_4 ;
    %delay 1, 0;
    %load/vec4 v00000000008ffd80_0;
    %inv;
    %store/vec4 v00000000008ffd80_0, 0, 1;
    %load/vec4 v0000000000900d90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000900d90_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000893e30;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000900d90_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ffd80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000900930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009010b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009010b0_0, 0, 1;
    %wait E_000000000089b2f0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008ff6a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000900930_0, 0, 1;
T_5.0 ;
    %load/vec4 v0000000000900930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.1, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000901970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000901b50_0, 0, 1;
    %load/vec4 v00000000008ff6a0_0;
    %store/vec4 v00000000008ff740_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %wait E_000000000089b2f0;
    %vpi_call 2 57 "$display", "Executing Insruction %x%x%x%x", &PV<v00000000008ffe20_0, 12, 4>, &PV<v00000000008ffe20_0, 8, 4>, &PV<v00000000008ffe20_0, 4, 4>, &PV<v00000000008ffe20_0, 0, 4> {0 0 0};
    %load/vec4 v00000000008ffe20_0;
    %parti/s 4, 12, 5;
    %store/vec4 v00000000008ff600_0, 0, 4;
    %load/vec4 v00000000008ff600_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000008ff600_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v00000000008ffe20_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000008ffce0_0, 0, 4;
    %load/vec4 v00000000008ffe20_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000000000901bf0_0, 0, 4;
    %vpi_call 2 65 "$display", "Loading Immediate" {0 0 0};
    %load/vec4 v00000000008ff6a0_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000008ff6a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000901970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000901b50_0, 0, 1;
    %load/vec4 v00000000008ff6a0_0;
    %store/vec4 v00000000008ff740_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %wait E_000000000089b2f0;
    %load/vec4 v0000000000901bf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000009002f0, 4;
    %store/vec4 v00000000008ff380_0, 0, 16;
    %load/vec4 v00000000008ffe20_0;
    %store/vec4 v00000000008ffba0_0, 0, 16;
    %load/vec4 v00000000008ff600_0;
    %store/vec4 v00000000008ff240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000008ff240_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ffc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ffc40_0, 0, 1;
    %wait E_000000000089b2f0;
    %load/vec4 v00000000008fff60_0;
    %load/vec4 v00000000008ffce0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000009002f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000901f10_0, 0, 32;
T_5.6 ;
    %load/vec4 v0000000000901f10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.7, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 86 "$display", "Reg[%x] = %x%x%x%x", v0000000000901f10_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v0000000000901f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000901f10_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000000008ffe20_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000008ffce0_0, 0, 4;
    %load/vec4 v00000000008ffe20_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000000000901bf0_0, 0, 4;
    %load/vec4 v00000000008ffe20_0;
    %parti/s 4, 0, 2;
    %store/vec4 v00000000009004d0_0, 0, 4;
    %load/vec4 v0000000000901bf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000009002f0, 4;
    %store/vec4 v00000000008ff380_0, 0, 16;
    %load/vec4 v00000000009004d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000009002f0, 4;
    %store/vec4 v00000000008ffba0_0, 0, 16;
    %load/vec4 v00000000008ff600_0;
    %store/vec4 v00000000008ff240_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ffc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ffc40_0, 0, 1;
    %wait E_000000000089b2f0;
    %load/vec4 v00000000008fff60_0;
    %load/vec4 v00000000008ffce0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000009002f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000901f10_0, 0, 32;
T_5.8 ;
    %load/vec4 v0000000000901f10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.9, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 102 "$display", "Reg[%x] = %x%x%x%x", v0000000000901f10_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v0000000000901f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000901f10_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000008ff600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %jmp T_5.17;
T_5.10 ;
    %vpi_call 2 108 "$display", "Stalling" {0 0 0};
    %jmp T_5.17;
T_5.11 ;
    %vpi_call 2 111 "$display", "Halting" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000900930_0, 0, 1;
    %jmp T_5.17;
T_5.12 ;
    %load/vec4 v00000000008ffe20_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000008ffce0_0, 0, 4;
    %load/vec4 v00000000008ffe20_0;
    %parti/s 4, 4, 4;
    %store/vec4 v0000000000901bf0_0, 0, 4;
    %vpi_call 2 117 "$display", "Moving from reg %d to reg %d", v0000000000901bf0_0, v00000000008ffce0_0 {0 0 0};
    %load/vec4 v0000000000901bf0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000009002f0, 4;
    %load/vec4 v00000000008ffce0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000009002f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000901f10_0, 0, 32;
T_5.18 ;
    %load/vec4 v0000000000901f10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.19, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 120 "$display", "Reg[%x] = %x%x%x%x", v0000000000901f10_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v0000000000901f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000901f10_0, 0, 32;
    %jmp T_5.18;
T_5.19 ;
    %jmp T_5.17;
T_5.13 ;
    %vpi_call 2 125 "$display", "Loading" {0 0 0};
    %load/vec4 v00000000008ffe20_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000008ffce0_0, 0, 4;
    %load/vec4 v00000000008ffe20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000008ff740_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000901970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000901b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %wait E_000000000089b2f0;
    %load/vec4 v00000000008ffe20_0;
    %load/vec4 v00000000008ffce0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000009002f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000901f10_0, 0, 32;
T_5.20 ;
    %load/vec4 v0000000000901f10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.21, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 137 "$display", "Reg[%x] = %x%x%x%x", v0000000000901f10_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v0000000000901f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000901f10_0, 0, 32;
    %jmp T_5.20;
T_5.21 ;
    %jmp T_5.17;
T_5.14 ;
    %vpi_call 2 142 "$display", "Loading Immediate" {0 0 0};
    %load/vec4 v00000000008ffe20_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000008ffce0_0, 0, 4;
    %load/vec4 v00000000008ff6a0_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000008ff6a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000901970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000901b50_0, 0, 1;
    %load/vec4 v00000000008ff6a0_0;
    %store/vec4 v00000000008ff740_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %wait E_000000000089b2f0;
    %load/vec4 v00000000008ffe20_0;
    %load/vec4 v00000000008ffce0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v00000000009002f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000901f10_0, 0, 32;
T_5.22 ;
    %load/vec4 v0000000000901f10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.23, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 12, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 8, 5;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 4, 4;
    %ix/getv/s 4, v0000000000901f10_0;
    %load/vec4a v00000000009002f0, 4;
    %parti/s 4, 0, 2;
    %vpi_call 2 155 "$display", "Reg[%x] = %x%x%x%x", v0000000000901f10_0, S<3,vec4,u4>, S<2,vec4,u4>, S<1,vec4,u4>, S<0,vec4,u4> {4 0 0};
    %load/vec4 v0000000000901f10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000000000901f10_0, 0, 32;
    %jmp T_5.22;
T_5.23 ;
    %jmp T_5.17;
T_5.15 ;
    %vpi_call 2 159 "$display", "Storing" {0 0 0};
    %load/vec4 v00000000008ffe20_0;
    %parti/s 4, 8, 5;
    %store/vec4 v00000000008ffce0_0, 0, 4;
    %load/vec4 v00000000008ffe20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000008ff740_0, 0, 8;
    %load/vec4 v00000000008ffce0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000009002f0, 4;
    %store/vec4 v00000000008ff880_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000901970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000901b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %wait E_000000000089b2f0;
    %jmp T_5.17;
T_5.16 ;
    %vpi_call 2 172 "$display", "Storing Immediate" {0 0 0};
    %load/vec4 v00000000008ffe20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v00000000008ffb00_0, 0, 8;
    %load/vec4 v00000000008ff6a0_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000008ff6a0_0, 0, 8;
    %load/vec4 v00000000008ff6a0_0;
    %store/vec4 v00000000008ff740_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000901970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000901b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %wait E_000000000089b2f0;
    %load/vec4 v00000000008ffb00_0;
    %store/vec4 v00000000008ff740_0, 0, 8;
    %load/vec4 v00000000008ffe20_0;
    %store/vec4 v00000000008ff880_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000901970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000901b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008ff060_0, 0, 1;
    %wait E_000000000089b2f0;
    %jmp T_5.17;
T_5.17 ;
    %pop/vec4 1;
T_5.3 ;
    %load/vec4 v00000000008ff6a0_0;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v00000000008ff6a0_0, 0, 8;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000901010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000901010_0, 0, 1;
    %wait E_000000000089b2f0;
    %vpi_call 2 203 "$display", "Number of clock cycle = %d", v0000000000900d90_0 {0 0 0};
    %vpi_call 2 204 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "EXEU.v";
    "AU.v";
    "MEMU.v";
