Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 21:29:00 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_27_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.902ns (26.522%)  route 2.499ns (73.478%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 6.361 - 4.000 ) 
    Source Clock Delay      (SCD):    2.852ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.711ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.646ns, distribution 1.068ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=9072, routed)        1.915     2.852    Delay1No12_instance/clk_IBUF_BUFG
    SLICE_X121Y322       FDCE                                         r  Delay1No12_instance/Y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y322       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     2.930 r  Delay1No12_instance/Y_reg[4]/Q
                         net (fo=4, routed)           0.622     3.552    Delay1No12_instance/Q[4]
    SLICE_X127Y339       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     3.698 r  Delay1No12_instance/geqOp_carry_i_14__0/O
                         net (fo=1, routed)           0.010     3.708    Sum10_1_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X127Y339       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.863 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.889    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y340       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.904 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.930    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y341       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.982 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.411     4.393    Delay1No13_instance/CO[0]
    SLICE_X126Y343       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.135     4.528 f  Delay1No13_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.360     4.888    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X128Y342       LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     4.925 f  Delay1No12_instance/shiftedFracY_d1[49]_i_8__0/O
                         net (fo=1, routed)           0.089     5.014    Delay1No12_instance/shiftedFracY_d1[49]_i_8__0_n_0
    SLICE_X128Y342       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.104 f  Delay1No12_instance/shiftedFracY_d1[49]_i_3__0/O
                         net (fo=3, routed)           0.094     5.198    Delay1No12_instance/Sum10_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X127Y342       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     5.234 f  Delay1No12_instance/shiftedFracY_d1[33]_i_3__0/O
                         net (fo=48, routed)          0.522     5.756    Delay1No12_instance/shiftVal__5[1]
    SLICE_X122Y339       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.158     5.914 r  Delay1No12_instance/shiftedFracY_d1[49]_i_2__0/O
                         net (fo=1, routed)           0.339     6.253    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[33]_2
    SLICE_X122Y339       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=9072, routed)        1.714     6.361    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X122Y339       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]/C
                         clock pessimism              0.423     6.784    
                         clock uncertainty           -0.035     6.748    
    SLICE_X122Y339       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.773    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[49]
  -------------------------------------------------------------------
                         required time                          6.773    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  0.520    




