Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Oct 14 18:01:19 2024
| Host         : vivobook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lan_timing_summary_routed.rpt -pb lan_timing_summary_routed.pb -rpx lan_timing_summary_routed.rpx -warn_on_violation
| Design       : lan
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                     Violations  
--------  ----------------  ----------------------------------------------  ----------  
TIMING-6  Critical Warning  No common primary clock between related clocks  2           
TIMING-7  Critical Warning  No common node between related clocks           2           
XDCH-2    Warning           Same min and max delay values on IO port        5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 0 ports with no output delay specified.

 There is 1 port with no output delay but user has a false path constraint (MEDIUM)

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.567       -5.974                     11                 3022        0.076        0.000                      0                 3022        3.500        0.000                       0                  1387  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
clk            {0.000 10.000}       20.000          50.000          
  CLKFBIN      {0.000 10.000}       20.000          50.000          
  clk_125      {0.000 4.000}        8.000           125.000         
    rgmii_txc  {0.000 4.000}        8.000           125.000         
clk_fpga_0     {0.000 10.000}       20.000          50.000          
rgmii_rxc      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                             7.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      18.751        0.000                       0                     2  
  clk_125           4.406        0.000                      0                  351        0.137        0.000                      0                  351        3.500        0.000                       0                   184  
clk_fpga_0         12.058        0.000                      0                 2644        0.076        0.000                      0                 2644        8.870        0.000                       0                  1200  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    clk_125             0.226        0.000                      0                   11        0.085        0.000                      0                   11  
clk_125       rgmii_txc           0.431        0.000                      0                    5        0.469        0.000                      0                    5  
clk_125       clk_fpga_0         -0.567       -5.974                     11                   11        0.343        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_125                     
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)                      clk_125       
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mmcme2_base_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_125
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack        4.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 i_eth_frm_tx/dat_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.507ns (17.286%)  route 2.426ns (82.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.214ns = ( 13.214 - 8.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.450     5.711    i_eth_frm_tx/clk_125_BUFG
    SLICE_X88Y90         FDCE                                         r  i_eth_frm_tx/dat_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_eth_frm_tx/dat_tready_reg/Q
                         net (fo=33, routed)          1.754     7.844    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/s_tx_dat_tready
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.128     7.972 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1/O
                         net (fo=9, routed)           0.672     8.644    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1_n_0
    SLICE_X63Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.279    13.214    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X63Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[30]/C
                         clock pessimism              0.422    13.636    
                         clock uncertainty           -0.071    13.565    
    SLICE_X63Y82         FDRE (Setup_fdre_C_R)       -0.515    13.050    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 i_eth_frm_tx/dat_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.507ns (18.177%)  route 2.282ns (81.823%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 13.215 - 8.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.450     5.711    i_eth_frm_tx/clk_125_BUFG
    SLICE_X88Y90         FDCE                                         r  i_eth_frm_tx/dat_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_eth_frm_tx/dat_tready_reg/Q
                         net (fo=33, routed)          1.754     7.844    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/s_tx_dat_tready
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.128     7.972 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1/O
                         net (fo=9, routed)           0.528     8.500    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1_n_0
    SLICE_X62Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.280    13.215    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X62Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[26]/C
                         clock pessimism              0.422    13.637    
                         clock uncertainty           -0.071    13.566    
    SLICE_X62Y83         FDRE (Setup_fdre_C_R)       -0.586    12.980    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         12.980    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 i_eth_frm_tx/dat_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.507ns (17.890%)  route 2.327ns (82.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 13.215 - 8.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.450     5.711    i_eth_frm_tx/clk_125_BUFG
    SLICE_X88Y90         FDCE                                         r  i_eth_frm_tx/dat_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_eth_frm_tx/dat_tready_reg/Q
                         net (fo=33, routed)          1.754     7.844    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/s_tx_dat_tready
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.128     7.972 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1/O
                         net (fo=9, routed)           0.573     8.545    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.280    13.215    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X61Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[25]/C
                         clock pessimism              0.422    13.637    
                         clock uncertainty           -0.071    13.566    
    SLICE_X61Y84         FDRE (Setup_fdre_C_R)       -0.515    13.051    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 i_eth_frm_tx/dat_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.507ns (17.890%)  route 2.327ns (82.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 13.215 - 8.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.450     5.711    i_eth_frm_tx/clk_125_BUFG
    SLICE_X88Y90         FDCE                                         r  i_eth_frm_tx/dat_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_eth_frm_tx/dat_tready_reg/Q
                         net (fo=33, routed)          1.754     7.844    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/s_tx_dat_tready
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.128     7.972 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1/O
                         net (fo=9, routed)           0.573     8.545    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.280    13.215    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X61Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[29]/C
                         clock pessimism              0.422    13.637    
                         clock uncertainty           -0.071    13.566    
    SLICE_X61Y84         FDRE (Setup_fdre_C_R)       -0.515    13.051    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 i_eth_frm_tx/dat_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.507ns (17.890%)  route 2.327ns (82.110%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 13.215 - 8.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.450     5.711    i_eth_frm_tx/clk_125_BUFG
    SLICE_X88Y90         FDCE                                         r  i_eth_frm_tx/dat_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_eth_frm_tx/dat_tready_reg/Q
                         net (fo=33, routed)          1.754     7.844    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/s_tx_dat_tready
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.128     7.972 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1/O
                         net (fo=9, routed)           0.573     8.545    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1_n_0
    SLICE_X61Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.280    13.215    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X61Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[31]/C
                         clock pessimism              0.422    13.637    
                         clock uncertainty           -0.071    13.566    
    SLICE_X61Y84         FDRE (Setup_fdre_C_R)       -0.515    13.051    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         13.051    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 i_eth_frm_tx/dat_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.507ns (18.081%)  route 2.297ns (81.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 13.216 - 8.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.450     5.711    i_eth_frm_tx/clk_125_BUFG
    SLICE_X88Y90         FDCE                                         r  i_eth_frm_tx/dat_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_eth_frm_tx/dat_tready_reg/Q
                         net (fo=33, routed)          1.754     7.844    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/s_tx_dat_tready
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.128     7.972 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1/O
                         net (fo=9, routed)           0.543     8.515    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1_n_0
    SLICE_X63Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.281    13.216    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X63Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[27]/C
                         clock pessimism              0.422    13.638    
                         clock uncertainty           -0.071    13.567    
    SLICE_X63Y85         FDRE (Setup_fdre_C_R)       -0.515    13.052    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         13.052    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 i_eth_frm_tx/dat_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.507ns (18.120%)  route 2.291ns (81.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.214ns = ( 13.214 - 8.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.450     5.711    i_eth_frm_tx/clk_125_BUFG
    SLICE_X88Y90         FDCE                                         r  i_eth_frm_tx/dat_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_eth_frm_tx/dat_tready_reg/Q
                         net (fo=33, routed)          1.754     7.844    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/s_tx_dat_tready
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.128     7.972 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1/O
                         net (fo=9, routed)           0.537     8.509    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.279    13.214    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X60Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[24]/C
                         clock pessimism              0.422    13.636    
                         clock uncertainty           -0.071    13.565    
    SLICE_X60Y82         FDRE (Setup_fdre_C_R)       -0.515    13.050    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 i_eth_frm_tx/dat_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.507ns (18.120%)  route 2.291ns (81.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.214ns = ( 13.214 - 8.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.450     5.711    i_eth_frm_tx/clk_125_BUFG
    SLICE_X88Y90         FDCE                                         r  i_eth_frm_tx/dat_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_eth_frm_tx/dat_tready_reg/Q
                         net (fo=33, routed)          1.754     7.844    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/s_tx_dat_tready
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.128     7.972 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1/O
                         net (fo=9, routed)           0.537     8.509    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.279    13.214    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X60Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[28]/C
                         clock pessimism              0.422    13.636    
                         clock uncertainty           -0.071    13.565    
    SLICE_X60Y82         FDRE (Setup_fdre_C_R)       -0.515    13.050    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 i_eth_frm_tx/dat_tready_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.507ns (18.120%)  route 2.291ns (81.880%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.214ns = ( 13.214 - 8.000 ) 
    Source Clock Delay      (SCD):    5.711ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.450     5.711    i_eth_frm_tx/clk_125_BUFG
    SLICE_X88Y90         FDCE                                         r  i_eth_frm_tx/dat_tready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDCE (Prop_fdce_C_Q)         0.379     6.090 r  i_eth_frm_tx/dat_tready_reg/Q
                         net (fo=33, routed)          1.754     7.844    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/s_tx_dat_tready
    SLICE_X60Y85         LUT4 (Prop_lut4_I2_O)        0.128     7.972 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1/O
                         net (fo=9, routed)           0.537     8.509    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg[3]_i_1_n_0
    SLICE_X60Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.279    13.214    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X60Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[3]/C
                         clock pessimism              0.422    13.636    
                         clock uncertainty           -0.071    13.565    
    SLICE_X60Y82         FDRE (Setup_fdre_C_R)       -0.515    13.050    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tkeep_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.050    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.689ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125 rise@8.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 1.369ns (44.879%)  route 1.681ns (55.121%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.216ns = ( 13.216 - 8.000 ) 
    Source Clock Delay      (SCD):    5.691ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.430     5.691    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y81         FDRE (Prop_fdre_C_Q)         0.398     6.089 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[4]/Q
                         net (fo=8, routed)           0.849     6.938    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg_rep[4]
    SLICE_X57Y82         LUT6 (Prop_lut6_I1_O)        0.235     7.173 r  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2/O
                         net (fo=1, routed)           0.000     7.173    i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry_i_2_n_0
    SLICE_X57Y82         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     7.648 f  i_axis_async_fifo_adapter_tx/fifo_inst/empty_carry/CO[2]
                         net (fo=1, routed)           0.237     7.884    i_axis_async_fifo_adapter_tx/fifo_inst/empty
    SLICE_X58Y82         LUT6 (Prop_lut6_I5_O)        0.261     8.145 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2/O
                         net (fo=19, routed)          0.596     8.742    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_2_n_0
    SLICE_X57Y86         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    8.000     8.000 r  
    N18                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.281    13.216    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X57Y86         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                         clock pessimism              0.454    13.670    
                         clock uncertainty           -0.071    13.599    
    SLICE_X57Y86         FDRE (Setup_fdre_C_CE)      -0.168    13.431    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.431    
                         arrival time                          -8.742    
  -------------------------------------------------------------------
                         slack                                  4.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.773%)  route 0.056ns (23.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.575     1.849    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X61Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[29]/Q
                         net (fo=1, routed)           0.056     2.046    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[29]
    SLICE_X60Y84         LUT6 (Prop_lut6_I3_O)        0.045     2.091 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.091    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[21]_i_1_n_0
    SLICE_X60Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.842     2.397    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X60Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[21]/C
                         clock pessimism             -0.535     1.862    
    SLICE_X60Y84         FDRE (Hold_fdre_C_D)         0.092     1.954    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.575     1.849    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X63Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[27]/Q
                         net (fo=1, routed)           0.090     2.081    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[27]
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.045     2.126 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.126    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[19]_i_1_n_0
    SLICE_X62Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.843     2.398    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X62Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[19]/C
                         clock pessimism             -0.536     1.862    
    SLICE_X62Y85         FDRE (Hold_fdre_C_D)         0.121     1.983    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.983    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.573     1.847    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X63Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[30]/Q
                         net (fo=1, routed)           0.090     2.079    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[30]
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.045     2.124 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.124    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[22]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X62Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[22]/C
                         clock pessimism             -0.535     1.860    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.121     1.981    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.189ns (69.006%)  route 0.085ns (30.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.575     1.849    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X60Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     2.075    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[1]
    SLICE_X61Y85         LUT3 (Prop_lut3_I0_O)        0.048     2.123 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.123    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg[1]_i_1_n_0
    SLICE_X61Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.843     2.398    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X61Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
                         clock pessimism             -0.536     1.862    
    SLICE_X61Y85         FDRE (Hold_fdre_C_D)         0.107     1.969    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_eth_frm_tx/i_eth_crc32/crc_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.855ns
    Clock Pessimism Removal (CPR):    0.538ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.581     1.855    i_eth_frm_tx/i_eth_crc32/clk_125_BUFG
    SLICE_X87Y89         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.141     1.996 r  i_eth_frm_tx/i_eth_crc32/crc_reg[24]/Q
                         net (fo=8, routed)           0.102     2.098    i_eth_frm_tx/i_eth_crc32/Q[0]
    SLICE_X86Y89         LUT6 (Prop_lut6_I3_O)        0.045     2.143 r  i_eth_frm_tx/i_eth_crc32/crc[1]_i_1/O
                         net (fo=1, routed)           0.000     2.143    i_eth_frm_tx/i_eth_crc32/p_1_in[1]
    SLICE_X86Y89         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.851     2.406    i_eth_frm_tx/i_eth_crc32/clk_125_BUFG
    SLICE_X86Y89         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[1]/C
                         clock pessimism             -0.538     1.868    
    SLICE_X86Y89         FDCE (Hold_fdce_C_D)         0.121     1.989    i_eth_frm_tx/i_eth_crc32/crc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.989    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.751%)  route 0.097ns (34.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.575     1.849    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X61Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[25]/Q
                         net (fo=1, routed)           0.097     2.087    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[25]
    SLICE_X60Y84         LUT6 (Prop_lut6_I3_O)        0.045     2.132 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.132    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[17]_i_1_n_0
    SLICE_X60Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.842     2.397    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X60Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[17]/C
                         clock pessimism             -0.535     1.862    
    SLICE_X60Y84         FDRE (Hold_fdre_C_D)         0.092     1.954    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.751%)  route 0.131ns (41.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.573     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X59Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/Q
                         net (fo=15, routed)          0.131     2.119    i_axis_async_fifo_adapter_tx/fifo_inst/post_fifo_axis_tvalid
    SLICE_X58Y85         LUT6 (Prop_lut6_I0_O)        0.045     2.164 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.164    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1_n_0
    SLICE_X58Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.842     2.397    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/C
                         clock pessimism             -0.537     1.860    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.120     1.980    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.164    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.018%)  route 0.135ns (41.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.573     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X59Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[1]/Q
                         net (fo=15, routed)          0.135     2.123    i_axis_async_fifo_adapter_tx/fifo_inst/post_fifo_axis_tvalid
    SLICE_X58Y85         LUT6 (Prop_lut6_I4_O)        0.045     2.168 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     2.168    i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_i_1_n_0
    SLICE_X58Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.842     2.397    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/C
                         clock pessimism             -0.537     1.860    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.121     1.981    i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 i_eth_frm_tx/i_eth_crc32/crc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_eth_frm_tx/i_eth_crc32/crc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.578%)  route 0.121ns (39.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.582     1.856    i_eth_frm_tx/i_eth_crc32/clk_125_BUFG
    SLICE_X84Y90         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDCE (Prop_fdce_C_Q)         0.141     1.997 r  i_eth_frm_tx/i_eth_crc32/crc_reg[12]/Q
                         net (fo=2, routed)           0.121     2.118    i_eth_frm_tx/i_eth_crc32/p_27_in
    SLICE_X84Y91         LUT4 (Prop_lut4_I3_O)        0.045     2.163 r  i_eth_frm_tx/i_eth_crc32/crc[20]_i_1/O
                         net (fo=1, routed)           0.000     2.163    i_eth_frm_tx/i_eth_crc32/p_1_in[20]
    SLICE_X84Y91         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.851     2.406    i_eth_frm_tx/i_eth_crc32/clk_125_BUFG
    SLICE_X84Y91         FDCE                                         r  i_eth_frm_tx/i_eth_crc32/crc_reg[20]/C
                         clock pessimism             -0.534     1.872    
    SLICE_X84Y91         FDCE (Hold_fdce_C_D)         0.092     1.964    i_eth_frm_tx/i_eth_crc32/crc_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.090%)  route 0.112ns (34.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.573     1.847    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X62Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y82         FDRE (Prop_fdre_C_Q)         0.164     2.011 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.112     2.123    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg_n_0_[14]
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.045     2.168 r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.168    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg[6]_i_1_n_0
    SLICE_X62Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/clk_125_BUFG
    SLICE_X62Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[6]/C
                         clock pessimism             -0.548     1.847    
    SLICE_X62Y82         FDRE (Hold_fdre_C_D)         0.121     1.968    i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.s_axis_tdata_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mmcme2_base_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y16     i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         8.000       6.408      BUFGCTRL_X0Y17   clk_125_BUFG_inst/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y104    i_rgmii_tx_ddr/ODDR_0/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y105    i_rgmii_tx_ddr/ODDR_1/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y103    i_rgmii_tx_ddr/ODDR_2/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y108    i_rgmii_tx_ddr/ODDR_3/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y107    i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y106    i_rgmii_tx_ddr/i_rgmii_txc/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y1  mmcme2_base_inst1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X64Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X61Y85     i_axis_async_fifo_adapter_tx/downsize_post.adapter_inst/downsize.m_axis_tdata_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.058ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.058ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.514ns  (logic 2.617ns (34.829%)  route 4.897ns (65.171%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.216ns = ( 22.216 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.430     2.509    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=11, routed)          1.316     4.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.363 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     4.363    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     4.840 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=21, routed)          1.142     5.982    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.252     6.234 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.736     6.970    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.108     7.078 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.513     7.591    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X49Y89         LUT4 (Prop_lut4_I2_O)        0.270     7.861 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.705     8.566    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X44Y88         LUT4 (Prop_lut4_I1_O)        0.275     8.841 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.485     9.326    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X45Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     9.744 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.744    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.842 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.842    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.023 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.023    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[9]
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.233    22.216    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X45Y90         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]/C
                         clock pessimism              0.109    22.324    
                         clock uncertainty           -0.302    22.022    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)        0.059    22.081    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[9]
  -------------------------------------------------------------------
                         required time                         22.081    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                 12.058    

Slack (MET) :             12.069ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 2.744ns (36.582%)  route 4.757ns (63.418%))
  Logic Levels:           9  (CARRY4=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 22.214 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.430     2.509    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=11, routed)          1.316     4.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.363 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     4.363    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     4.840 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=21, routed)          1.142     5.982    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.252     6.234 r  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.736     6.970    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.108     7.078 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.513     7.591    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X49Y89         LUT4 (Prop_lut4_I2_O)        0.270     7.861 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.598     8.459    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.275     8.734 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6/O
                         net (fo=1, routed)           0.452     9.186    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0[0]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.731 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.829 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.829    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    10.010 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.010    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[8]
    SLICE_X47Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.231    22.214    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X47Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]/C
                         clock pessimism              0.109    22.322    
                         clock uncertainty           -0.302    22.020    
    SLICE_X47Y88         FDRE (Setup_fdre_C_D)        0.059    22.079    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[8]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                 12.069    

Slack (MET) :             12.071ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.500ns  (logic 2.603ns (34.707%)  route 4.897ns (65.293%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 22.215 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.430     2.509    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=11, routed)          1.316     4.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.363 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     4.363    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     4.840 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=21, routed)          1.142     5.982    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.252     6.234 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.736     6.970    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.108     7.078 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.513     7.591    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X49Y89         LUT4 (Prop_lut4_I2_O)        0.270     7.861 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.705     8.566    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X44Y88         LUT4 (Prop_lut4_I1_O)        0.275     8.841 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.485     9.326    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X45Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     9.744 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.744    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.009 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.009    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[6]
    SLICE_X45Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.232    22.215    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X45Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]/C
                         clock pessimism              0.109    22.323    
                         clock uncertainty           -0.302    22.021    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)        0.059    22.080    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[6]
  -------------------------------------------------------------------
                         required time                         22.080    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                 12.071    

Slack (MET) :             12.076ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 2.598ns (34.664%)  route 4.897ns (65.336%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 22.215 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.430     2.509    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=11, routed)          1.316     4.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.363 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     4.363    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     4.840 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=21, routed)          1.142     5.982    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.252     6.234 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.736     6.970    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.108     7.078 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.513     7.591    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X49Y89         LUT4 (Prop_lut4_I2_O)        0.270     7.861 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.705     8.566    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X44Y88         LUT4 (Prop_lut4_I1_O)        0.275     8.841 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.485     9.326    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X45Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     9.744 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.744    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    10.004 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.004    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[8]
    SLICE_X45Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.232    22.215    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X45Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]/C
                         clock pessimism              0.109    22.323    
                         clock uncertainty           -0.302    22.021    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)        0.059    22.080    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]
  -------------------------------------------------------------------
                         required time                         22.080    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 12.076    

Slack (MET) :             12.083ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.487ns  (logic 2.730ns (36.464%)  route 4.757ns (63.536%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 22.214 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.430     2.509    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=11, routed)          1.316     4.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.363 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     4.363    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     4.840 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=21, routed)          1.142     5.982    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.252     6.234 r  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.736     6.970    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.108     7.078 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.513     7.591    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X49Y89         LUT4 (Prop_lut4_I2_O)        0.270     7.861 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.598     8.459    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.275     8.734 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6/O
                         net (fo=1, routed)           0.452     9.186    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0[0]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.731 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.996 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.996    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[5]
    SLICE_X47Y87         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.231    22.214    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X47Y87         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]/C
                         clock pessimism              0.109    22.322    
                         clock uncertainty           -0.302    22.020    
    SLICE_X47Y87         FDRE (Setup_fdre_C_D)        0.059    22.079    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[5]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                 12.083    

Slack (MET) :             12.088ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 2.725ns (36.421%)  route 4.757ns (63.579%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 22.214 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.430     2.509    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=11, routed)          1.316     4.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.363 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     4.363    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     4.840 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=21, routed)          1.142     5.982    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.252     6.234 r  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.736     6.970    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.108     7.078 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.513     7.591    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X49Y89         LUT4 (Prop_lut4_I2_O)        0.270     7.861 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.598     8.459    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.275     8.734 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6/O
                         net (fo=1, routed)           0.452     9.186    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0[0]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.731 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.991 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.991    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[7]
    SLICE_X47Y87         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.231    22.214    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X47Y87         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]/C
                         clock pessimism              0.109    22.322    
                         clock uncertainty           -0.302    22.020    
    SLICE_X47Y87         FDRE (Setup_fdre_C_D)        0.059    22.079    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 12.088    

Slack (MET) :             12.136ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 2.538ns (34.137%)  route 4.897ns (65.864%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 22.215 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.430     2.509    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=11, routed)          1.316     4.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.363 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     4.363    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     4.840 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=21, routed)          1.142     5.982    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.252     6.234 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.736     6.970    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.108     7.078 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.513     7.591    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X49Y89         LUT4 (Prop_lut4_I2_O)        0.270     7.861 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.705     8.566    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X44Y88         LUT4 (Prop_lut4_I1_O)        0.275     8.841 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.485     9.326    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X45Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     9.744 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.744    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.944 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.944    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[7]
    SLICE_X45Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.232    22.215    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X45Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]/C
                         clock pessimism              0.109    22.323    
                         clock uncertainty           -0.302    22.021    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)        0.059    22.080    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[7]
  -------------------------------------------------------------------
                         required time                         22.080    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                 12.136    

Slack (MET) :             12.148ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 2.665ns (35.907%)  route 4.757ns (64.093%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 22.214 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.430     2.509    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=11, routed)          1.316     4.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.363 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     4.363    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     4.840 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=21, routed)          1.142     5.982    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.252     6.234 r  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.736     6.970    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.108     7.078 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.513     7.591    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X49Y89         LUT4 (Prop_lut4_I2_O)        0.270     7.861 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.598     8.459    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.275     8.734 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6/O
                         net (fo=1, routed)           0.452     9.186    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0[0]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.731 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.931 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.931    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[6]
    SLICE_X47Y87         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.231    22.214    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X47Y87         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]/C
                         clock pessimism              0.109    22.322    
                         clock uncertainty           -0.302    22.020    
    SLICE_X47Y87         FDRE (Setup_fdre_C_D)        0.059    22.079    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[6]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                 12.148    

Slack (MET) :             12.155ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.519ns (33.968%)  route 4.897ns (66.032%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.215ns = ( 22.215 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.430     2.509    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=11, routed)          1.316     4.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.363 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     4.363    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     4.840 f  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=21, routed)          1.142     5.982    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.252     6.234 f  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.736     6.970    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.108     7.078 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.513     7.591    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X49Y89         LUT4 (Prop_lut4_I2_O)        0.270     7.861 f  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.705     8.566    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]
    SLICE_X44Y88         LUT4 (Prop_lut4_I1_O)        0.275     8.841 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q[4]_i_4/O
                         net (fo=1, routed)           0.485     9.326    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/DI[0]
    SLICE_X45Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418     9.744 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.744    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]_i_1_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.925 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrpp1_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.925    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pf_q0[5]
    SLICE_X45Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.232    22.215    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X45Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]/C
                         clock pessimism              0.109    22.323    
                         clock uncertainty           -0.302    22.021    
    SLICE_X45Y89         FDRE (Setup_fdre_C_D)        0.059    22.080    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[5]
  -------------------------------------------------------------------
                         required time                         22.080    
                         arrival time                          -9.925    
  -------------------------------------------------------------------
                         slack                                 12.155    

Slack (MET) :             12.167ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 2.646ns (35.743%)  route 4.757ns (64.257%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 22.214 - 20.000 ) 
    Source Clock Delay      (SCD):    2.509ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.430     2.509    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y83         FDRE (Prop_fdre_C_Q)         0.433     2.942 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/Q
                         net (fo=11, routed)          1.316     4.258    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]
    SLICE_X54Y81         LUT6 (Prop_lut6_I0_O)        0.105     4.363 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2/O
                         net (fo=1, routed)           0.000     4.363    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry_i_2_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.477     4.840 r  i_axis_async_fifo_adapter_tx/fifo_inst/full_wr_carry/CO[2]
                         net (fo=21, routed)          1.142     5.982    i_axis_async_fifo_adapter_tx/fifo_inst/full_wr
    SLICE_X55Y85         LUT3 (Prop_lut3_I1_O)        0.252     6.234 r  i_axis_async_fifo_adapter_tx/fifo_inst/bd_base_i_i_1/O
                         net (fo=37, routed)          0.736     6.970    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/m_axis_tready
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.108     7.078 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst_i_1/O
                         net (fo=14, routed)          0.513     7.591    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X49Y89         LUT4 (Prop_lut4_I2_O)        0.270     7.861 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=34, routed)          0.598     8.459    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]
    SLICE_X46Y87         LUT5 (Prop_lut5_I2_O)        0.275     8.734 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe[3]_i_6/O
                         net (fo=1, routed)           0.452     9.186    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_0[0]
    SLICE_X47Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     9.731 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.731    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[3]_i_1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.912 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wrp_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.912    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/diff_pntr_pe[4]
    SLICE_X47Y87         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.231    22.214    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/wr_clk
    SLICE_X47Y87         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]/C
                         clock pessimism              0.109    22.322    
                         clock uncertainty           -0.302    22.020    
    SLICE_X47Y87         FDRE (Setup_fdre_C_D)        0.059    22.079    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpe_cc_sym.diff_pntr_pe_reg[4]
  -------------------------------------------------------------------
                         required time                         22.079    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                 12.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.327%)  route 0.163ns (46.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.659     0.995    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/aclk
    SLICE_X31Y100        FDSE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDSE (Prop_fdse_C_Q)         0.141     1.136 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]/Q
                         net (fo=26, routed)          0.163     1.299    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0]
    SLICE_X31Y98         LUT6 (Prop_lut6_I2_O)        0.045     1.344 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_i_1/O
                         net (fo=1, routed)           0.000     1.344    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg_0
    SLICE_X31Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.845     1.211    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y98         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y98         FDRE (Hold_fdre_C_D)         0.092     1.268    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.178%)  route 0.113ns (46.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.554     0.890    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y86         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]/Q
                         net (fo=1, routed)           0.113     1.130    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X32Y87         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.821     1.187    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y87         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism             -0.281     0.906    
    SLICE_X32Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.036    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.334%)  route 0.162ns (43.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.641     0.977    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y100        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[0]/Q
                         net (fo=6, routed)           0.162     1.303    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg_n_0_[0]
    SLICE_X35Y99         LUT6 (Prop_lut6_I3_O)        0.045     1.348 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.348    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt[4]_i_1_n_0
    SLICE_X35Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.826     1.192    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y99         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.721%)  route 0.121ns (46.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.551     0.887    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y83         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.fg_rxd_wr_length_reg[2]/Q
                         net (fo=3, routed)           0.121     1.149    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/DIB
    SLICE_X36Y83         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.817     1.183    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/WCLK
    SLICE_X36Y83         RAMD64E                                      r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB/CLK
                         clock pessimism             -0.282     0.901    
    SLICE_X36Y83         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     1.047    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_64_127_21_21/RAMB
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.906%)  route 0.180ns (56.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.573     0.909    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y87         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.180     1.230    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y92         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.842     1.208    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/rst_ps7_0_50M/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.861%)  route 0.231ns (62.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.552     0.888    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.231     1.260    bd_base_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X50Y84         FDSE                                         r  bd_base_i/rst_ps7_0_50M/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.814     1.180    bd_base_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y84         FDSE                                         r  bd_base_i/rst_ps7_0_50M/U0/SEQ/Core_reg/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDSE (Hold_fdse_C_S)         0.009     1.154    bd_base_i/rst_ps7_0_50M/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.861%)  route 0.231ns (62.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.552     0.888    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X45Y84         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=5, routed)           0.231     1.260    bd_base_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X50Y84         FDSE                                         r  bd_base_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.814     1.180    bd_base_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X50Y84         FDSE                                         r  bd_base_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDSE (Hold_fdse_C_S)         0.009     1.154    bd_base_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.154    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.708%)  route 0.117ns (45.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.574     0.910    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y89         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]/Q
                         net (fo=1, routed)           0.117     1.167    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X26Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.841     1.207    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.058    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.003%)  route 0.115ns (44.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.576     0.912    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y94         FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[11]/Q
                         net (fo=1, routed)           0.115     1.168    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[12]
    SLICE_X26Y94         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.843     1.209    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.054    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.084%)  route 0.057ns (30.916%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.656     0.992    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.057     1.177    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y102        SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.930     1.296    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y102        SRL16E                                       r  bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.060    bd_base_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y17    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y17    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y17    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y16    i_axis_async_fifo_adapter_tx/fifo_inst/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y85    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_Error_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y88    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_RdAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X34Y89    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IP2Bus_WrAck_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X36Y87    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/IPIC_STATE_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X30Y83    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X30Y83    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X32Y81    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_12_14/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X30Y83    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.000      8.870      SLICE_X30Y83    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_15_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_125

Setup :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        6.010ns  (logic 0.433ns (7.204%)  route 5.577ns (92.796%))
  Logic Levels:           0  
  Clock Path Skew:        2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.215ns = ( 29.215 - 24.000 ) 
    Source Clock Delay      (SCD):    2.515ns = ( 22.515 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    21.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.436    22.515    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y86         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDPE (Prop_fdpe_C_Q)         0.433    22.948 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           5.577    28.525    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg
    SLICE_X58Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   24.000    24.000 r  
    N18                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    25.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    26.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    26.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    27.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.280    29.215    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.000    29.215    
                         clock uncertainty           -0.459    28.756    
    SLICE_X58Y85         FDRE (Setup_fdre_C_D)       -0.004    28.752    i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         28.752    
                         arrival time                         -28.525    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.909ns  (logic 0.379ns (6.414%)  route 5.530ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 29.213 - 24.000 ) 
    Source Clock Delay      (SCD):    2.508ns = ( 22.508 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    21.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.429    22.508    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.379    22.887 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           5.530    28.417    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   24.000    24.000 r  
    N18                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    25.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    26.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    26.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    27.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.278    29.213    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C
                         clock pessimism              0.000    29.213    
                         clock uncertainty           -0.459    28.754    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)       -0.073    28.681    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         28.681    
                         arrival time                         -28.417    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.785ns  (logic 0.379ns (6.552%)  route 5.406ns (93.448%))
  Logic Levels:           0  
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 29.213 - 24.000 ) 
    Source Clock Delay      (SCD):    2.508ns = ( 22.508 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    21.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.429    22.508    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.379    22.887 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           5.406    28.293    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   24.000    24.000 r  
    N18                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    25.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    26.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    26.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    27.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.278    29.213    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C
                         clock pessimism              0.000    29.213    
                         clock uncertainty           -0.459    28.754    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)       -0.072    28.682    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         28.682    
                         arrival time                         -28.293    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.746ns  (logic 0.379ns (6.596%)  route 5.367ns (93.404%))
  Logic Levels:           0  
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 29.213 - 24.000 ) 
    Source Clock Delay      (SCD):    2.508ns = ( 22.508 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    21.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.429    22.508    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.379    22.887 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           5.367    28.254    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   24.000    24.000 r  
    N18                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    25.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    26.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    26.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    27.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.278    29.213    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C
                         clock pessimism              0.000    29.213    
                         clock uncertainty           -0.459    28.754    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)       -0.032    28.722    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         28.722    
                         arrival time                         -28.254    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.701ns  (logic 0.379ns (6.648%)  route 5.322ns (93.352%))
  Logic Levels:           0  
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 29.213 - 24.000 ) 
    Source Clock Delay      (SCD):    2.508ns = ( 22.508 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    21.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.429    22.508    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.379    22.887 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           5.322    28.209    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   24.000    24.000 r  
    N18                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    25.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    26.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    26.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    27.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.278    29.213    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000    29.213    
                         clock uncertainty           -0.459    28.754    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)       -0.075    28.679    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         28.679    
                         arrival time                         -28.209    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.535ns  (logic 0.348ns (6.287%)  route 5.187ns (93.713%))
  Logic Levels:           0  
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 29.213 - 24.000 ) 
    Source Clock Delay      (SCD):    2.508ns = ( 22.508 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    21.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.429    22.508    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.348    22.856 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           5.187    28.043    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   24.000    24.000 r  
    N18                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    25.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    26.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    26.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    27.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.278    29.213    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C
                         clock pessimism              0.000    29.213    
                         clock uncertainty           -0.459    28.754    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)       -0.210    28.544    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         28.544    
                         arrival time                         -28.043    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.538ns  (logic 0.379ns (6.843%)  route 5.159ns (93.157%))
  Logic Levels:           0  
  Clock Path Skew:        2.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 29.213 - 24.000 ) 
    Source Clock Delay      (SCD):    2.508ns = ( 22.508 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    21.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.429    22.508    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.379    22.887 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           5.159    28.046    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   24.000    24.000 r  
    N18                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    25.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    26.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    26.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    27.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.278    29.213    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C
                         clock pessimism              0.000    29.213    
                         clock uncertainty           -0.459    28.754    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)       -0.024    28.730    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         28.730    
                         arrival time                         -28.046    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.701ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.499ns  (logic 0.379ns (6.892%)  route 5.120ns (93.108%))
  Logic Levels:           0  
  Clock Path Skew:        2.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.213ns = ( 29.213 - 24.000 ) 
    Source Clock Delay      (SCD):    2.509ns = ( 22.509 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    21.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.430    22.509    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X57Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.379    22.888 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           5.120    28.008    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   24.000    24.000 r  
    N18                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    25.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    26.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    26.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    27.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.278    29.213    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C
                         clock pessimism              0.000    29.213    
                         clock uncertainty           -0.459    28.754    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)       -0.044    28.710    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         28.710    
                         arrival time                         -28.008    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_125 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        5.309ns  (logic 0.379ns (7.138%)  route 4.930ns (92.862%))
  Logic Levels:           0  
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.212ns = ( 29.212 - 24.000 ) 
    Source Clock Delay      (SCD):    2.513ns = ( 22.513 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994    20.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    21.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.434    22.513    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.379    22.892 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=12, routed)          4.930    27.822    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg
    SLICE_X55Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   24.000    24.000 r  
    N18                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    25.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    26.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    26.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    27.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.277    29.212    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X55Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/C
                         clock pessimism              0.000    29.212    
                         clock uncertainty           -0.459    28.753    
    SLICE_X55Y84         FDRE (Setup_fdre_C_D)       -0.047    28.706    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         28.706    
                         arrival time                         -27.822    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             1.033ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.000ns  (clk_125 rise@24.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        3.145ns  (logic 0.175ns (5.564%)  route 2.970ns (94.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 25.845 - 24.000 ) 
    Source Clock Delay      (SCD):    1.204ns = ( 21.204 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337    20.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.838    21.204    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X57Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.175    21.379 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           2.970    24.349    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)   24.000    24.000 r  
    N18                                               0.000    24.000 r  clk (IN)
                         net (fo=0)                   0.000    24.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229    24.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440    24.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    24.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529    25.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    25.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.571    25.845    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C
                         clock pessimism              0.000    25.845    
                         clock uncertainty           -0.459    25.386    
    SLICE_X56Y82         FDRE (Setup_fdre_C_D)       -0.004    25.382    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.382    
                         arrival time                         -24.349    
  -------------------------------------------------------------------
                         slack                                  1.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.014ns  (logic 0.279ns (6.950%)  route 3.735ns (93.050%))
  Logic Levels:           0  
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.692ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.277     2.260    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X57Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.279     2.539 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[0]/Q
                         net (fo=1, routed)           3.735     6.274    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[0]
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.431     5.692    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X57Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]/C
                         clock pessimism              0.000     5.692    
                         clock uncertainty            0.459     6.151    
    SLICE_X57Y82         FDRE (Hold_fdre_C_D)         0.038     6.189    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.189    
                         arrival time                           6.274    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 0.304ns (6.952%)  route 4.069ns (93.048%))
  Logic Levels:           0  
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.692ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.277     2.260    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X57Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.304     2.564 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[7]/Q
                         net (fo=1, routed)           4.069     6.633    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[7]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.431     5.692    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]/C
                         clock pessimism              0.000     5.692    
                         clock uncertainty            0.459     6.151    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.160     6.311    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.311    
                         arrival time                           6.633    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 0.304ns (6.754%)  route 4.197ns (93.246%))
  Logic Levels:           0  
  Clock Path Skew:        3.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.692ns
    Source Clock Delay      (SCD):    2.263ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.280     2.263    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.304     2.567 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/Q
                         net (fo=12, routed)          4.197     6.764    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg
    SLICE_X55Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.431     5.692    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X55Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg/C
                         clock pessimism              0.000     5.692    
                         clock uncertainty            0.459     6.151    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.158     6.309    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -6.309    
                         arrival time                           6.764    
  -------------------------------------------------------------------
                         slack                                  0.455    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 0.304ns (6.575%)  route 4.319ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.692ns
    Source Clock Delay      (SCD):    2.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.277     2.260    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X57Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.304     2.564 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[6]/Q
                         net (fo=1, routed)           4.319     6.883    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[6]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.431     5.692    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]/C
                         clock pessimism              0.000     5.692    
                         clock uncertainty            0.459     6.151    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.146     6.297    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.297    
                         arrival time                           6.883    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.690ns  (logic 0.304ns (6.481%)  route 4.386ns (93.519%))
  Logic Levels:           0  
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.692ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.304     2.563 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[8]/Q
                         net (fo=1, routed)           4.386     6.949    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[8]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.431     5.692    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]/C
                         clock pessimism              0.000     5.692    
                         clock uncertainty            0.459     6.151    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.163     6.314    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.314    
                         arrival time                           6.949    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 0.279ns (6.036%)  route 4.343ns (93.964%))
  Logic Levels:           0  
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.692ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.279     2.538 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[2]/Q
                         net (fo=1, routed)           4.343     6.881    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[2]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.431     5.692    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]/C
                         clock pessimism              0.000     5.692    
                         clock uncertainty            0.459     6.151    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.028     6.179    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.179    
                         arrival time                           6.881    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.752ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.781ns  (logic 0.304ns (6.359%)  route 4.477ns (93.641%))
  Logic Levels:           0  
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.692ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.304     2.563 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[1]/Q
                         net (fo=1, routed)           4.477     7.039    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[1]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.431     5.692    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]/C
                         clock pessimism              0.000     5.692    
                         clock uncertainty            0.459     6.151    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.136     6.287    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.287    
                         arrival time                           7.039    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 0.304ns (6.319%)  route 4.507ns (93.681%))
  Logic Levels:           0  
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.692ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.304     2.563 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           4.507     7.070    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[5]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.431     5.692    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C
                         clock pessimism              0.000     5.692    
                         clock uncertainty            0.459     6.151    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.156     6.307    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.307    
                         arrival time                           7.070    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.141ns (4.957%)  route 2.704ns (95.043%))
  Logic Levels:           0  
  Clock Path Skew:        1.488ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.570     0.906    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           2.704     3.750    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.839     2.394    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C
                         clock pessimism              0.000     2.394    
                         clock uncertainty            0.459     2.853    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.047     2.900    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.900    
                         arrival time                           3.750    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 0.304ns (6.209%)  route 4.592ns (93.791%))
  Logic Levels:           0  
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.692ns
    Source Clock Delay      (SCD):    2.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.304     2.563 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           4.592     7.155    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.431     5.692    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y82         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C
                         clock pessimism              0.000     5.692    
                         clock uncertainty            0.459     6.151    
    SLICE_X56Y82         FDRE (Hold_fdre_C_D)         0.139     6.290    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_sync_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.290    
                         arrival time                           7.155    
  -------------------------------------------------------------------
                         slack                                  0.864    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125
  To Clock:  rgmii_txc

Setup :            0  Failing Endpoints,  Worst Slack        0.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/ODDR_2/C
                            (falling edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_125 fall@4.000ns)
  Data Path Delay:        3.747ns  (logic 3.746ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns = ( 10.039 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.778    10.039    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y103        ODDR                                         f  i_rgmii_tx_ddr/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.418    10.457 r  i_rgmii_tx_ddr/ODDR_2/Q
                         net (fo=1, routed)           0.001    10.458    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.328    13.787 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.787    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 f  
    N18                                               0.000     8.000 f  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551    13.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/ODDR_0/C
                            (falling edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_125 fall@4.000ns)
  Data Path Delay:        3.746ns  (logic 3.745ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.039ns = ( 10.039 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.778    10.039    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y104        ODDR                                         f  i_rgmii_tx_ddr/ODDR_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.418    10.457 r  i_rgmii_tx_ddr/ODDR_0/Q
                         net (fo=1, routed)           0.001    10.458    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.327    13.785 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.785    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 f  
    N18                                               0.000     8.000 f  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551    13.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.785    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/ODDR_3/C
                            (falling edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_125 fall@4.000ns)
  Data Path Delay:        3.740ns  (logic 3.739ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.037ns = ( 10.037 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.776    10.037    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y108        ODDR                                         f  i_rgmii_tx_ddr/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.418    10.455 r  i_rgmii_tx_ddr/ODDR_3/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         3.321    13.777 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.777    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 f  
    N18                                               0.000     8.000 f  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551    13.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (falling edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc rise@8.000ns - clk_125 fall@4.000ns)
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 16.977 - 8.000 ) 
    Source Clock Delay      (SCD):    6.037ns = ( 10.037 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.776    10.037    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y107        ODDR                                         f  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.418    10.455 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.318    13.774 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000    13.774    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      8.000     8.000 f  
    N18                                               0.000     8.000 f  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     9.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004    10.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    10.403 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454    11.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    11.935 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551    13.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363    13.848 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    13.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    16.977 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    16.977    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism              0.512    17.489    
                         clock uncertainty           -0.071    17.417    
                         output delay                -3.200    14.217    
  -------------------------------------------------------------------
                         required time                         14.217    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (required time - arrival time)
  Source:                 i_rgmii_tx_ddr/ODDR_1/C
                            (rising edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Max at Slow Process Corner
  Requirement:            4.000ns  (rgmii_txc fall@4.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 3.736ns (99.973%)  route 0.001ns (0.027%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.200ns
  Clock Path Skew:        3.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.977ns = ( 12.977 - 4.000 ) 
    Source Clock Delay      (SCD):    6.037ns
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.776     6.037    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.418     6.455 r  i_rgmii_tx_ddr/ODDR_1/Q
                         net (fo=1, routed)           0.001     6.456    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.318     9.774 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.774    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551     9.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.363     9.848 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001     9.849    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.128    12.977 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    12.977    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism              0.512    13.489    
                         clock uncertainty           -0.071    13.417    
                         output delay                -3.200    10.217    
  -------------------------------------------------------------------
                         required time                         10.217    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  0.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/ODDR_1/C
                            (falling edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc fall@4.000ns - clk_125 fall@4.000ns)
  Data Path Delay:        3.469ns  (logic 3.468ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns = ( 13.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns = ( 9.485 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551     9.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y105        ODDR                                         f  i_rgmii_tx_ddr/ODDR_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y105        ODDR (Prop_oddr_C_Q)         0.363     9.848 r  i_rgmii_tx_ddr/ODDR_1/Q
                         net (fo=1, routed)           0.001     9.849    rgmii_td_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.105    12.954 r  rgmii_td_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.954    rgmii_td[1]
    L15                                                               r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.776    10.037    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418    10.455 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341    13.797 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    13.797    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.512    13.285    
                         output delay                -0.800    12.485    
  -------------------------------------------------------------------
                         required time                        -12.485    
                         arrival time                          12.954    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
                            (rising edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 3.468ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns
    Source Clock Delay      (SCD):    5.485ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551     5.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y107        ODDR (Prop_oddr_C_Q)         0.363     5.848 r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/Q
                         net (fo=1, routed)           0.001     5.849    rgmii_tx_ctl_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.105     8.954 r  rgmii_tx_ctl_OBUF_inst/O
                         net (fo=0)                   0.000     8.954    rgmii_tx_ctl
    N16                                                               r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      0.000     0.000 f  
    N18                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.776     6.037    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418     6.455 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001     6.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341     9.797 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     9.797    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.512     9.285    
                         output delay                -0.800     8.485    
  -------------------------------------------------------------------
                         required time                         -8.485    
                         arrival time                           8.954    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/ODDR_3/C
                            (falling edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc fall@4.000ns - clk_125 fall@4.000ns)
  Data Path Delay:        3.472ns  (logic 3.470ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns = ( 13.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.485ns = ( 9.485 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551     9.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y108        ODDR                                         f  i_rgmii_tx_ddr/ODDR_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y108        ODDR (Prop_oddr_C_Q)         0.363     9.848 r  i_rgmii_tx_ddr/ODDR_3/Q
                         net (fo=1, routed)           0.001     9.849    rgmii_td_OBUF[3]
    N15                  OBUF (Prop_obuf_I_O)         3.108    12.957 r  rgmii_td_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.957    rgmii_td[3]
    N15                                                               r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.776    10.037    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418    10.455 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341    13.797 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    13.797    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.512    13.285    
                         output delay                -0.800    12.485    
  -------------------------------------------------------------------
                         required time                        -12.485    
                         arrival time                          12.957    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/ODDR_0/C
                            (falling edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc fall@4.000ns - clk_125 fall@4.000ns)
  Data Path Delay:        3.477ns  (logic 3.476ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns = ( 13.797 - 4.000 ) 
    Source Clock Delay      (SCD):    5.486ns = ( 9.486 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 fall edge)    4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     5.327 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     6.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.403 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     7.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.935 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.552     9.486    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y104        ODDR                                         f  i_rgmii_tx_ddr/ODDR_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.363     9.849 r  i_rgmii_tx_ddr/ODDR_0/Q
                         net (fo=1, routed)           0.001     9.850    rgmii_td_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.113    12.964 r  rgmii_td_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.964    rgmii_td[0]
    M14                                                               r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc fall edge)
                                                      4.000     4.000 f  
    N18                                               0.000     4.000 f  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     5.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     6.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.579 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     8.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     8.261 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.776    10.037    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418    10.455 f  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001    10.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341    13.797 f  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000    13.797    rgmii_txc
    L14                                                               f  rgmii_txc (OUT)
                         clock pessimism             -0.512    13.285    
                         output delay                -0.800    12.485    
  -------------------------------------------------------------------
                         required time                        -12.485    
                         arrival time                          12.964    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 i_rgmii_tx_ddr/ODDR_2/C
                            (rising edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by rgmii_txc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_txc
  Path Type:              Min at Slow Process Corner
  Requirement:            0.000ns  (rgmii_txc rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 3.478ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.800ns
  Clock Path Skew:        3.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.797ns
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.552     5.486    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.363     5.849 r  i_rgmii_tx_ddr/ODDR_2/Q
                         net (fo=1, routed)           0.001     5.850    rgmii_td_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.115     8.966 r  rgmii_td_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.966    rgmii_td[2]
    M15                                                               r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_txc rise edge)
                                                      0.000     0.000 f  
    N18                                               0.000     0.000 f  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 f  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 f  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.776     6.037    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y106        ODDR (Prop_oddr_C_Q)         0.418     6.455 r  i_rgmii_tx_ddr/i_rgmii_txc/Q
                         net (fo=1, routed)           0.001     6.456    rgmii_txc_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.341     9.797 r  rgmii_txc_OBUF_inst/O
                         net (fo=0)                   0.000     9.797    rgmii_txc
    L14                                                               r  rgmii_txc (OUT)
                         clock pessimism             -0.512     9.285    
                         output delay                -0.800     8.485    
  -------------------------------------------------------------------
                         required time                         -8.485    
                         arrival time                           8.966    
  -------------------------------------------------------------------
                         slack                                  0.480    





---------------------------------------------------------------------------------------------------
From Clock:  clk_125
  To Clock:  clk_fpga_0

Setup :           11  Failing Endpoints,  Worst Slack       -0.567ns,  Total Violation       -5.974ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.567ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_125 rise@16.000ns)
  Data Path Delay:        0.644ns  (logic 0.379ns (58.853%)  route 0.265ns (41.147%))
  Logic Levels:           0  
  Clock Path Skew:        -3.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 22.262 - 20.000 ) 
    Source Clock Delay      (SCD):    5.693ns = ( 21.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   16.000    16.000 r  
    N18                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    17.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    18.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597    20.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    20.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.432    21.693    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.379    22.072 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.265    22.337    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X56Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.279    22.262    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000    22.262    
                         clock uncertainty           -0.459    21.803    
    SLICE_X56Y84         FDRE (Setup_fdre_C_D)       -0.032    21.771    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         21.771    
                         arrival time                         -22.337    
  -------------------------------------------------------------------
                         slack                                 -0.567    

Slack (VIOLATED) :        -0.564ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_125 rise@16.000ns)
  Data Path Delay:        0.643ns  (logic 0.379ns (58.967%)  route 0.264ns (41.033%))
  Logic Levels:           0  
  Clock Path Skew:        -3.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 22.262 - 20.000 ) 
    Source Clock Delay      (SCD):    5.697ns = ( 21.697 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   16.000    16.000 r  
    N18                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    17.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    18.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597    20.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    20.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.436    21.697    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X57Y86         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.379    22.076 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.264    22.340    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X56Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.279    22.262    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.000    22.262    
                         clock uncertainty           -0.459    21.803    
    SLICE_X56Y84         FDRE (Setup_fdre_C_D)       -0.027    21.776    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         21.776    
                         arrival time                         -22.340    
  -------------------------------------------------------------------
                         slack                                 -0.564    

Slack (VIOLATED) :        -0.558ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_125 rise@16.000ns)
  Data Path Delay:        0.641ns  (logic 0.379ns (59.100%)  route 0.262ns (40.900%))
  Logic Levels:           0  
  Clock Path Skew:        -3.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 22.262 - 20.000 ) 
    Source Clock Delay      (SCD):    5.695ns = ( 21.695 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   16.000    16.000 r  
    N18                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    17.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    18.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597    20.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    20.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.434    21.695    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X57Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.379    22.074 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.262    22.337    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X57Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.279    22.262    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X57Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C
                         clock pessimism              0.000    22.262    
                         clock uncertainty           -0.459    21.803    
    SLICE_X57Y84         FDRE (Setup_fdre_C_D)       -0.024    21.779    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         21.779    
                         arrival time                         -22.337    
  -------------------------------------------------------------------
                         slack                                 -0.558    

Slack (VIOLATED) :        -0.552ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_125 rise@16.000ns)
  Data Path Delay:        0.637ns  (logic 0.379ns (59.481%)  route 0.258ns (40.519%))
  Logic Levels:           0  
  Clock Path Skew:        -3.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.262ns = ( 22.262 - 20.000 ) 
    Source Clock Delay      (SCD):    5.693ns = ( 21.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   16.000    16.000 r  
    N18                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    17.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    18.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597    20.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    20.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.432    21.693    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.379    22.072 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.258    22.330    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X59Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.279    22.262    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X59Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000    22.262    
                         clock uncertainty           -0.459    21.803    
    SLICE_X59Y83         FDRE (Setup_fdre_C_D)       -0.024    21.779    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         21.779    
                         arrival time                         -22.330    
  -------------------------------------------------------------------
                         slack                                 -0.552    

Slack (VIOLATED) :        -0.551ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_125 rise@16.000ns)
  Data Path Delay:        0.494ns  (logic 0.348ns (70.415%)  route 0.146ns (29.585%))
  Logic Levels:           0  
  Clock Path Skew:        -3.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 22.265 - 20.000 ) 
    Source Clock Delay      (SCD):    5.698ns = ( 21.698 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   16.000    16.000 r  
    N18                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    17.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    18.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597    20.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    20.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.437    21.698    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X57Y87         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDPE (Prop_fdpe_C_Q)         0.348    22.046 r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.146    22.192    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg
    SLICE_X56Y87         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.282    22.265    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y87         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.000    22.265    
                         clock uncertainty           -0.459    21.806    
    SLICE_X56Y87         FDRE (Setup_fdre_C_D)       -0.164    21.642    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         21.642    
                         arrival time                         -22.192    
  -------------------------------------------------------------------
                         slack                                 -0.551    

Slack (VIOLATED) :        -0.550ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_125 rise@16.000ns)
  Data Path Delay:        0.633ns  (logic 0.379ns (59.832%)  route 0.254ns (40.168%))
  Logic Levels:           0  
  Clock Path Skew:        -3.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    5.689ns = ( 21.689 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   16.000    16.000 r  
    N18                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    17.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    18.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597    20.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    20.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.428    21.689    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X57Y79         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.379    22.068 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.254    22.323    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X57Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276    22.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X57Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                         clock pessimism              0.000    22.259    
                         clock uncertainty           -0.459    21.800    
    SLICE_X57Y80         FDRE (Setup_fdre_C_D)       -0.027    21.773    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         21.773    
                         arrival time                         -22.323    
  -------------------------------------------------------------------
                         slack                                 -0.550    

Slack (VIOLATED) :        -0.541ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[8]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_125 rise@16.000ns)
  Data Path Delay:        0.632ns  (logic 0.379ns (59.927%)  route 0.253ns (40.073%))
  Logic Levels:           0  
  Clock Path Skew:        -3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    5.691ns = ( 21.691 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   16.000    16.000 r  
    N18                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    17.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    18.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597    20.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    20.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.430    21.691    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X59Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[8]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.379    22.070 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[8]_replica/Q
                         net (fo=1, routed)           0.253    22.324    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[8]_repN
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276    22.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C
                         clock pessimism              0.000    22.259    
                         clock uncertainty           -0.459    21.800    
    SLICE_X58Y80         FDRE (Setup_fdre_C_D)       -0.017    21.783    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         21.783    
                         arrival time                         -22.324    
  -------------------------------------------------------------------
                         slack                                 -0.541    

Slack (VIOLATED) :        -0.528ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_125 rise@16.000ns)
  Data Path Delay:        0.632ns  (logic 0.379ns (59.927%)  route 0.253ns (40.073%))
  Logic Levels:           0  
  Clock Path Skew:        -3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    5.691ns = ( 21.691 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   16.000    16.000 r  
    N18                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    17.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    18.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597    20.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    20.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.430    21.691    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X59Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.379    22.070 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.253    22.324    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276    22.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000    22.259    
                         clock uncertainty           -0.459    21.800    
    SLICE_X58Y80         FDRE (Setup_fdre_C_D)       -0.004    21.796    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.796    
                         arrival time                         -22.324    
  -------------------------------------------------------------------
                         slack                                 -0.528    

Slack (VIOLATED) :        -0.527ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_125 rise@16.000ns)
  Data Path Delay:        0.633ns  (logic 0.379ns (59.832%)  route 0.254ns (40.168%))
  Logic Levels:           0  
  Clock Path Skew:        -3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.261ns = ( 22.261 - 20.000 ) 
    Source Clock Delay      (SCD):    5.693ns = ( 21.693 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   16.000    16.000 r  
    N18                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    17.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    18.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597    20.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    20.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.432    21.693    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.379    22.072 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.254    22.327    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X54Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.278    22.261    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000    22.261    
                         clock uncertainty           -0.459    21.802    
    SLICE_X54Y85         FDRE (Setup_fdre_C_D)       -0.002    21.800    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         21.800    
                         arrival time                         -22.327    
  -------------------------------------------------------------------
                         slack                                 -0.527    

Slack (VIOLATED) :        -0.526ns  (required time - arrival time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@20.000ns - clk_125 rise@16.000ns)
  Data Path Delay:        0.634ns  (logic 0.379ns (59.738%)  route 0.255ns (40.262%))
  Logic Levels:           0  
  Clock Path Skew:        -3.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.259ns = ( 22.259 - 20.000 ) 
    Source Clock Delay      (SCD):    5.689ns = ( 21.689 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)   16.000    16.000 r  
    N18                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    17.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    18.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    18.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597    20.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085    20.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.428    21.689    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X59Y79         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.379    22.068 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.255    22.324    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    20.906    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    20.983 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276    22.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000    22.259    
                         clock uncertainty           -0.459    21.800    
    SLICE_X58Y80         FDRE (Setup_fdre_C_D)       -0.002    21.798    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.798    
                         arrival time                         -22.324    
  -------------------------------------------------------------------
                         slack                                 -0.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.574     1.848    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X57Y87         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDPE (Prop_fdpe_C_Q)         0.128     1.976 r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg_reg/Q
                         net (fo=1, routed)           0.057     2.033    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync1_reg
    SLICE_X56Y87         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.843     1.209    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y87         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.459     1.668    
    SLICE_X56Y87         FDRE (Hold_fdre_C_D)         0.022     1.690    i_axis_async_fifo_adapter_tx/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.744%)  route 0.103ns (42.256%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.572     1.846    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.103     2.090    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X59Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.840     1.206    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X59Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.459     1.665    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.078     1.743    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.834%)  route 0.049ns (23.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.572     1.846    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y83         FDRE (Prop_fdre_C_Q)         0.164     2.010 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/Q
                         net (fo=1, routed)           0.049     2.060    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[4]
    SLICE_X59Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.840     1.206    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X59Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.459     1.665    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.047     1.712    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.568     1.842    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X57Y79         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     2.092    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]
    SLICE_X57Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.837     1.203    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X57Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.459     1.662    
    SLICE_X57Y80         FDRE (Hold_fdre_C_D)         0.076     1.738    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.352%)  route 0.114ns (44.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.573     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X57Y86         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y86         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     2.102    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[6]
    SLICE_X56Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.841     1.207    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.459     1.666    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.076     1.742    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.590%)  route 0.117ns (45.410%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.847ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.573     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X57Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.988 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.117     2.105    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X57Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.841     1.207    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X57Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.459     1.666    
    SLICE_X57Y84         FDRE (Hold_fdre_C_D)         0.078     1.744    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_ack_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.236%)  route 0.119ns (45.764%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.572     1.846    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y83         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/Q
                         net (fo=1, routed)           0.119     2.106    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[5]
    SLICE_X56Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.841     1.207    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]/C
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.459     1.666    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.075     1.741    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.640ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.572     1.846    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y85         FDRE (Prop_fdre_C_Q)         0.141     1.987 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.108     2.096    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X54Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.840     1.206    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.459     1.665    
    SLICE_X54Y85         FDRE (Hold_fdre_C_D)         0.064     1.729    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        -0.639ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.568     1.842    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X59Y79         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDRE (Prop_fdre_C_Q)         0.141     1.983 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[2]/Q
                         net (fo=1, routed)           0.110     2.094    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[2]
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.837     1.203    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.459     1.662    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.064     1.726    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_125 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -0.641ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.844ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.459ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.570     1.844    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X59Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.141     1.985 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.108     2.094    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.837     1.203    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.459     1.662    
    SLICE_X58Y80         FDRE (Hold_fdre_C_D)         0.060     1.722    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.372    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.968ns  (logic 3.282ns (66.075%)  route 1.685ns (33.925%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.685     1.685    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         3.282     4.968 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     4.968    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            pll_lock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 1.238ns (73.411%)  route 0.448ns (26.589%))
  Logic Levels:           1  (OBUF=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           0.448     0.448    pll_lock_OBUF
    T17                  OBUF (Prop_obuf_I_O)         1.238     1.686 r  pll_lock_OBUF_inst/O
                         net (fo=0)                   0.000     1.686    pll_lock
    T17                                                               r  pll_lock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pwm/beat_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.894ns  (logic 4.545ns (65.936%)  route 2.348ns (34.064%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110     2.502    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.579 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.597     4.176    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     4.261 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.569     5.830    i_pwm/clk_125_BUFG
    SLICE_X107Y88        FDCE                                         r  i_pwm/beat_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y88        FDCE (Prop_fdce_C_Q)         0.379     6.209 r  i_pwm/beat_reg[1]/Q
                         net (fo=3, routed)           0.968     7.178    i_pwm/beat_reg[1]
    SLICE_X107Y86        LUT4 (Prop_lut4_I0_O)        0.105     7.283 r  i_pwm/led0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.283    i_pwm/led0_carry_i_8_n_0
    SLICE_X107Y86        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.723 r  i_pwm/led0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.723    i_pwm/led0_carry_n_0
    SLICE_X107Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     7.913 r  i_pwm/led0_carry__0/CO[2]
                         net (fo=1, routed)           1.380     9.292    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.431    12.724 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    12.724    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_pwm/cntr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.682ns (79.679%)  route 0.429ns (20.321%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.529     1.248    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.274 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.631     1.905    i_pwm/clk_125_BUFG
    SLICE_X106Y86        FDCE                                         r  i_pwm/cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDCE (Prop_fdce_C_Q)         0.141     2.046 r  i_pwm/cntr_reg[0]/Q
                         net (fo=4, routed)           0.107     2.153    i_pwm/cntr_reg[0]
    SLICE_X107Y86        LUT4 (Prop_lut4_I2_O)        0.048     2.201 r  i_pwm/led0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.201    i_pwm/led0_carry_i_4_n_0
    SLICE_X107Y86        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     2.333 r  i_pwm/led0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.333    i_pwm/led0_carry_n_0
    SLICE_X107Y87        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     2.398 r  i_pwm/led0_carry__0/CO[2]
                         net (fo=1, routed)           0.322     2.720    led_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.296     4.016 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     4.016    led
    R14                                                               r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.602ns  (logic 0.105ns (6.556%)  route 1.497ns (93.444%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.272     1.272    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.105     1.377 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.225     1.602    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y86         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.230     2.213    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y86         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.045ns (5.900%)  route 0.718ns (94.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  bd_base_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.616     0.616    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y86         LUT1 (Prop_lut1_I0_O)        0.045     0.661 r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.102     0.763    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X45Y86         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.819     1.185    bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X45Y86         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.264ns  (logic 0.590ns (26.057%)  route 1.674ns (73.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.382     2.461    bd_base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.348     2.809 f  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.028     3.837    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X38Y88         LUT3 (Prop_lut3_I1_O)        0.242     4.079 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.647     4.725    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X46Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.231     2.214    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X46Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.237ns  (logic 0.611ns (27.313%)  route 1.626ns (72.687%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    2.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.382     2.461    bd_base_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y83         FDRE                                         r  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.348     2.809 f  bd_base_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.028     3.837    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s_axi_aresetn
    SLICE_X38Y88         LUT3 (Prop_lut3_I1_O)        0.263     4.100 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.598     4.698    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X35Y78         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.224     2.207    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X35Y78         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.209ns (29.570%)  route 0.498ns (70.430%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.553     0.889    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_tx_channel_reset_reg/Q
                         net (fo=9, routed)           0.210     1.263    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.308 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/mm2s_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.288     1.595    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X46Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.822     1.188    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X46Y88         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.185ns (23.304%)  route 0.609ns (76.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.552     0.888    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/s_axi_aclk
    SLICE_X39Y86         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_rx_channel_reset_reg/Q
                         net (fo=15, routed)          0.313     1.342    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/sync_areset_n_reg_0
    SLICE_X38Y88         LUT3 (Prop_lut3_I0_O)        0.044     1.386 r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/s2mm_prmry_reset_out_n_INST_0/O
                         net (fo=3, routed)           0.295     1.681    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X35Y78         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.813     1.179    bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X35Y78         FDRE                                         r  bd_base_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   10.000    10.000 f  
    N18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392    11.392 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.110    12.502    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077    12.579 f  mmcme2_base_inst1/CLKFBOUT
                         net (fo=1, routed)           0.012    12.591    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  mmcme2_base_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcme2_base_inst1/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.669    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.719 r  mmcme2_base_inst1/CLKFBOUT
                         net (fo=1, routed)           0.005     0.724    CLKFBIN
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  mmcme2_base_inst1/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_125

Max Delay           134 Endpoints
Min Delay           134 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_1/R
                            (rising edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.173ns  (logic 0.105ns (1.285%)  route 8.068ns (98.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         4.650     8.173    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551     5.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y105        ODDR                                         r  i_rgmii_tx_ddr/ODDR_1/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_3/R
                            (rising edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.169ns  (logic 0.105ns (1.285%)  route 8.064ns (98.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         4.646     8.169    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551     5.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y108        ODDR                                         r  i_rgmii_tx_ddr/ODDR_3/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/i_rgmii_tx_ctl/R
                            (rising edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.060ns  (logic 0.105ns (1.303%)  route 7.955ns (98.697%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         4.537     8.060    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551     5.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y107        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_tx_ctl/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/i_rgmii_txc/R
                            (rising edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.943ns  (logic 0.105ns (1.322%)  route 7.838ns (98.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         4.420     7.943    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y106        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_txc/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.551     5.485    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y106        ODDR                                         r  i_rgmii_tx_ddr/i_rgmii_txc/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_0/R
                            (rising edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.930ns  (logic 0.105ns (1.324%)  route 7.825ns (98.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         4.407     7.930    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.552     5.486    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y104        ODDR                                         r  i_rgmii_tx_ddr/ODDR_0/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_rgmii_tx_ddr/ODDR_2/R
                            (rising edge-triggered cell ODDR clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.687ns  (logic 0.105ns (1.366%)  route 7.582ns (98.634%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         4.164     7.687    i_rgmii_tx_ddr/rst
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.552     5.486    i_rgmii_tx_ddr/clk_125_BUFG
    OLOGIC_X1Y103        ODDR                                         r  i_rgmii_tx_ddr/ODDR_2/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/beat_reg[12]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.016ns  (logic 0.105ns (1.497%)  route 6.911ns (98.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         3.493     7.016    i_pwm/rst
    SLICE_X107Y91        FDCE                                         f  i_pwm/beat_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.412     5.347    i_pwm/clk_125_BUFG
    SLICE_X107Y91        FDCE                                         r  i_pwm/beat_reg[12]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/beat_reg[13]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.016ns  (logic 0.105ns (1.497%)  route 6.911ns (98.503%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         3.493     7.016    i_pwm/rst
    SLICE_X107Y91        FDCE                                         f  i_pwm/beat_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.412     5.347    i_pwm/clk_125_BUFG
    SLICE_X107Y91        FDCE                                         r  i_pwm/beat_reg[13]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/beat_reg[10]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.898ns  (logic 0.105ns (1.522%)  route 6.793ns (98.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         3.375     6.898    i_pwm/rst
    SLICE_X107Y90        FDCE                                         f  i_pwm/beat_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.412     5.347    i_pwm/clk_125_BUFG
    SLICE_X107Y90        FDCE                                         r  i_pwm/beat_reg[10]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_pwm/beat_reg[11]/CLR
                            (recovery check against rising-edge clock clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.898ns  (logic 0.105ns (1.522%)  route 6.793ns (98.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         3.375     6.898    i_pwm/rst
    SLICE_X107Y90        FDCE                                         f  i_pwm/beat_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327     1.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.004     2.330    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.403 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           1.454     3.858    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     3.935 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         1.412     5.347    i_pwm/clk_125_BUFG
    SLICE_X107Y90        FDCE                                         r  i_pwm/beat_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.608ns  (logic 0.045ns (2.799%)  route 1.563ns (97.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.563     1.563    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X58Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.608 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.608    i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg[0]_i_1_n_0
    SLICE_X58Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.842     2.397    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_axis_tvalid_pipe_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.045ns (2.662%)  route 1.646ns (97.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.646     1.646    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X58Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.691 r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     1.691    i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_i_1_n_0
    SLICE_X58Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.842     2.397    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_frame_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.087ns  (logic 0.045ns (2.156%)  route 2.042ns (97.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.892 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=18, routed)          0.195     2.087    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_2
    SLICE_X58Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.087ns  (logic 0.045ns (2.156%)  route 2.042ns (97.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.892 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=18, routed)          0.195     2.087    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_2
    SLICE_X58Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.045ns (2.142%)  route 2.056ns (97.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.892 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=18, routed)          0.209     2.101    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_2
    SLICE_X56Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.045ns (2.142%)  route 2.056ns (97.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.892 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=18, routed)          0.209     2.101    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_2
    SLICE_X56Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X56Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.128ns  (logic 0.045ns (2.115%)  route 2.083ns (97.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.892 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=18, routed)          0.236     2.128    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_2
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.840     2.395    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X55Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.045ns (2.103%)  route 2.095ns (97.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.892 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=18, routed)          0.248     2.140    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_2
    SLICE_X58Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.841     2.396    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.045ns (2.103%)  route 2.095ns (97.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.892 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=18, routed)          0.248     2.140    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_2
    SLICE_X58Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.841     2.396    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.140ns  (logic 0.045ns (2.103%)  route 2.095ns (97.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.045     1.892 r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg[7]_i_1/O
                         net (fo=18, routed)          0.248     2.140    i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_reg_2
    SLICE_X58Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125 rise edge)    0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.897    clk_IBUF
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.950 r  mmcme2_base_inst1/CLKOUT1
                         net (fo=1, routed)           0.576     1.526    clk_125
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.555 r  clk_125_BUFG_inst/O
                         net (fo=182, routed)         0.841     2.396    i_axis_async_fifo_adapter_tx/fifo_inst/clk_125_BUFG
    SLICE_X58Y84         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 0.115ns (2.399%)  route 4.679ns (97.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.446     3.446    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.115     3.561 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          1.233     4.794    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X54Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.275     2.258    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg_reg[6]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 0.115ns (2.399%)  route 4.679ns (97.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.446     3.446    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.115     3.561 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          1.233     4.794    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X55Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.275     2.258    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[4]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.794ns  (logic 0.115ns (2.399%)  route 4.679ns (97.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.446     3.446    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.115     3.561 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          1.233     4.794    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X55Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.275     2.258    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.652ns  (logic 0.105ns (2.257%)  route 4.547ns (97.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         1.129     4.652    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X57Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X57Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[7]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.543ns  (logic 0.105ns (2.311%)  route 4.438ns (97.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         1.020     4.543    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.543ns  (logic 0.105ns (2.311%)  route 4.438ns (97.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         1.020     4.543    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.543ns  (logic 0.105ns (2.311%)  route 4.438ns (97.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         1.020     4.543    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync1_reg_reg[8]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.540ns  (logic 0.105ns (2.313%)  route 4.435ns (97.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.418     3.418    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.105     3.523 f  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         1.017     4.540    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X58Y86         FDPE                                         f  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.281     2.264    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X58Y86         FDPE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/m_rst_sync1_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.538ns  (logic 0.115ns (2.534%)  route 4.423ns (97.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.446     3.446    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.115     3.561 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.976     4.538    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X56Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.276     2.259    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y80         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.520ns  (logic 0.115ns (2.544%)  route 4.405ns (97.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           3.446     3.446    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.115     3.561 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.959     4.520    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X56Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        1.277     2.260    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y81         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.762ns  (logic 0.045ns (2.554%)  route 1.717ns (97.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.717     1.717    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X56Y85         LUT6 (Prop_lut6_I1_O)        0.045     1.762 r  i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     1.762    i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_i_1_n_0
    SLICE_X56Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.842     1.208    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/drop_frame_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.768ns  (logic 0.045ns (2.545%)  route 1.723ns (97.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.723     1.723    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X56Y85         LUT6 (Prop_lut6_I4_O)        0.045     1.768 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_i_1/O
                         net (fo=1, routed)           0.000     1.768    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_i_1_n_0
    SLICE_X56Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.842     1.208    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.045ns (2.473%)  route 1.775ns (97.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.775     1.775    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X56Y85         LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_valid_reg_i_1/O
                         net (fo=1, routed)           0.000     1.820    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_valid_reg_i_1_n_0
    SLICE_X56Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.842     1.208    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X56Y85         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_update_valid_reg_reg/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.057ns  (logic 0.045ns (2.188%)  route 2.012ns (97.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.841     1.841    i_eth_frm_tx/i_eth_crc32/pll_lock_OBUF
    SLICE_X56Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.886 r  i_eth_frm_tx/i_eth_crc32/downsize.m_axis_tvalid_reg_i_1/O
                         net (fo=136, routed)         0.171     2.057    i_axis_async_fifo_adapter_tx/fifo_inst/rst
    SLICE_X57Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.840     1.206    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X57Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/rd_ptr_gray_sync2_reg_reg[8]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.044ns (2.101%)  route 2.051ns (97.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.044     1.891 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.204     2.095    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.838     1.204    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[0]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.044ns (2.101%)  route 2.051ns (97.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.044     1.891 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.204     2.095    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X55Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.838     1.204    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.044ns (2.101%)  route 2.051ns (97.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.044     1.891 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.204     2.095    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.838     1.204    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[2]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.044ns (2.101%)  route 2.051ns (97.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.044     1.891 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.204     2.095    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X55Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.838     1.204    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_gray_reg_reg[3]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.044ns (2.101%)  route 2.051ns (97.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.044     1.891 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.204     2.095    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X55Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.838     1.204    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X55Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[1]/C

Slack:                    inf
  Source:                 mmcme2_base_inst1/LOCKED
                            (internal pin)
  Destination:            i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.044ns (2.101%)  route 2.051ns (97.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 f  mmcme2_base_inst1/LOCKED
                         net (fo=9, routed)           1.847     1.847    i_axis_async_fifo_adapter_tx/fifo_inst/pll_lock_OBUF
    SLICE_X57Y84         LUT2 (Prop_lut2_I1_O)        0.044     1.891 r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg[8]_i_1/O
                         net (fo=35, routed)          0.204     2.095    i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_commit_reg
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bd_base_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bd_base_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bd_base_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1200, routed)        0.838     1.204    i_axis_async_fifo_adapter_tx/fifo_inst/FCLK_CLK0_0
    SLICE_X54Y83         FDRE                                         r  i_axis_async_fifo_adapter_tx/fifo_inst/wr_ptr_reg_reg[4]/C





