Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : FPAdder
Version: G-2012.06-ICC-SP2
Date   : Tue Dec 29 01:24:26 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary_ss0p95vn40c (File: /home/standard_cell_libraries/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM/NangateOpenCellLibrary_ss0p95vn40c.db)


Operating Conditions: worst_low   Library: NangateOpenCellLibrary_ss0p95vn40c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
FPAdder                5K_hvratio_1_1    NangateOpenCellLibrary_ss0p95vn40c


Global Operating Voltage = 0.95 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
FPAdder                                 125.970  135.145 1.73e+04  278.397 100.0
  comparator (comparator8bit)             4.942    2.679  551.837    8.173   2.9
    add_18 (comparator8bit_DW01_inc_0)    0.149    0.660   82.471    0.891   0.3
    add_14 (comparator8bit_DW01_add_2)    2.034    1.200  282.922    3.517   1.3
  shift (shiftRegister)                   7.164    7.819 1.18e+03   16.164   5.8
    srl_15 (shiftRegister_DW_rightsh_2)
                                          6.551    6.858  993.300   14.402   5.2
  Adder (Adder24Bit)                     25.363   29.151 3.68e+03   58.196  20.9
    CL (carryLookAheadAdder)              8.928    8.104 1.01e+03   18.038   6.5
    Comp (comparator24bit)                6.064    5.830  928.185   12.822   4.6
      sub_add_11_b0 (comparator24bit_DW01_sub_1)
                                          3.829    3.196  470.030    7.495   2.7
      add_13 (comparator24bit_DW01_add_1)
                                          2.235    2.634  458.155    5.327   1.9
    add_24 (Adder24Bit_DW01_add_5)        2.350    2.828  318.214    5.496   2.0
    add_33 (Adder24Bit_DW01_add_4)        1.220    3.122  349.922    4.692   1.7
    add_23 (Adder24Bit_DW01_add_6)        0.872    1.840  315.262    3.028   1.1
  Norm (Normalize)                       59.454   43.887 9.73e+03  113.068  40.6
1
