Protel Design System Design Rule Check
PCB File : C:\Users\patrick\OneDrive - Massachusetts Institute of Technology\altium\altium_designs\ProjectAttendance\POWER_PCB\POWER_PCB.PcbDoc
Date     : 8/19/2019
Time     : 1:37:25 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=4mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=14mil) (Preferred=10mil) (InNet('GND') OR InNet('3.3V_PWR')OR InNet('5V') OR InNet('VBAT_MUX')OR InNet('VBAT_1')OR InNet('VBAT_2'))
   Violation between Width Constraint: Track (1615mil,65mil)(1635mil,65mil) on Bottom Layer Actual Width = 20mil, Target Width = 14mil
   Violation between Width Constraint: Track (1635mil,65mil)(1669.472mil,99.472mil) on Bottom Layer Actual Width = 20mil, Target Width = 14mil
   Violation between Width Constraint: Track (1669.472mil,101.155mil)(1678.845mil,110.528mil) on Bottom Layer Actual Width = 20mil, Target Width = 14mil
   Violation between Width Constraint: Track (1669.472mil,99.472mil)(1669.472mil,101.155mil) on Bottom Layer Actual Width = 20mil, Target Width = 14mil
   Violation between Width Constraint: Track (1678.845mil,110.528mil)(1680.528mil,110.528mil) on Bottom Layer Actual Width = 20mil, Target Width = 14mil
   Violation between Width Constraint: Track (1680.528mil,110.528mil)(1710mil,140mil) on Bottom Layer Actual Width = 20mil, Target Width = 14mil
   Violation between Width Constraint: Track (30mil,122.559mil)(37.441mil,130mil) on Top Layer Actual Width = 18mil, Target Width = 14mil
   Violation between Width Constraint: Track (37.441mil,130mil)(65.748mil,130mil) on Top Layer Actual Width = 18mil, Target Width = 14mil
   Violation between Width Constraint: Track (48.433mil,147.315mil)(48.433mil,161.457mil) on Top Layer Actual Width = 18mil, Target Width = 14mil
   Violation between Width Constraint: Track (48.433mil,147.315mil)(65.748mil,130mil) on Top Layer Actual Width = 18mil, Target Width = 14mil
   Violation between Width Constraint: Track (61.11mil,206.543mil)(89.567mil,235mil) on Top Layer Actual Width = 16mil, Target Width = 14mil
   Violation between Width Constraint: Track (89.567mil,235mil)(125mil,235mil) on Top Layer Actual Width = 16mil, Target Width = 14mil
Rule Violations :12

Processing Rule : Width Constraint (Min=4mil) (Max=14mil) (Preferred=6mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.76mil < 10mil) Between Pad AC1-1(1588.347mil,117.554mil) on Top Layer And Pad AC1-2(1620.315mil,115.074mil) on Top Layer [Top Solder] Mask Sliver [5.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-1(1588.347mil,117.554mil) on Top Layer And Pad AC1-28(1588.347mil,137.239mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-10(1711.378mil,196.294mil) on Top Layer And Pad AC1-11(1711.378mil,215.98mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-10(1711.378mil,196.294mil) on Top Layer And Pad AC1-9(1711.378mil,176.609mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-11(1711.378mil,215.98mil) on Top Layer And Pad AC1-12(1711.378mil,235.665mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.556mil < 10mil) Between Pad AC1-11(1711.378mil,215.98mil) on Top Layer And Pad R10-2(1748mil,247mil) on Top Layer [Top Solder] Mask Sliver [8.556mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-12(1711.378mil,235.665mil) on Top Layer And Pad AC1-13(1711.378mil,255.35mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.508mil < 10mil) Between Pad AC1-12(1711.378mil,235.665mil) on Top Layer And Pad R10-2(1748mil,247mil) on Top Layer [Top Solder] Mask Sliver [4.508mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-13(1711.378mil,255.35mil) on Top Layer And Pad AC1-14(1711.378mil,275.035mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.508mil < 10mil) Between Pad AC1-13(1711.378mil,255.35mil) on Top Layer And Pad R10-2(1748mil,247mil) on Top Layer [Top Solder] Mask Sliver [4.508mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.354mil < 10mil) Between Pad AC1-14(1711.378mil,275.035mil) on Top Layer And Pad AC1-15(1711.378mil,295.231mil) on Top Layer [Top Solder] Mask Sliver [2.354mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.799mil < 10mil) Between Pad AC1-14(1711.378mil,275.035mil) on Top Layer And Pad AC1-16(1679.37mil,297.2mil) on Top Layer [Top Solder] Mask Sliver [5.799mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.508mil < 10mil) Between Pad AC1-14(1711.378mil,275.035mil) on Top Layer And Pad R10-1(1748mil,293mil) on Top Layer [Top Solder] Mask Sliver [4.508mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.221mil < 10mil) Between Pad AC1-14(1711.378mil,275.035mil) on Top Layer And Pad R10-2(1748mil,247mil) on Top Layer [Top Solder] Mask Sliver [6.221mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.799mil < 10mil) Between Pad AC1-15(1711.378mil,295.231mil) on Top Layer And Pad AC1-16(1679.37mil,297.2mil) on Top Layer [Top Solder] Mask Sliver [5.799mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.508mil < 10mil) Between Pad AC1-15(1711.378mil,295.231mil) on Top Layer And Pad R10-1(1748mil,293mil) on Top Layer [Top Solder] Mask Sliver [4.508mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-16(1679.37mil,297.2mil) on Top Layer And Pad AC1-17(1659.685mil,297.2mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-17(1659.685mil,297.2mil) on Top Layer And Pad AC1-18(1640mil,297.2mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-18(1640mil,297.2mil) on Top Layer And Pad AC1-19(1620.315mil,297.2mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.76mil < 10mil) Between Pad AC1-19(1620.315mil,297.2mil) on Top Layer And Pad AC1-20(1588.347mil,297.2mil) on Top Layer [Top Solder] Mask Sliver [5.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.76mil < 10mil) Between Pad AC1-19(1620.315mil,297.2mil) on Top Layer And Pad AC1-21(1588.347mil,275.035mil) on Top Layer [Top Solder] Mask Sliver [5.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.76mil < 10mil) Between Pad AC1-2(1620.315mil,115.074mil) on Top Layer And Pad AC1-28(1588.347mil,137.239mil) on Top Layer [Top Solder] Mask Sliver [5.76mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-2(1620.315mil,115.074mil) on Top Layer And Pad AC1-3(1640mil,115.074mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.228mil < 10mil) Between Pad AC1-2(1620.315mil,115.074mil) on Top Layer And Pad P1-2(1615mil,65mil) on Multi-Layer [Top Solder] Mask Sliver [1.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.323mil < 10mil) Between Pad AC1-20(1588.347mil,297.2mil) on Top Layer And Pad AC1-21(1588.347mil,275.035mil) on Top Layer [Top Solder] Mask Sliver [4.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-21(1588.347mil,275.035mil) on Top Layer And Pad AC1-22(1588.347mil,255.35mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-22(1588.347mil,255.35mil) on Top Layer And Pad AC1-23(1588.347mil,235.665mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-23(1588.347mil,235.665mil) on Top Layer And Pad AC1-24(1588.347mil,215.98mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-24(1588.347mil,215.98mil) on Top Layer And Pad AC1-25(1588.347mil,196.294mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-25(1588.347mil,196.294mil) on Top Layer And Pad AC1-26(1588.347mil,176.609mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-26(1588.347mil,176.609mil) on Top Layer And Pad AC1-27(1588.347mil,156.924mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-27(1588.347mil,156.924mil) on Top Layer And Pad AC1-28(1588.347mil,137.239mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-3(1640mil,115.074mil) on Top Layer And Pad AC1-4(1659.685mil,115.074mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.767mil < 10mil) Between Pad AC1-3(1640mil,115.074mil) on Top Layer And Pad P1-2(1615mil,65mil) on Multi-Layer [Top Solder] Mask Sliver [4.767mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-4(1659.685mil,115.074mil) on Top Layer And Pad AC1-5(1679.37mil,115.074mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.799mil < 10mil) Between Pad AC1-5(1679.37mil,115.074mil) on Top Layer And Pad AC1-6(1711.378mil,115.074mil) on Top Layer [Top Solder] Mask Sliver [5.799mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.799mil < 10mil) Between Pad AC1-5(1679.37mil,115.074mil) on Top Layer And Pad AC1-7(1711.378mil,137.239mil) on Top Layer [Top Solder] Mask Sliver [5.799mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.228mil < 10mil) Between Pad AC1-5(1679.37mil,115.074mil) on Top Layer And Pad P1-1(1715mil,65mil) on Multi-Layer [Top Solder] Mask Sliver [1.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.323mil < 10mil) Between Pad AC1-6(1711.378mil,115.074mil) on Top Layer And Pad AC1-7(1711.378mil,137.239mil) on Top Layer [Top Solder] Mask Sliver [4.323mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.625mil < 10mil) Between Pad AC1-6(1711.378mil,115.074mil) on Top Layer And Pad P1-1(1715mil,65mil) on Multi-Layer [Top Solder] Mask Sliver [7.625mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-7(1711.378mil,137.239mil) on Top Layer And Pad AC1-8(1711.378mil,156.924mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad AC1-8(1711.378mil,156.924mil) on Top Layer And Pad AC1-9(1711.378mil,176.609mil) on Top Layer [Top Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.347mil < 10mil) Between Pad C1-1(637mil,290mil) on Top Layer And Pad R2-1(637mil,260mil) on Top Layer [Top Solder] Mask Sliver [0.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.347mil < 10mil) Between Pad C11-2(345mil,257mil) on Bottom Layer And Pad R8-2(345mil,218mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.347mil < 10mil) Between Pad C1-2(683mil,290mil) on Top Layer And Pad R2-2(683mil,260mil) on Top Layer [Top Solder] Mask Sliver [0.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.347mil < 10mil) Between Pad C12-2(425mil,257mil) on Bottom Layer And Pad R7-1(425mil,218mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.347mil < 10mil) Between Pad C13-1(122mil,45mil) on Bottom Layer And Pad R6-2(88mil,45mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.347mil < 10mil) Between Pad C14-2(385mil,218mil) on Bottom Layer And Pad C8-1(385mil,257mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.3mil < 10mil) Between Pad C15-1(533mil,270mil) on Bottom Layer And Pad TP15-1(560mil,285mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.574mil < 10mil) Between Pad C15-1(533mil,270mil) on Bottom Layer And Pad TP7-1(555mil,245mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.574mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C16-1(1630mil,153.11mil) on Bottom Layer And Pad C16-2(1630mil,116.89mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C16-1(1630mil,153.11mil) on Bottom Layer And Pad C17-2(1600mil,116.89mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.331mil < 10mil) Between Pad C16-1(1630mil,153.11mil) on Bottom Layer And Pad DS1-1(1661.528mil,195mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.331mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.331mil < 10mil) Between Pad C16-1(1630mil,153.11mil) on Bottom Layer And Pad DS1-2(1602.472mil,195mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.331mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C16-2(1630mil,116.89mil) on Bottom Layer And Pad C17-1(1600mil,153.11mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.551mil < 10mil) Between Pad C16-2(1630mil,116.89mil) on Bottom Layer And Pad P1-2(1615mil,65mil) on Multi-Layer [Bottom Solder] Mask Sliver [2.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.331mil < 10mil) Between Pad C17-1(1600mil,153.11mil) on Bottom Layer And Pad DS1-2(1602.472mil,195mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.331mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.551mil < 10mil) Between Pad C17-2(1600mil,116.89mil) on Bottom Layer And Pad P1-2(1615mil,65mil) on Multi-Layer [Bottom Solder] Mask Sliver [2.551mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C18-1(1745mil,148.11mil) on Bottom Layer And Pad C18-2(1745mil,111.89mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.252mil < 10mil) Between Pad C18-1(1745mil,148.11mil) on Bottom Layer And Pad R4-2(1743mil,185mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.252mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C19-1(1535mil,128.11mil) on Top Layer And Pad C19-2(1535mil,91.89mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.181mil < 10mil) Between Pad C19-1(1535mil,128.11mil) on Top Layer And Pad Y2-1(1505mil,170.787mil) on Top Layer [Top Solder] Mask Sliver [3.181mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C20-1(1513.11mil,305mil) on Top Layer And Pad C20-2(1476.89mil,305mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C2-1(637mil,225mil) on Top Layer And Pad R2-1(637mil,260mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.347mil < 10mil) Between Pad C21-1(760mil,47mil) on Bottom Layer And Pad R13-1(797mil,25mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.229mil < 10mil) Between Pad C21-2(760mil,93mil) on Bottom Layer And Pad D1-1(701.496mil,110mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.229mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.528mil < 10mil) Between Pad C21-2(760mil,93mil) on Bottom Layer And Pad IC4-1(797.087mil,97.205mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.528mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.534mil < 10mil) Between Pad C21-2(760mil,93mil) on Bottom Layer And Pad IC4-2(797.087mil,116.89mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.534mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C2-2(683mil,225mil) on Top Layer And Pad R2-2(683mil,260mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C23-1(1035mil,217mil) on Bottom Layer And Pad C24-2(1070mil,217mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.441mil < 10mil) Between Pad C23-1(1035mil,217mil) on Bottom Layer And Pad IC4-17(990mil,235mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.441mil < 10mil) Between Pad C23-1(1035mil,217mil) on Bottom Layer And Pad IC4-18(990mil,215.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.441mil < 10mil) Between Pad C23-1(1035mil,217mil) on Bottom Layer And Pad IC4-19(990mil,195.63mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.3mil < 10mil) Between Pad C24-1(1070mil,263mil) on Bottom Layer And Pad TP18-1(1085mil,290mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.598mil < 10mil) Between Pad C24-2(1070mil,217mil) on Bottom Layer And Pad U1-3(1122.047mil,212.5mil) on Multi-Layer [Bottom Solder] Mask Sliver [9.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C25-1(848mil,235mil) on Top Layer And Pad C26-1(848mil,200mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C25-2(802mil,235mil) on Top Layer And Pad C26-2(802mil,200mil) on Top Layer [Top Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.512mil < 10mil) Between Pad C3-1(1263mil,295mil) on Bottom Layer And Pad Y1-5(1300.63mil,260mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.512mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.598mil < 10mil) Between Pad C4-1(81.89mil,40mil) on Top Layer And Pad C4-2(118.11mil,40mil) on Top Layer [Top Solder] Mask Sliver [4.598mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C6-1(1745mil,232mil) on Bottom Layer And Pad C7-1(1710mil,232mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.347mil < 10mil) Between Pad C6-2(1745mil,278mil) on Bottom Layer And Pad C7-2(1710mil,278mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.347mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.886mil < 10mil) Between Pad D1-1(701.496mil,110mil) on Bottom Layer And Pad S1-9(629.055mil,65mil) on Multi-Layer [Bottom Solder] Mask Sliver [2.886mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.977mil < 10mil) Between Pad DS1-1(1661.528mil,195mil) on Bottom Layer And Pad IC2-4(1663.11mil,233.63mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.977mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.301mil < 10mil) Between Pad H1-1(1465mil,80mil) on Multi-Layer And Pad H1-2(1433.504mil,135.118mil) on Multi-Layer [Top Solder] Mask Sliver [4.301mil] / [Bottom Solder] Mask Sliver [4.301mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad H1-1(1465mil,80mil) on Multi-Layer And Pad H1-3(1402.008mil,80mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.981mil < 10mil) Between Pad H1-1(1465mil,80mil) on Multi-Layer And Pad R9-2(1512mil,50mil) on Top Layer [Top Solder] Mask Sliver [5.981mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.705mil < 10mil) Between Pad H1-1(1465mil,80mil) on Multi-Layer And Pad TP13-1(1440mil,40mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.705mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.301mil < 10mil) Between Pad H1-2(1433.504mil,135.118mil) on Multi-Layer And Pad H1-3(1402.008mil,80mil) on Multi-Layer [Top Solder] Mask Sliver [4.301mil] / [Bottom Solder] Mask Sliver [4.301mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad H1-2(1433.504mil,135.118mil) on Multi-Layer And Pad H1-4(1370.512mil,135.118mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.639mil < 10mil) Between Pad H1-2(1433.504mil,135.118mil) on Multi-Layer And Pad Y2-1(1505mil,170.787mil) on Top Layer [Top Solder] Mask Sliver [4.639mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.301mil < 10mil) Between Pad H1-3(1402.008mil,80mil) on Multi-Layer And Pad H1-4(1370.512mil,135.118mil) on Multi-Layer [Top Solder] Mask Sliver [4.301mil] / [Bottom Solder] Mask Sliver [4.301mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad H1-3(1402.008mil,80mil) on Multi-Layer And Pad H1-5(1339.016mil,80mil) on Multi-Layer [Top Solder] Mask Sliver [3.811mil] / [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.301mil < 10mil) Between Pad H1-4(1370.512mil,135.118mil) on Multi-Layer And Pad H1-5(1339.016mil,80mil) on Multi-Layer [Top Solder] Mask Sliver [4.301mil] / [Bottom Solder] Mask Sliver [4.301mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC1-A1(111.496mil,115.748mil) on Top Layer And Pad IC1-B2(95.748mil,100mil) on Top Layer [Top Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC1-A2(111.496mil,100mil) on Top Layer And Pad IC1-B1(95.748mil,115.748mil) on Top Layer [Top Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC1-B1(95.748mil,115.748mil) on Top Layer And Pad IC1-C2(80mil,100mil) on Top Layer [Top Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.082mil < 10mil) Between Pad IC1-B2(95.748mil,100mil) on Top Layer And Pad IC1-C1(80mil,115.748mil) on Top Layer [Top Solder] Mask Sliver [6.082mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC2-1(1663.11mil,292.686mil) on Bottom Layer And Pad IC2-9(1604.055mil,263.158mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC2-2(1663.11mil,273mil) on Bottom Layer And Pad IC2-9(1604.055mil,263.158mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC2-3(1663.11mil,253.315mil) on Bottom Layer And Pad IC2-9(1604.055mil,263.158mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC2-4(1663.11mil,233.63mil) on Bottom Layer And Pad IC2-9(1604.055mil,263.158mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC2-5(1545mil,233.63mil) on Bottom Layer And Pad IC2-9(1604.055mil,263.158mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.425mil < 10mil) Between Pad IC2-5(1545mil,233.63mil) on Bottom Layer And Pad R5-1(1505mil,247mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.425mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC2-6(1545mil,253.315mil) on Bottom Layer And Pad IC2-9(1604.055mil,263.158mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.425mil < 10mil) Between Pad IC2-6(1545mil,253.315mil) on Bottom Layer And Pad R5-1(1505mil,247mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.425mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC2-7(1545mil,273mil) on Bottom Layer And Pad IC2-9(1604.055mil,263.158mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.572mil < 10mil) Between Pad IC2-7(1545mil,273mil) on Bottom Layer And Pad R5-1(1505mil,247mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.425mil < 10mil) Between Pad IC2-7(1545mil,273mil) on Bottom Layer And Pad R5-2(1505mil,293mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.425mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC2-8(1545mil,292.686mil) on Bottom Layer And Pad IC2-9(1604.055mil,263.158mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.425mil < 10mil) Between Pad IC2-8(1545mil,292.686mil) on Bottom Layer And Pad R5-2(1505mil,293mil) on Bottom Layer [Bottom Solder] Mask Sliver [5.425mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-1(797.087mil,97.205mil) on Bottom Layer And Pad IC4-2(797.087mil,116.89mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-1(797.087mil,97.205mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-10(844.331mil,262.559mil) on Bottom Layer And Pad IC4-11(864.016mil,262.559mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-10(844.331mil,262.559mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-10(844.331mil,262.559mil) on Bottom Layer And Pad IC4-9(824.646mil,262.559mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-11(864.016mil,262.559mil) on Bottom Layer And Pad IC4-12(883.701mil,262.559mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-11(864.016mil,262.559mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-12(883.701mil,262.559mil) on Bottom Layer And Pad IC4-13(903.386mil,262.559mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-12(883.701mil,262.559mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-13(903.386mil,262.559mil) on Bottom Layer And Pad IC4-14(923.071mil,262.559mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-13(903.386mil,262.559mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-14(923.071mil,262.559mil) on Bottom Layer And Pad IC4-15(942.756mil,262.559mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-14(923.071mil,262.559mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-15(942.756mil,262.559mil) on Bottom Layer And Pad IC4-16(962.441mil,262.559mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-15(942.756mil,262.559mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-16(962.441mil,262.559mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-17(990mil,235mil) on Bottom Layer And Pad IC4-18(990mil,215.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-17(990mil,235mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-18(990mil,215.315mil) on Bottom Layer And Pad IC4-19(990mil,195.63mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-18(990mil,215.315mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-19(990mil,195.63mil) on Bottom Layer And Pad IC4-20(990mil,175.945mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-19(990mil,195.63mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-2(797.087mil,116.89mil) on Bottom Layer And Pad IC4-3(797.087mil,136.575mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-2(797.087mil,116.89mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-20(990mil,175.945mil) on Bottom Layer And Pad IC4-21(990mil,156.26mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-20(990mil,175.945mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-21(990mil,156.26mil) on Bottom Layer And Pad IC4-22(990mil,136.575mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-21(990mil,156.26mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-22(990mil,136.575mil) on Bottom Layer And Pad IC4-23(990mil,116.89mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-22(990mil,136.575mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-23(990mil,116.89mil) on Bottom Layer And Pad IC4-24(990mil,97.205mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-23(990mil,116.89mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.394mil < 10mil) Between Pad IC4-23(990mil,116.89mil) on Bottom Layer And Pad TP21-1(1030mil,115mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.394mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-24(990mil,97.205mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.844mil < 10mil) Between Pad IC4-24(990mil,97.205mil) on Bottom Layer And Pad TP19-1(1026.103mil,85mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.339mil < 10mil) Between Pad IC4-24(990mil,97.205mil) on Bottom Layer And Pad TP21-1(1030mil,115mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.339mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-25(962.441mil,69.646mil) on Bottom Layer And Pad IC4-26(942.756mil,69.646mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-25(962.441mil,69.646mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-26(942.756mil,69.646mil) on Bottom Layer And Pad IC4-27(923.071mil,69.646mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-26(942.756mil,69.646mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-27(923.071mil,69.646mil) on Bottom Layer And Pad IC4-28(903.386mil,69.646mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-27(923.071mil,69.646mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-28(903.386mil,69.646mil) on Bottom Layer And Pad IC4-29(883.701mil,69.646mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-28(903.386mil,69.646mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-29(883.701mil,69.646mil) on Bottom Layer And Pad IC4-30(864.016mil,69.646mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-29(883.701mil,69.646mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-3(797.087mil,136.575mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-3(797.087mil,136.575mil) on Bottom Layer And Pad IC4-4(797.087mil,156.26mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-30(864.016mil,69.646mil) on Bottom Layer And Pad IC4-31(844.331mil,69.646mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-30(864.016mil,69.646mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.087mil < 10mil) Between Pad IC4-30(864.016mil,69.646mil) on Bottom Layer And Pad R13-2(843mil,25mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-31(844.331mil,69.646mil) on Bottom Layer And Pad IC4-32(824.646mil,69.646mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-31(844.331mil,69.646mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.087mil < 10mil) Between Pad IC4-31(844.331mil,69.646mil) on Bottom Layer And Pad R13-2(843mil,25mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-32(824.646mil,69.646mil) on Bottom Layer And Pad IC4-33(893.543mil,166.102mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.887mil < 10mil) Between Pad IC4-32(824.646mil,69.646mil) on Bottom Layer And Pad R13-1(797mil,25mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.887mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.087mil < 10mil) Between Pad IC4-32(824.646mil,69.646mil) on Bottom Layer And Pad R13-2(843mil,25mil) on Bottom Layer [Bottom Solder] Mask Sliver [9.087mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-33(893.543mil,166.102mil) on Bottom Layer And Pad IC4-4(797.087mil,156.26mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-33(893.543mil,166.102mil) on Bottom Layer And Pad IC4-5(797.087mil,175.945mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-33(893.543mil,166.102mil) on Bottom Layer And Pad IC4-6(797.087mil,195.63mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-33(893.543mil,166.102mil) on Bottom Layer And Pad IC4-7(797.087mil,215.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-33(893.543mil,166.102mil) on Bottom Layer And Pad IC4-8(797.087mil,235mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad IC4-33(893.543mil,166.102mil) on Bottom Layer And Pad IC4-9(824.646mil,262.559mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-4(797.087mil,156.26mil) on Bottom Layer And Pad IC4-5(797.087mil,175.945mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.837mil < 10mil) Between Pad IC4-4(797.087mil,156.26mil) on Bottom Layer And Pad TP23-1(761.347mil,169.828mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.837mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-5(797.087mil,175.945mil) on Bottom Layer And Pad IC4-6(797.087mil,195.63mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.134mil < 10mil) Between Pad IC4-5(797.087mil,175.945mil) on Bottom Layer And Pad TP23-1(761.347mil,169.828mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.134mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-6(797.087mil,195.63mil) on Bottom Layer And Pad IC4-7(797.087mil,215.315mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad IC4-7(797.087mil,215.315mil) on Bottom Layer And Pad IC4-8(797.087mil,235mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.906mil < 10mil) Between Pad J2-7(1235mil,252.913mil) on Multi-Layer And Pad TP16-1(1205mil,270mil) on Bottom Layer [Bottom Solder] Mask Sliver [8.907mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.786mil < 10mil) Between Pad J2-7(1235mil,252.913mil) on Multi-Layer And Pad TP2-1(1265.11mil,264.89mil) on Bottom Layer [Bottom Solder] Mask Sliver [6.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.646mil < 10mil) Between Pad P1-2(1615mil,65mil) on Multi-Layer And Pad R9-1(1558mil,50mil) on Top Layer [Top Solder] Mask Sliver [8.646mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad PS1-1(470mil,286.181mil) on Top Layer And Pad PS1-2(470mil,260.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad PS1-2(470mil,260.591mil) on Top Layer And Pad PS1-3(470mil,235mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad PS1-3(470mil,235mil) on Top Layer And Pad PS1-4(470mil,209.41mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad PS1-5(584.173mil,209.41mil) on Top Layer And Pad PS1-6(584.173mil,235mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad PS1-6(584.173mil,235mil) on Top Layer And Pad PS1-7(584.173mil,260.591mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad PS1-7(584.173mil,260.591mil) on Top Layer And Pad PS1-8(584.173mil,286.181mil) on Top Layer [Top Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.779mil < 10mil) Between Pad R3-1(415mil,276.654mil) on Top Layer And Pad R3-2(415mil,233.346mil) on Top Layer [Top Solder] Mask Sliver [5.779mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.574mil < 10mil) Between Pad R6-1(42mil,45mil) on Bottom Layer And Pad TP29-1(20mil,20mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.574mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.711mil < 10mil) Between Pad S1-1(481.417mil,133.898mil) on Top Layer And Pad S1-8(510.945mil,65mil) on Multi-Layer [Top Solder] Mask Sliver [5.711mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.711mil < 10mil) Between Pad S1-2(599.528mil,133.898mil) on Top Layer And Pad S1-9(629.055mil,65mil) on Multi-Layer [Top Solder] Mask Sliver [5.711mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.711mil < 10mil) Between Pad S1-3(658.583mil,133.898mil) on Top Layer And Pad S1-9(629.055mil,65mil) on Multi-Layer [Top Solder] Mask Sliver [5.711mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.236mil < 10mil) Between Pad TP11-1(1395mil,290mil) on Bottom Layer And Pad Y1-10(1379.37mil,260mil) on Bottom Layer [Bottom Solder] Mask Sliver [7.236mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.58mil < 10mil) Between Pad TP12-1(1415mil,245mil) on Bottom Layer And Pad Y1-10(1379.37mil,260mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.58mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.816mil < 10mil) Between Pad TP20-1(980mil,130mil) on Top Layer And Pad TP22-1(981.501mil,166.501mil) on Top Layer [Top Solder] Mask Sliver [8.816mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.913mil < 10mil) Between Pad TP2-1(1265.11mil,264.89mil) on Bottom Layer And Pad Y1-5(1300.63mil,260mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.913mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.814mil < 10mil) Between Pad TP22-1(981.501mil,166.501mil) on Top Layer And Pad TP24-1(980mil,200mil) on Top Layer [Top Solder] Mask Sliver [5.814mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.315mil < 10mil) Between Pad TP24-1(980mil,200mil) on Top Layer And Pad TP25-1(980mil,230mil) on Top Layer [Top Solder] Mask Sliver [2.315mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad Y1-1(1369.528mil,230.472mil) on Bottom Layer And Pad Y1-2(1349.842mil,230.472mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad Y1-2(1349.842mil,230.472mil) on Bottom Layer And Pad Y1-3(1330.158mil,230.472mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.858mil < 10mil) Between Pad Y1-6(1310.472mil,289.528mil) on Bottom Layer And Pad Y1-7(1330.158mil,289.528mil) on Bottom Layer [Bottom Solder] Mask Sliver [0.858mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.843mil < 10mil) Between Pad Y1-7(1330.158mil,289.528mil) on Bottom Layer And Pad Y1-8(1349.842mil,289.528mil) on Bottom Layer [Bottom Solder] Mask Sliver [1.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.811mil < 10mil) Between Pad Y3-2(709.685mil,193.425mil) on Bottom Layer And Pad Y3-3(670.315mil,193.425mil) on Bottom Layer [Bottom Solder] Mask Sliver [3.811mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.94mil < 10mil) Between Via (910mil,116.555mil) from Top Layer to Bottom Layer And Via (938.751mil,116.641mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.94mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.94mil < 10mil) Between Via (910mil,211.555mil) from Top Layer to Bottom Layer And Via (938.751mil,211.641mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.94mil]
Rule Violations :206

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1000mil,300mil) on Bottom Overlay And Pad TP10-1(1000mil,300mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.325mil < 10mil) Between Arc (1026.103mil,85mil) on Bottom Overlay And Pad IC4-24(990mil,97.205mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.325mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1026.103mil,85mil) on Bottom Overlay And Pad TP19-1(1026.103mil,85mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.397mil < 10mil) Between Arc (1026.103mil,85mil) on Bottom Overlay And Pad TP21-1(1030mil,115mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.397mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.898mil < 10mil) Between Arc (1030mil,115mil) on Bottom Overlay And Pad IC4-23(990mil,116.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.723mil < 10mil) Between Arc (1030mil,115mil) on Bottom Overlay And Pad TP19-1(1026.103mil,85mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.723mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1030mil,115mil) on Bottom Overlay And Pad TP21-1(1030mil,115mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1060mil,60mil) on Bottom Overlay And Pad TP28-1(1060mil,60mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.333mil < 10mil) Between Arc (1085mil,290mil) on Bottom Overlay And Pad C24-1(1070mil,263mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1085mil,290mil) on Bottom Overlay And Pad TP18-1(1085mil,290mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.662mil < 10mil) Between Arc (1122.047mil,162.5mil) on Top Overlay And Pad TP22-1(981.501mil,166.501mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1205mil,270mil) on Bottom Overlay And Pad C3-2(1217mil,295mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1205mil,270mil) on Bottom Overlay And Pad TP16-1(1205mil,270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.792mil < 10mil) Between Arc (1265.11mil,264.89mil) on Bottom Overlay And Pad C3-1(1263mil,295mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.792mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1265.11mil,264.89mil) on Bottom Overlay And Pad TP2-1(1265.11mil,264.89mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.524mil < 10mil) Between Arc (1265.11mil,264.89mil) on Bottom Overlay And Pad Y1-5(1300.63mil,260mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.524mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1272.5mil,220mil) on Bottom Overlay And Pad TP17-1(1272.5mil,220mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (10.601mil < 10mil) Between Arc (1369.528mil,204.882mil) on Bottom Overlay And Pad Y1-1(1369.528mil,230.472mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.632mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.541mil < 10mil) Between Arc (1369.528mil,204.882mil) on Bottom Overlay And Pad Y1-1(1369.528mil,230.472mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.541mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1395mil,290mil) on Bottom Overlay And Pad TP11-1(1395mil,290mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.74mil < 10mil) Between Arc (1395mil,290mil) on Bottom Overlay And Pad Y1-10(1379.37mil,260mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.197mil < 10mil) Between Arc (1395mil,290mil) on Bottom Overlay And Pad Y1-9(1369.528mil,289.528mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1415mil,245mil) on Bottom Overlay And Pad TP12-1(1415mil,245mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.194mil < 10mil) Between Arc (1415mil,245mil) on Bottom Overlay And Pad Y1-10(1379.37mil,260mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.51mil < 10mil) Between Arc (1440mil,40mil) on Bottom Overlay And Pad H1-1(1465mil,80mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [7.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1440mil,40mil) on Bottom Overlay And Pad TP13-1(1440mil,40mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (1460mil,250mil) on Bottom Overlay And Pad TP3-1(1460mil,250mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.876mil < 10mil) Between Arc (1563.228mil,117.554mil) on Top Overlay And Pad AC1-1(1588.347mil,117.554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Arc (1563.228mil,117.554mil) on Top Overlay And Pad AC1-1(1588.347mil,117.554mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.354mil < 10mil) Between Arc (15mil,265mil) on Bottom Overlay And Pad IC3-14(53.661mil,245mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.354mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (15mil,265mil) on Bottom Overlay And Pad TP27-1(15mil,265mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Arc (1678.858mil,318.276mil) on Bottom Overlay And Pad IC2-1(1663.11mil,292.686mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.678mil < 10mil) Between Arc (20mil,20mil) on Bottom Overlay And Pad R6-1(42mil,45mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (20mil,20mil) on Bottom Overlay And Pad TP29-1(20mil,20mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (25mil,70mil) on Bottom Overlay And Pad IC3-8(53.661mil,91.457mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.089mil < 10mil) Between Arc (25mil,70mil) on Bottom Overlay And Pad R6-1(42mil,45mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.089mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (25mil,70mil) on Bottom Overlay And Pad TP14-1(25mil,70mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (285mil,280mil) on Bottom Overlay And Pad TP9-1(285mil,280mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (453.268mil,312.756mil) on Top Overlay And Pad PS1-1(470mil,286.181mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.621mil < 10mil) Between Arc (482.559mil,191.601mil) on Top Overlay And Pad PS1-4(470mil,209.41mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.621mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.564mil < 10mil) Between Arc (482.559mil,191.601mil) on Top Overlay And Pad PS1-9(527.087mil,247.795mil) on Top Layer [Top Overlay] to [Top Solder] clearance [4.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (525mil,175mil) on Bottom Overlay And Pad TP5-1(525mil,175mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.678mil < 10mil) Between Arc (555mil,245mil) on Bottom Overlay And Pad C15-1(533mil,270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (555mil,245mil) on Bottom Overlay And Pad TP7-1(555mil,245mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.333mil < 10mil) Between Arc (560mil,285mil) on Bottom Overlay And Pad C15-1(533mil,270mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (560mil,285mil) on Bottom Overlay And Pad TP15-1(560mil,285mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (610mil,285mil) on Bottom Overlay And Pad TP4-1(610mil,285mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (735.276mil,247.559mil) on Bottom Overlay And Pad Y3-1(709.685mil,246.575mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (735.276mil,247.559mil) on Bottom Overlay And Pad Y3-1(709.685mil,246.575mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.803mil < 10mil) Between Arc (750mil,120mil) on Bottom Overlay And Pad C21-2(760mil,93mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.803mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (750mil,120mil) on Bottom Overlay And Pad D1-1(701.496mil,110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (750mil,120mil) on Bottom Overlay And Pad TP6-1(750mil,120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (753.661mil,110mil) on Bottom Overlay And Pad C21-2(760mil,93mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (753.661mil,110mil) on Bottom Overlay And Pad C21-2(760mil,93mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Arc (753.661mil,110mil) on Bottom Overlay And Pad D1-1(701.496mil,110mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.377mil < 10mil) Between Arc (753.661mil,110mil) on Bottom Overlay And Pad TP6-1(750mil,120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.377mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.522mil < 10mil) Between Arc (753.661mil,110mil) on Bottom Overlay And Pad TP6-1(750mil,120mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.512mil < 10mil) Between Arc (761.347mil,169.828mil) on Bottom Overlay And Pad IC4-4(797.087mil,156.26mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [6.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.61mil < 10mil) Between Arc (761.347mil,169.828mil) on Bottom Overlay And Pad IC4-5(797.087mil,175.945mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.61mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.374mil < 10mil) Between Arc (761.347mil,169.828mil) on Bottom Overlay And Pad TP23-1(761.347mil,169.828mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.862mil < 10mil) Between Arc (780.354mil,67.677mil) on Bottom Overlay And Pad C21-1(760mil,47mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [3.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.504mil < 10mil) Between Arc (780.354mil,67.677mil) on Bottom Overlay And Pad C21-2(760mil,93mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [7.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad AC1-1(1588.347mil,117.554mil) on Top Layer And Track (1575.039mil,103.775mil)(1606.535mil,103.775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.843mil < 10mil) Between Pad AC1-10(1711.378mil,196.294mil) on Top Layer And Text "R10" (1760mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.843mil < 10mil) Between Pad AC1-11(1711.378mil,215.98mil) on Top Layer And Text "R10" (1760mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.666mil < 10mil) Between Pad AC1-11(1711.378mil,215.98mil) on Top Layer And Track (1724.378mil,234.567mil)(1724.378mil,305.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.666mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AC1-12(1711.378mil,235.665mil) on Top Layer And Track (1724.378mil,234.567mil)(1724.378mil,305.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AC1-13(1711.378mil,255.35mil) on Top Layer And Track (1724.378mil,234.567mil)(1724.378mil,305.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AC1-14(1711.378mil,275.035mil) on Top Layer And Track (1724.378mil,234.567mil)(1724.378mil,305.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.378mil < 10mil) Between Pad AC1-15(1711.378mil,295.231mil) on Top Layer And Track (1693.15mil,308.499mil)(1724.646mil,308.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.378mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad AC1-15(1711.378mil,295.231mil) on Top Layer And Track (1724.378mil,234.567mil)(1724.378mil,305.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad AC1-16(1679.37mil,297.2mil) on Top Layer And Track (1693.15mil,308.499mil)(1724.646mil,308.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad AC1-19(1620.315mil,297.2mil) on Top Layer And Track (1575.039mil,308.499mil)(1606.535mil,308.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad AC1-2(1620.315mil,115.074mil) on Top Layer And Track (1575.039mil,103.775mil)(1606.535mil,103.775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.95mil < 10mil) Between Pad AC1-20(1588.347mil,297.2mil) on Top Layer And Text "C20" (1570mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.95mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad AC1-20(1588.347mil,297.2mil) on Top Layer And Track (1575.039mil,308.499mil)(1606.535mil,308.499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.559mil < 10mil) Between Pad AC1-21(1588.347mil,275.035mil) on Top Layer And Text "C20" (1570mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.559mil < 10mil) Between Pad AC1-22(1588.347mil,255.35mil) on Top Layer And Text "C20" (1570mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.553mil < 10mil) Between Pad AC1-24(1588.347mil,215.98mil) on Top Layer And Text "C19" (1570mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.553mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.559mil < 10mil) Between Pad AC1-25(1588.347mil,196.294mil) on Top Layer And Text "C19" (1570mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.559mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.49mil < 10mil) Between Pad AC1-26(1588.347mil,176.609mil) on Top Layer And Text "C19" (1570mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.301mil < 10mil) Between Pad AC1-27(1588.347mil,156.924mil) on Top Layer And Text "C19" (1570mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.301mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.03mil < 10mil) Between Pad AC1-28(1588.347mil,137.239mil) on Top Layer And Text "C19" (1570mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.89mil < 10mil) Between Pad AC1-5(1679.37mil,115.074mil) on Top Layer And Track (1693.15mil,103.775mil)(1724.646mil,103.775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.41mil < 10mil) Between Pad AC1-6(1711.378mil,115.074mil) on Top Layer And Track (1693.15mil,103.775mil)(1724.646mil,103.775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.41mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.313mil < 10mil) Between Pad AC1-8(1711.378mil,156.924mil) on Top Layer And Text "R10" (1760mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.313mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.843mil < 10mil) Between Pad AC1-9(1711.378mil,176.609mil) on Top Layer And Text "R10" (1760mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.053mil < 10mil) Between Pad C10-1(88mil,295mil) on Bottom Layer And Text "C10" (100mil,255.75mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.053mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C10-1(88mil,295mil) on Bottom Layer And Track (65.006mil,285mil)(65.006mil,305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.935mil < 10mil) Between Pad C10-2(42mil,295mil) on Bottom Layer And Text "C10" (100mil,255.75mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.936mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C10-2(42mil,295mil) on Bottom Layer And Track (65.006mil,285mil)(65.006mil,305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-1(637mil,290mil) on Top Layer And Track (624.567mil,283.622mil)(695.433mil,283.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C1-1(637mil,290mil) on Top Layer And Track (659.994mil,280mil)(659.994mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C11-2(345mil,257mil) on Bottom Layer And Track (335mil,280.006mil)(355mil,280.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C1-2(683mil,290mil) on Top Layer And Track (624.567mil,283.622mil)(695.433mil,283.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C1-2(683mil,290mil) on Top Layer And Track (659.994mil,280mil)(659.994mil,300mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C12-1(425mil,303mil) on Bottom Layer And Track (415mil,280.006mil)(435mil,280.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C12-2(425mil,257mil) on Bottom Layer And Track (415mil,280.006mil)(435mil,280.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C13-1(122mil,45mil) on Bottom Layer And Track (144.994mil,35mil)(144.994mil,55mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C15-1(533mil,270mil) on Bottom Layer And Text "C15" (540mil,290mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C15-1(533mil,270mil) on Bottom Layer And Track (510.006mil,260mil)(510.006mil,280mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.673mil < 10mil) Between Pad C15-2(487mil,270mil) on Bottom Layer And Text "C15" (540mil,290mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C15-2(487mil,270mil) on Bottom Layer And Track (510.006mil,260mil)(510.006mil,280mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.676mil < 10mil) Between Pad C17-1(1600mil,153.11mil) on Bottom Layer And Text "C16" (1555mil,100mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.676mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.303mil < 10mil) Between Pad C17-2(1600mil,116.89mil) on Bottom Layer And Text "C16" (1555mil,100mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.947mil < 10mil) Between Pad C19-1(1535mil,128.11mil) on Top Layer And Text "C19" (1570mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.947mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-1(637mil,225mil) on Top Layer And Track (624.567mil,236.378mil)(695.433mil,236.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C2-1(637mil,225mil) on Top Layer And Track (659.994mil,215mil)(659.994mil,235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.681mil < 10mil) Between Pad C21-1(760mil,47mil) on Bottom Layer And Text "C21" (770mil,5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C21-1(760mil,47mil) on Bottom Layer And Track (750mil,69.994mil)(770mil,69.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C21-2(760mil,93mil) on Bottom Layer And Track (750mil,69.994mil)(770mil,69.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C2-2(683mil,225mil) on Top Layer And Track (624.567mil,236.378mil)(695.433mil,236.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C2-2(683mil,225mil) on Top Layer And Track (659.994mil,215mil)(659.994mil,235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C22-1(892mil,75mil) on Top Layer And Text "C22" (865mil,90mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C22-1(892mil,75mil) on Top Layer And Track (914.994mil,65mil)(914.994mil,85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C22-2(938mil,75mil) on Top Layer And Text "C22" (865mil,90mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C22-2(938mil,75mil) on Top Layer And Track (914.994mil,65mil)(914.994mil,85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C23-2(1035mil,263mil) on Bottom Layer And Track (1025mil,239.994mil)(1045mil,239.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.344mil < 10mil) Between Pad C24-1(1070mil,263mil) on Bottom Layer And Text "C24" (1156.316mil,242.922mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.344mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C24-1(1070mil,263mil) on Bottom Layer And Track (1060mil,240.006mil)(1080mil,240.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C24-2(1070mil,217mil) on Bottom Layer And Track (1060mil,240.006mil)(1080mil,240.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.55mil < 10mil) Between Pad C25-1(848mil,235mil) on Top Layer And Text "TP24" (865mil,230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.55mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.956mil < 10mil) Between Pad C25-1(848mil,235mil) on Top Layer And Text "TP25" (865mil,195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C25-1(848mil,235mil) on Top Layer And Track (825.006mil,225mil)(825.006mil,245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C25-2(802mil,235mil) on Top Layer And Track (825.006mil,225mil)(825.006mil,245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.697mil < 10mil) Between Pad C26-1(848mil,200mil) on Top Layer And Text "C26" (770mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.697mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.956mil < 10mil) Between Pad C26-1(848mil,200mil) on Top Layer And Text "TP22" (865mil,160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.956mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.55mil < 10mil) Between Pad C26-1(848mil,200mil) on Top Layer And Text "TP25" (865mil,195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.55mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C26-1(848mil,200mil) on Top Layer And Track (825.006mil,190mil)(825.006mil,210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.681mil < 10mil) Between Pad C26-2(802mil,200mil) on Top Layer And Text "C26" (770mil,155mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C26-2(802mil,200mil) on Top Layer And Track (825.006mil,190mil)(825.006mil,210mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.195mil < 10mil) Between Pad C3-1(1263mil,295mil) on Bottom Layer And Track (1240.006mil,285mil)(1240.006mil,305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C3-2(1217mil,295mil) on Bottom Layer And Track (1240.006mil,285mil)(1240.006mil,305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.579mil < 10mil) Between Pad C4-2(118.11mil,40mil) on Top Layer And Text "C4" (140mil,10mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.579mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Pad C5-1(30mil,67.441mil) on Top Layer And Track (62.126mil,82.126mil)(129.37mil,82.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Pad C5-1(30mil,67.441mil) on Top Layer And Track (62.126mil,82.126mil)(62.126mil,133.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Pad C5-2(30mil,122.559mil) on Top Layer And Track (62.126mil,133.622mil)(111.496mil,133.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.685mil < 10mil) Between Pad C5-2(30mil,122.559mil) on Top Layer And Track (62.126mil,82.126mil)(62.126mil,133.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.685mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.558mil < 10mil) Between Pad C6-1(1745mil,232mil) on Bottom Layer And Track (1684.567mil,208.622mil)(1755.433mil,208.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.558mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C6-1(1745mil,232mil) on Bottom Layer And Track (1735mil,254.994mil)(1755mil,254.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.673mil < 10mil) Between Pad C6-2(1745mil,278mil) on Bottom Layer And Text "C6" (1770mil,295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C6-2(1745mil,278mil) on Bottom Layer And Track (1735mil,254.994mil)(1755mil,254.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.551mil < 10mil) Between Pad C7-1(1710mil,232mil) on Bottom Layer And Track (1684.567mil,208.622mil)(1755.433mil,208.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.551mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C7-1(1710mil,232mil) on Bottom Layer And Track (1700mil,254.994mil)(1720mil,254.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.673mil < 10mil) Between Pad C7-2(1710mil,278mil) on Bottom Layer And Text "C7" (1720mil,295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C7-2(1710mil,278mil) on Bottom Layer And Track (1700mil,254.994mil)(1720mil,254.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.167mil < 10mil) Between Pad C8-1(385mil,257mil) on Bottom Layer And Track (375mil,279.994mil)(395mil,279.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.167mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.208mil < 10mil) Between Pad C8-2(385mil,303mil) on Bottom Layer And Track (375mil,279.994mil)(395mil,279.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.208mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.18mil < 10mil) Between Pad C9-2(122mil,295mil) on Bottom Layer And Track (145.006mil,285mil)(145.006mil,305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.075mil < 10mil) Between Pad D1-1(701.496mil,110mil) on Bottom Layer And Text "D1" (720mil,40mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.781mil < 10mil) Between Pad D1-1(701.496mil,110mil) on Bottom Layer And Track (750mil,69.994mil)(770mil,69.994mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.218mil < 10mil) Between Pad D1-2(420mil,110mil) on Bottom Layer And Text "C14" (370mil,5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.218mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D1-2(420mil,110mil) on Bottom Layer And Track (401.378mil,159.567mil)(401.378mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.134mil < 10mil) Between Pad D1-2(420mil,110mil) on Bottom Layer And Track (448.622mil,159.567mil)(448.622mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.291mil < 10mil) Between Pad DS1-1(1661.528mil,195mil) on Bottom Layer And Track (1684.567mil,208.622mil)(1755.433mil,208.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.373mil < 10mil) Between Pad H1-1(1465mil,80mil) on Multi-Layer And Text "TP13" (1550mil,25mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.902mil < 10mil) Between Pad IC1-A1(111.496mil,115.748mil) on Top Layer And Track (111.496mil,133.622mil)(129.37mil,115.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.902mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC1-A1(111.496mil,115.748mil) on Top Layer And Track (129.37mil,82.126mil)(129.37mil,115.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC1-A1(111.496mil,115.748mil) on Top Layer And Track (62.126mil,133.622mil)(111.496mil,133.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC1-A2(111.496mil,100mil) on Top Layer And Track (129.37mil,82.126mil)(129.37mil,115.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC1-A2(111.496mil,100mil) on Top Layer And Track (62.126mil,82.126mil)(129.37mil,82.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC1-B1(95.748mil,115.748mil) on Top Layer And Track (62.126mil,133.622mil)(111.496mil,133.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC1-B2(95.748mil,100mil) on Top Layer And Track (62.126mil,82.126mil)(129.37mil,82.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC1-C1(80mil,115.748mil) on Top Layer And Track (62.126mil,133.622mil)(111.496mil,133.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC1-C1(80mil,115.748mil) on Top Layer And Track (62.126mil,82.126mil)(62.126mil,133.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC1-C2(80mil,100mil) on Top Layer And Track (62.126mil,82.126mil)(129.37mil,82.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.916mil < 10mil) Between Pad IC1-C2(80mil,100mil) on Top Layer And Track (62.126mil,82.126mil)(62.126mil,133.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.916mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.326mil < 10mil) Between Pad IC2-1(1663.11mil,292.686mil) on Bottom Layer And Text "C7" (1720mil,295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.326mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.942mil < 10mil) Between Pad IC2-1(1663.11mil,292.686mil) on Bottom Layer And Text "IC2" (1635mil,300mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.942mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-5(1545mil,233.63mil) on Bottom Layer And Text "H1" (1582mil,237mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-6(1545mil,253.315mil) on Bottom Layer And Text "H1" (1582mil,237mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.364mil < 10mil) Between Pad IC2-7(1545mil,273mil) on Bottom Layer And Text "H1" (1582mil,237mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.364mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.356mil < 10mil) Between Pad IC2-8(1545mil,292.686mil) on Bottom Layer And Text "IC2" (1635mil,300mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.356mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC2-9(1604.055mil,263.158mil) on Bottom Layer And Text "H1" (1582mil,237mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.83mil < 10mil) Between Pad IC2-9(1604.055mil,263.158mil) on Bottom Layer And Text "IC2" (1635mil,300mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.83mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-1(285mil,245mil) on Bottom Layer And Track (242.165mil,69.803mil)(242.165mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad IC3-1(285mil,245mil) on Bottom Layer And Track (255.945mil,267.638mil)(314.016mil,267.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.301mil < 10mil) Between Pad IC3-1(285mil,245mil) on Bottom Layer And Track (321.378mil,159.567mil)(321.378mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.301mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-10(53.661mil,142.638mil) on Bottom Layer And Track (96.496mil,69.803mil)(96.496mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-11(53.661mil,168.228mil) on Bottom Layer And Track (96.496mil,69.803mil)(96.496mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-12(53.661mil,193.819mil) on Bottom Layer And Track (96.496mil,69.803mil)(96.496mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-13(53.661mil,219.409mil) on Bottom Layer And Track (96.496mil,69.803mil)(96.496mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad IC3-14(53.661mil,245mil) on Bottom Layer And Text "C10" (100mil,255.75mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-14(53.661mil,245mil) on Bottom Layer And Track (96.496mil,69.803mil)(96.496mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-2(285mil,219.409mil) on Bottom Layer And Track (242.165mil,69.803mil)(242.165mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.343mil < 10mil) Between Pad IC3-2(285mil,219.409mil) on Bottom Layer And Track (321.378mil,159.567mil)(321.378mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-4(285mil,168.228mil) on Bottom Layer And Track (242.165mil,69.803mil)(242.165mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.343mil < 10mil) Between Pad IC3-4(285mil,168.228mil) on Bottom Layer And Track (321.378mil,159.567mil)(321.378mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.343mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-5(285mil,142.638mil) on Bottom Layer And Track (242.165mil,69.803mil)(242.165mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.911mil < 10mil) Between Pad IC3-5(285mil,142.638mil) on Bottom Layer And Track (321.378mil,159.567mil)(321.378mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-6(285mil,117.047mil) on Bottom Layer And Track (242.165mil,69.803mil)(242.165mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-7(285mil,91.457mil) on Bottom Layer And Track (242.165mil,69.803mil)(242.165mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad IC3-8(53.661mil,91.457mil) on Bottom Layer And Track (96.496mil,69.803mil)(96.496mil,266.654mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.209mil < 10mil) Between Pad IC4-12(883.701mil,262.559mil) on Bottom Layer And Text "TP10" (970.676mil,290mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.56mil < 10mil) Between Pad IC4-13(903.386mil,262.559mil) on Bottom Layer And Text "TP10" (970.676mil,290mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.56mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.209mil < 10mil) Between Pad IC4-14(923.071mil,262.559mil) on Bottom Layer And Text "TP10" (970.676mil,290mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.209mil < 10mil) Between Pad IC4-16(962.441mil,262.559mil) on Bottom Layer And Text "TP10" (970.676mil,290mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.209mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad IC4-19(990mil,195.63mil) on Bottom Layer And Text "C23" (1015mil,135mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad IC4-20(990mil,175.945mil) on Bottom Layer And Text "C23" (1015mil,135mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.768mil < 10mil) Between Pad IC4-22(990mil,136.575mil) on Bottom Layer And Text "C23" (1015mil,135mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.45mil < 10mil) Between Pad IC4-25(962.441mil,69.646mil) on Bottom Layer And Text "IC4" (1025mil,20mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.071mil < 10mil) Between Pad L1-1(110.433mil,185mil) on Top Layer And Track (140.079mil,81.575mil)(140.079mil,278.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L1-1(110.433mil,185mil) on Top Layer And Track (75mil,164.331mil)(75mil,205.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad L1-2(39.567mil,185mil) on Top Layer And Track (75mil,164.331mil)(75mil,205.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad P1-1(1715mil,65mil) on Multi-Layer And Text "C18" (1745mil,15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.495mil < 10mil) Between Pad P1-1(1715mil,65mil) on Multi-Layer And Text "P1" (1640mil,5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.806mil < 10mil) Between Pad P1-1(1715mil,65mil) on Multi-Layer And Track (1693.15mil,103.775mil)(1724.646mil,103.775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.806mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.912mil < 10mil) Between Pad P1-2(1615mil,65mil) on Multi-Layer And Text "P1" (1640mil,5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.912mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.868mil < 10mil) Between Pad P1-2(1615mil,65mil) on Multi-Layer And Track (1575.039mil,103.775mil)(1606.535mil,103.775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.868mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.744mil < 10mil) Between Pad P1-2(1615mil,65mil) on Multi-Layer And Track (1580mil,10mil)(1580mil,40mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.744mil < 10mil) Between Pad P1-2(1615mil,65mil) on Multi-Layer And Track (1580mil,10mil)(1580mil,40mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.744mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.182mil < 10mil) Between Pad PS1-4(470mil,209.41mil) on Top Layer And Text "PS1" (495mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.182mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.601mil < 10mil) Between Pad PS1-5(584.173mil,209.41mil) on Top Layer And Text "PS1" (495mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.601mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.577mil < 10mil) Between Pad PS1-9(527.087mil,247.795mil) on Top Layer And Text "PS1" (495mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-1(1748mil,293mil) on Top Layer And Track (1724.378mil,234.567mil)(1724.378mil,305.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.194mil < 10mil) Between Pad R10-2(1748mil,247mil) on Top Layer And Text "R10" (1760mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R10-2(1748mil,247mil) on Top Layer And Track (1724.378mil,234.567mil)(1724.378mil,305.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.673mil < 10mil) Between Pad R11-2(1010mil,63mil) on Top Layer And Text "R11" (970mil,80mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-1(843mil,75mil) on Top Layer And Track (784.567mil,51.378mil)(855.433mil,51.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-1(843mil,75mil) on Top Layer And Track (784.567mil,98.622mil)(855.433mil,98.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-2(797mil,75mil) on Top Layer And Track (784.567mil,51.378mil)(855.433mil,51.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R12-2(797mil,75mil) on Top Layer And Track (784.567mil,98.622mil)(855.433mil,98.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-1(637mil,260mil) on Top Layer And Track (624.567mil,236.378mil)(695.433mil,236.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-1(637mil,260mil) on Top Layer And Track (624.567mil,283.622mil)(695.433mil,283.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-2(683mil,260mil) on Top Layer And Track (624.567mil,236.378mil)(695.433mil,236.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R2-2(683mil,260mil) on Top Layer And Track (624.567mil,283.622mil)(695.433mil,283.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.731mil < 10mil) Between Pad R3-1(415mil,276.654mil) on Top Layer And Track (359.291mil,278.425mil)(399.921mil,278.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.731mil < 10mil) Between Pad R3-1(415mil,276.654mil) on Top Layer And Track (399.921mil,81.575mil)(399.921mil,278.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.731mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(415mil,233.346mil) on Top Layer And Track (399.921mil,81.575mil)(399.921mil,278.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R4-1(1697mil,185mil) on Bottom Layer And Track (1684.567mil,208.622mil)(1755.433mil,208.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R4-2(1743mil,185mil) on Bottom Layer And Track (1684.567mil,208.622mil)(1755.433mil,208.622mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.696mil < 10mil) Between Pad R6-1(42mil,45mil) on Bottom Layer And Text "R6" (95mil,0mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.696mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.681mil < 10mil) Between Pad R6-2(88mil,45mil) on Bottom Layer And Text "R6" (95mil,0mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-1(425mil,218mil) on Bottom Layer And Track (401.378mil,159.567mil)(401.378mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-1(425mil,218mil) on Bottom Layer And Track (448.622mil,159.567mil)(448.622mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-2(425mil,172mil) on Bottom Layer And Track (401.378mil,159.567mil)(401.378mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R7-2(425mil,172mil) on Bottom Layer And Track (448.622mil,159.567mil)(448.622mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R8-1(345mil,172mil) on Bottom Layer And Track (321.378mil,159.567mil)(321.378mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad R8-1(345mil,172mil) on Bottom Layer And Track (368.622mil,159.567mil)(368.622mil,230.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.173mil < 10mil) Between Pad R9-1(1558mil,50mil) on Top Layer And Track (1565mil,25mil)(1595mil,25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.173mil < 10mil) Between Pad R9-1(1558mil,50mil) on Top Layer And Track (1580mil,10mil)(1580mil,40mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S1-1(481.417mil,133.898mil) on Top Layer And Text "PS1" (495mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S1-1(481.417mil,133.898mil) on Top Layer And Track (507.008mil,116.181mil)(573.937mil,116.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S1-2(599.528mil,133.898mil) on Top Layer And Track (507.008mil,116.181mil)(573.937mil,116.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.926mil < 10mil) Between Pad S1-4(426.299mil,108.307mil) on Top Layer And Track (359.291mil,81.575mil)(399.921mil,81.575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.926mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.756mil < 10mil) Between Pad S1-4(426.299mil,108.307mil) on Top Layer And Track (399.921mil,81.575mil)(399.921mil,278.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.195mil < 10mil) Between Pad S1-4(426.299mil,108.307mil) on Top Layer And Track (438.11mil,49.252mil)(438.11mil,80.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.195mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.176mil < 10mil) Between Pad S1-5(426.299mil,21.693mil) on Top Layer And Track (438.11mil,-45.236mil)(438.11mil,-7.231mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.176mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S1-5(426.299mil,21.693mil) on Top Layer And Track (438.11mil,49.252mil)(438.11mil,80.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S1-6(713.701mil,108.307mil) on Top Layer And Track (701.89mil,49.252mil)(701.89mil,80.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.344mil < 10mil) Between Pad S1-7(713.701mil,21.693mil) on Top Layer And Track (701.89mil,-45.236mil)(701.89mil,-8.399mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.344mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad S1-7(713.701mil,21.693mil) on Top Layer And Track (701.89mil,49.252mil)(701.89mil,80.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.7mil < 10mil) Between Pad S1-8(510.945mil,65mil) on Multi-Layer And Track (474.134mil,33.228mil)(474.134mil,186.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.099mil < 10mil) Between Pad S1-8(510.945mil,65mil) on Multi-Layer And Track (474.134mil,33.228mil)(647.362mil,33.228mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.099mil < 10mil) Between Pad S1-9(629.055mil,65mil) on Multi-Layer And Track (474.134mil,33.228mil)(647.362mil,33.228mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.74mil < 10mil) Between Pad S1-9(629.055mil,65mil) on Multi-Layer And Track (647.362mil,33.228mil)(647.362mil,186.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.797mil < 10mil) Between Pad TP17-1(1272.5mil,220mil) on Bottom Layer And Text "TP17" (1255mil,205mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.797mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad TP20-1(980mil,130mil) on Top Layer And Text "TP20" (865mil,125mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.89mil < 10mil) Between Pad TP21-1(1030mil,115mil) on Bottom Layer And Text "C23" (1015mil,135mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.406mil < 10mil) Between Pad TP22-1(981.501mil,166.501mil) on Top Layer And Text "TP22" (865mil,160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.407mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.491mil < 10mil) Between Pad TP24-1(980mil,200mil) on Top Layer And Text "TP25" (865mil,195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.168mil < 10mil) Between Pad TP25-1(980mil,230mil) on Top Layer And Text "TP24" (865mil,230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.168mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.282mil < 10mil) Between Pad TP25-1(980mil,230mil) on Top Layer And Text "TP25" (865mil,195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.282mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.304mil < 10mil) Between Pad TP5-1(525mil,175mil) on Bottom Layer And Text "C11" (490mil,180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.304mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.979mil < 10mil) Between Pad TP5-1(525mil,175mil) on Bottom Layer And Text "C8" (530mil,180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.979mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.88mil < 10mil) Between Pad TP5-1(525mil,175mil) on Bottom Layer And Track (474.134mil,186.772mil)(647.362mil,186.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.78mil < 10mil) Between Pad TP7-1(555mil,245mil) on Bottom Layer And Text "C12" (575mil,180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.78mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.766mil < 10mil) Between Pad TP7-1(555mil,245mil) on Bottom Layer And Text "C8" (530mil,180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.766mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.577mil < 10mil) Between Pad TP9-1(285mil,280mil) on Bottom Layer And Text "IC3" (305mil,295mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.577mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.175mil < 10mil) Between Pad TP9-1(285mil,280mil) on Bottom Layer And Track (255.945mil,267.638mil)(314.016mil,267.638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.175mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.654mil < 10mil) Between Pad U1-2(1072.047mil,162.5mil) on Multi-Layer And Text "C23" (1015mil,135mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.655mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.789mil < 10mil) Between Pad U1-3(1122.047mil,212.5mil) on Multi-Layer And Text "C24" (1156.316mil,242.922mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.789mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.235mil < 10mil) Between Pad Y1-2(1349.842mil,230.472mil) on Bottom Layer And Text "Y1" (1355mil,180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.235mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.075mil < 10mil) Between Pad Y2-1(1505mil,170.787mil) on Top Layer And Text "C19" (1570mil,145mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.075mil < 10mil) Between Pad Y2-2(1505mil,269.213mil) on Top Layer And Text "C20" (1570mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 10mil) Between Pad Y3-1(709.685mil,246.575mil) on Bottom Layer And Text "Y3" (720mil,270mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.161mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Pad Y3-3(670.315mil,193.425mil) on Bottom Layer And Track (474.134mil,186.772mil)(647.362mil,186.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.205mil < 10mil) Between Pad Y3-3(670.315mil,193.425mil) on Bottom Layer And Track (647.362mil,33.228mil)(647.362mil,186.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.205mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.161mil < 10mil) Between Pad Y3-4(670.315mil,246.575mil) on Bottom Layer And Text "Y3" (720mil,270mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.161mil]
Rule Violations :279

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.102mil < 10mil) Between Arc (1205mil,270mil) on Bottom Overlay And Text "C3" (1189.703mil,285.854mil) on Bottom Overlay Silk Text to Silk Clearance [8.102mil]
   Violation between Silk To Silk Clearance Constraint: (6.64mil < 10mil) Between Text "C24" (1156.316mil,242.922mil) on Bottom Overlay And Track (1060mil,240.006mil)(1080mil,240.006mil) on Bottom Overlay Silk Text to Silk Clearance [6.64mil]
   Violation between Silk To Silk Clearance Constraint: (8.636mil < 10mil) Between Text "DS1" (1548.03mil,183.156mil) on Bottom Overlay And Track (1567.039mil,179.252mil)(1567.039mil,210.748mil) on Bottom Overlay Silk Text to Silk Clearance [8.636mil]
Rule Violations :3

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:00