Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan  4 17:38:04 2023
| Host         : DESKTOP-LA8ISAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_top_timing_summary_routed.rpt -pb hdmi_top_timing_summary_routed.pb -rpx hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_top
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.029        0.000                      0                  332        0.121        0.000                      0                  332       -0.124       -1.239                      10                   229  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk                 {0.000 10.000}       20.000          50.000          
  clk_out1_clock    {0.000 3.367}        6.734           148.500         
    FeedbackClkOut  {0.000 3.367}        6.734           148.500         
      CLKFBIN       {0.000 3.367}        6.734           148.500         
    PixelClkInX5    {0.000 0.673}        1.347           742.500         
      PixelClkIO    {0.000 2.694}        6.734           148.500         
  clkfbout_clock    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_clock          2.119        0.000                      0                  289        0.121        0.000                      0                  289        1.367        0.000                       0                   203  
    FeedbackClkOut                                                                                                                                                    4.068        0.000                       0                     2  
      CLKFBIN                                                                                                                                                         5.485        0.000                       0                     1  
    PixelClkInX5                                                                                                                                                     -0.124       -1.239                      10                    11  
      PixelClkIO                                                                                                                                                      5.263        0.000                       0                     8  
  clkfbout_clock                                                                                                                                                     38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clock  PixelClkIO            2.029        0.000                      0                   38        0.145        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clock     clk_out1_clock           5.348        0.000                      0                    5        0.433        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 inst_vga_shift/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_vga_shift/rgb_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 2.448ns (54.768%)  route 2.022ns (45.232%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 5.868 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.565    -0.380    inst_vga_shift/clk_out1
    SLICE_X107Y67        FDRE                                         r  inst_vga_shift/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  inst_vga_shift/x_reg[0]/Q
                         net (fo=7, routed)           0.558     0.557    inst_vga_shift/x_reg[0]
    SLICE_X108Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     1.051 r  inst_vga_shift/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.051    inst_vga_shift/i__carry_i_10_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.151 r  inst_vga_shift/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.151    inst_vga_shift/i__carry_i_9_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.350 r  inst_vga_shift/i__carry__0_i_7/O[2]
                         net (fo=2, routed)           0.661     2.011    inst_vga_shift/rgb5[11]
    SLICE_X106Y70        LUT4 (Prop_lut4_I0_O)        0.244     2.255 r  inst_vga_shift/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.255    inst_vga_shift/i__carry__0_i_5_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     2.730 f  inst_vga_shift/rgb4_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.595     3.325    inst_vga_shift/rgb48_in
    SLICE_X111Y69        LUT5 (Prop_lut5_I4_O)        0.282     3.607 r  inst_vga_shift/rgb[5]_i_2/O
                         net (fo=1, routed)           0.207     3.815    inst_vga_shift/rgb[5]_i_2_n_0
    SLICE_X111Y69        LUT6 (Prop_lut6_I0_O)        0.275     4.090 r  inst_vga_shift/rgb[5]_i_1/O
                         net (fo=1, routed)           0.000     4.090    inst_vga_shift/rgb[5]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  inst_vga_shift/rgb_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.408     5.868    inst_vga_shift/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_vga_shift/rgb_reg[5]/C
                         clock pessimism              0.425     6.293    
                         clock uncertainty           -0.116     6.177    
    SLICE_X111Y69        FDRE (Setup_fdre_C_D)        0.032     6.209    inst_vga_shift/rgb_reg[5]
  -------------------------------------------------------------------
                         required time                          6.209    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 inst_vga_shift/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_vga_shift/rgb_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 2.257ns (50.765%)  route 2.189ns (49.235%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.866ns = ( 5.868 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.565    -0.380    inst_vga_shift/clk_out1
    SLICE_X107Y67        FDRE                                         r  inst_vga_shift/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  inst_vga_shift/x_reg[0]/Q
                         net (fo=7, routed)           0.558     0.557    inst_vga_shift/x_reg[0]
    SLICE_X108Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     1.051 r  inst_vga_shift/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.051    inst_vga_shift/i__carry_i_10_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.151 r  inst_vga_shift/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.151    inst_vga_shift/i__carry_i_9_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.350 r  inst_vga_shift/i__carry__0_i_7/O[2]
                         net (fo=2, routed)           0.661     2.011    inst_vga_shift/rgb5[11]
    SLICE_X106Y70        LUT4 (Prop_lut4_I0_O)        0.244     2.255 r  inst_vga_shift/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.255    inst_vga_shift/i__carry__0_i_5_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     2.730 f  inst_vga_shift/rgb4_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.595     3.325    inst_vga_shift/rgb48_in
    SLICE_X111Y69        LUT4 (Prop_lut4_I0_O)        0.261     3.586 f  inst_vga_shift/rgb[23]_i_2/O
                         net (fo=4, routed)           0.375     3.961    inst_vga_shift/rgb[23]_i_2_n_0
    SLICE_X111Y69        LUT6 (Prop_lut6_I0_O)        0.105     4.066 r  inst_vga_shift/rgb[14]_i_1/O
                         net (fo=1, routed)           0.000     4.066    inst_vga_shift/rgb[14]_i_1_n_0
    SLICE_X111Y69        FDRE                                         r  inst_vga_shift/rgb_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.408     5.868    inst_vga_shift/clk_out1
    SLICE_X111Y69        FDRE                                         r  inst_vga_shift/rgb_reg[14]/C
                         clock pessimism              0.425     6.293    
                         clock uncertainty           -0.116     6.177    
    SLICE_X111Y69        FDRE (Setup_fdre_C_D)        0.030     6.207    inst_vga_shift/rgb_reg[14]
  -------------------------------------------------------------------
                         required time                          6.207    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 inst_vga_shift/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_vga_shift/rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.433ns  (logic 2.257ns (50.915%)  route 2.176ns (49.085%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 5.867 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.565    -0.380    inst_vga_shift/clk_out1
    SLICE_X107Y67        FDRE                                         r  inst_vga_shift/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  inst_vga_shift/x_reg[0]/Q
                         net (fo=7, routed)           0.558     0.557    inst_vga_shift/x_reg[0]
    SLICE_X108Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     1.051 r  inst_vga_shift/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.051    inst_vga_shift/i__carry_i_10_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.151 r  inst_vga_shift/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.151    inst_vga_shift/i__carry_i_9_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.350 r  inst_vga_shift/i__carry__0_i_7/O[2]
                         net (fo=2, routed)           0.661     2.011    inst_vga_shift/rgb5[11]
    SLICE_X106Y70        LUT4 (Prop_lut4_I0_O)        0.244     2.255 r  inst_vga_shift/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.255    inst_vga_shift/i__carry__0_i_5_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     2.730 r  inst_vga_shift/rgb4_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.595     3.325    inst_vga_shift/rgb48_in
    SLICE_X111Y69        LUT4 (Prop_lut4_I0_O)        0.261     3.586 r  inst_vga_shift/rgb[23]_i_2/O
                         net (fo=4, routed)           0.362     3.948    inst_vga_shift/rgb[23]_i_2_n_0
    SLICE_X111Y70        LUT6 (Prop_lut6_I0_O)        0.105     4.053 r  inst_vga_shift/rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     4.053    inst_vga_shift/rgb[7]_i_1_n_0
    SLICE_X111Y70        FDRE                                         r  inst_vga_shift/rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.407     5.867    inst_vga_shift/clk_out1
    SLICE_X111Y70        FDRE                                         r  inst_vga_shift/rgb_reg[7]/C
                         clock pessimism              0.425     6.292    
                         clock uncertainty           -0.116     6.176    
    SLICE_X111Y70        FDRE (Setup_fdre_C_D)        0.032     6.208    inst_vga_shift/rgb_reg[7]
  -------------------------------------------------------------------
                         required time                          6.208    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_v_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_vga_shift/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.322ns  (logic 1.868ns (43.224%)  route 2.454ns (56.776%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.929ns = ( 5.805 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.566    -0.379    inst_vga_shift/clk_out1
    SLICE_X108Y66        FDRE                                         r  inst_vga_shift/cnt_v_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.433     0.054 r  inst_vga_shift/cnt_v_reg[11]/Q
                         net (fo=8, routed)           0.848     0.902    inst_vga_shift/cnt_v_reg[11]
    SLICE_X110Y66        LUT5 (Prop_lut5_I4_O)        0.115     1.017 f  inst_vga_shift/y[0]_i_13/O
                         net (fo=2, routed)           0.246     1.263    inst_vga_shift/y[0]_i_13_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.267     1.530 r  inst_vga_shift/y[0]_i_3/O
                         net (fo=1, routed)           0.484     2.014    inst_vga_shift/y[0]_i_3_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I0_O)        0.105     2.119 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          0.732     2.851    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X104Y64        LUT2 (Prop_lut2_I1_O)        0.105     2.956 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.144     3.100    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.580 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.580    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.678 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.678    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.943 r  inst_vga_shift/y_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.943    inst_vga_shift/y_reg[8]_i_1_n_6
    SLICE_X105Y66        FDRE                                         r  inst_vga_shift/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.345     5.805    inst_vga_shift/clk_out1
    SLICE_X105Y66        FDRE                                         r  inst_vga_shift/y_reg[9]/C
                         clock pessimism              0.425     6.230    
                         clock uncertainty           -0.116     6.114    
    SLICE_X105Y66        FDRE (Setup_fdre_C_D)        0.059     6.173    inst_vga_shift/y_reg[9]
  -------------------------------------------------------------------
                         required time                          6.173    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_v_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_vga_shift/y_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.863ns (43.158%)  route 2.454ns (56.842%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.929ns = ( 5.805 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.566    -0.379    inst_vga_shift/clk_out1
    SLICE_X108Y66        FDRE                                         r  inst_vga_shift/cnt_v_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.433     0.054 r  inst_vga_shift/cnt_v_reg[11]/Q
                         net (fo=8, routed)           0.848     0.902    inst_vga_shift/cnt_v_reg[11]
    SLICE_X110Y66        LUT5 (Prop_lut5_I4_O)        0.115     1.017 f  inst_vga_shift/y[0]_i_13/O
                         net (fo=2, routed)           0.246     1.263    inst_vga_shift/y[0]_i_13_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.267     1.530 r  inst_vga_shift/y[0]_i_3/O
                         net (fo=1, routed)           0.484     2.014    inst_vga_shift/y[0]_i_3_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I0_O)        0.105     2.119 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          0.732     2.851    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X104Y64        LUT2 (Prop_lut2_I1_O)        0.105     2.956 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.144     3.100    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.580 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.580    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.678 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.678    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     3.938 r  inst_vga_shift/y_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.938    inst_vga_shift/y_reg[8]_i_1_n_4
    SLICE_X105Y66        FDRE                                         r  inst_vga_shift/y_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.345     5.805    inst_vga_shift/clk_out1
    SLICE_X105Y66        FDRE                                         r  inst_vga_shift/y_reg[11]/C
                         clock pessimism              0.425     6.230    
                         clock uncertainty           -0.116     6.114    
    SLICE_X105Y66        FDRE (Setup_fdre_C_D)        0.059     6.173    inst_vga_shift/y_reg[11]
  -------------------------------------------------------------------
                         required time                          6.173    
                         arrival time                          -3.938    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 inst_vga_shift/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_vga_shift/rgb_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.326ns  (logic 2.257ns (52.173%)  route 2.069ns (47.827%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.867ns = ( 5.867 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.565    -0.380    inst_vga_shift/clk_out1
    SLICE_X107Y67        FDRE                                         r  inst_vga_shift/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  inst_vga_shift/x_reg[0]/Q
                         net (fo=7, routed)           0.558     0.557    inst_vga_shift/x_reg[0]
    SLICE_X108Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     1.051 r  inst_vga_shift/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.051    inst_vga_shift/i__carry_i_10_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.151 r  inst_vga_shift/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.151    inst_vga_shift/i__carry_i_9_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.350 r  inst_vga_shift/i__carry__0_i_7/O[2]
                         net (fo=2, routed)           0.661     2.011    inst_vga_shift/rgb5[11]
    SLICE_X106Y70        LUT4 (Prop_lut4_I0_O)        0.244     2.255 r  inst_vga_shift/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.255    inst_vga_shift/i__carry__0_i_5_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     2.730 r  inst_vga_shift/rgb4_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.595     3.325    inst_vga_shift/rgb48_in
    SLICE_X111Y69        LUT4 (Prop_lut4_I0_O)        0.261     3.586 r  inst_vga_shift/rgb[23]_i_2/O
                         net (fo=4, routed)           0.255     3.841    inst_vga_shift/rgb[23]_i_2_n_0
    SLICE_X111Y70        LUT6 (Prop_lut6_I0_O)        0.105     3.946 r  inst_vga_shift/rgb[23]_i_1/O
                         net (fo=1, routed)           0.000     3.946    inst_vga_shift/rgb[23]_i_1_n_0
    SLICE_X111Y70        FDRE                                         r  inst_vga_shift/rgb_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.407     5.867    inst_vga_shift/clk_out1
    SLICE_X111Y70        FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
                         clock pessimism              0.425     6.292    
                         clock uncertainty           -0.116     6.176    
    SLICE_X111Y70        FDRE (Setup_fdre_C_D)        0.032     6.208    inst_vga_shift/rgb_reg[23]
  -------------------------------------------------------------------
                         required time                          6.208    
                         arrival time                          -3.946    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.267ns  (required time - arrival time)
  Source:                 inst_vga_shift/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_vga_shift/rgb_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 2.257ns (52.209%)  route 2.066ns (47.791%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 5.869 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.380ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.565    -0.380    inst_vga_shift/clk_out1
    SLICE_X107Y67        FDRE                                         r  inst_vga_shift/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y67        FDRE (Prop_fdre_C_Q)         0.379    -0.001 r  inst_vga_shift/x_reg[0]/Q
                         net (fo=7, routed)           0.558     0.557    inst_vga_shift/x_reg[0]
    SLICE_X108Y68        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     1.051 r  inst_vga_shift/i__carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.051    inst_vga_shift/i__carry_i_10_n_0
    SLICE_X108Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.151 r  inst_vga_shift/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.151    inst_vga_shift/i__carry_i_9_n_0
    SLICE_X108Y70        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     1.350 r  inst_vga_shift/i__carry__0_i_7/O[2]
                         net (fo=2, routed)           0.661     2.011    inst_vga_shift/rgb5[11]
    SLICE_X106Y70        LUT4 (Prop_lut4_I0_O)        0.244     2.255 r  inst_vga_shift/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.255    inst_vga_shift/i__carry__0_i_5_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.475     2.730 r  inst_vga_shift/rgb4_inferred__0/i__carry__0/CO[2]
                         net (fo=2, routed)           0.595     3.325    inst_vga_shift/rgb48_in
    SLICE_X111Y69        LUT4 (Prop_lut4_I0_O)        0.261     3.586 r  inst_vga_shift/rgb[23]_i_2/O
                         net (fo=4, routed)           0.252     3.838    inst_vga_shift/rgb[23]_i_2_n_0
    SLICE_X111Y68        LUT5 (Prop_lut5_I0_O)        0.105     3.943 r  inst_vga_shift/rgb[15]_i_1/O
                         net (fo=1, routed)           0.000     3.943    inst_vga_shift/rgb[15]_i_1_n_0
    SLICE_X111Y68        FDRE                                         r  inst_vga_shift/rgb_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.409     5.869    inst_vga_shift/clk_out1
    SLICE_X111Y68        FDRE                                         r  inst_vga_shift/rgb_reg[15]/C
                         clock pessimism              0.425     6.294    
                         clock uncertainty           -0.116     6.178    
    SLICE_X111Y68        FDRE (Setup_fdre_C_D)        0.032     6.210    inst_vga_shift/rgb_reg[15]
  -------------------------------------------------------------------
                         required time                          6.210    
                         arrival time                          -3.943    
  -------------------------------------------------------------------
                         slack                                  2.267    

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_v_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_vga_shift/y_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.257ns  (logic 1.803ns (42.357%)  route 2.454ns (57.643%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.929ns = ( 5.805 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.566    -0.379    inst_vga_shift/clk_out1
    SLICE_X108Y66        FDRE                                         r  inst_vga_shift/cnt_v_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.433     0.054 r  inst_vga_shift/cnt_v_reg[11]/Q
                         net (fo=8, routed)           0.848     0.902    inst_vga_shift/cnt_v_reg[11]
    SLICE_X110Y66        LUT5 (Prop_lut5_I4_O)        0.115     1.017 f  inst_vga_shift/y[0]_i_13/O
                         net (fo=2, routed)           0.246     1.263    inst_vga_shift/y[0]_i_13_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.267     1.530 r  inst_vga_shift/y[0]_i_3/O
                         net (fo=1, routed)           0.484     2.014    inst_vga_shift/y[0]_i_3_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I0_O)        0.105     2.119 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          0.732     2.851    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X104Y64        LUT2 (Prop_lut2_I1_O)        0.105     2.956 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.144     3.100    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.580 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.580    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.678 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.678    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     3.878 r  inst_vga_shift/y_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.878    inst_vga_shift/y_reg[8]_i_1_n_5
    SLICE_X105Y66        FDRE                                         r  inst_vga_shift/y_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.345     5.805    inst_vga_shift/clk_out1
    SLICE_X105Y66        FDRE                                         r  inst_vga_shift/y_reg[10]/C
                         clock pessimism              0.425     6.230    
                         clock uncertainty           -0.116     6.114    
    SLICE_X105Y66        FDRE (Setup_fdre_C_D)        0.059     6.173    inst_vga_shift/y_reg[10]
  -------------------------------------------------------------------
                         required time                          6.173    
                         arrival time                          -3.878    
  -------------------------------------------------------------------
                         slack                                  2.295    

Slack (MET) :             2.314ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_v_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_vga_shift/y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.784ns (42.099%)  route 2.454ns (57.901%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.929ns = ( 5.805 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.566    -0.379    inst_vga_shift/clk_out1
    SLICE_X108Y66        FDRE                                         r  inst_vga_shift/cnt_v_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.433     0.054 r  inst_vga_shift/cnt_v_reg[11]/Q
                         net (fo=8, routed)           0.848     0.902    inst_vga_shift/cnt_v_reg[11]
    SLICE_X110Y66        LUT5 (Prop_lut5_I4_O)        0.115     1.017 f  inst_vga_shift/y[0]_i_13/O
                         net (fo=2, routed)           0.246     1.263    inst_vga_shift/y[0]_i_13_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.267     1.530 r  inst_vga_shift/y[0]_i_3/O
                         net (fo=1, routed)           0.484     2.014    inst_vga_shift/y[0]_i_3_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I0_O)        0.105     2.119 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          0.732     2.851    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X104Y64        LUT2 (Prop_lut2_I1_O)        0.105     2.956 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.144     3.100    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.580 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.580    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.678 r  inst_vga_shift/y_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.678    inst_vga_shift/y_reg[4]_i_1_n_0
    SLICE_X105Y66        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     3.859 r  inst_vga_shift/y_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.859    inst_vga_shift/y_reg[8]_i_1_n_7
    SLICE_X105Y66        FDRE                                         r  inst_vga_shift/y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.345     5.805    inst_vga_shift/clk_out1
    SLICE_X105Y66        FDRE                                         r  inst_vga_shift/y_reg[8]/C
                         clock pessimism              0.425     6.230    
                         clock uncertainty           -0.116     6.114    
    SLICE_X105Y66        FDRE (Setup_fdre_C_D)        0.059     6.173    inst_vga_shift/y_reg[8]
  -------------------------------------------------------------------
                         required time                          6.173    
                         arrival time                          -3.859    
  -------------------------------------------------------------------
                         slack                                  2.314    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 inst_vga_shift/cnt_v_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_vga_shift/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.770ns (41.907%)  route 2.454ns (58.093%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.929ns = ( 5.805 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.379ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.566    -0.379    inst_vga_shift/clk_out1
    SLICE_X108Y66        FDRE                                         r  inst_vga_shift/cnt_v_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y66        FDRE (Prop_fdre_C_Q)         0.433     0.054 r  inst_vga_shift/cnt_v_reg[11]/Q
                         net (fo=8, routed)           0.848     0.902    inst_vga_shift/cnt_v_reg[11]
    SLICE_X110Y66        LUT5 (Prop_lut5_I4_O)        0.115     1.017 f  inst_vga_shift/y[0]_i_13/O
                         net (fo=2, routed)           0.246     1.263    inst_vga_shift/y[0]_i_13_n_0
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.267     1.530 r  inst_vga_shift/y[0]_i_3/O
                         net (fo=1, routed)           0.484     2.014    inst_vga_shift/y[0]_i_3_n_0
    SLICE_X111Y65        LUT5 (Prop_lut5_I0_O)        0.105     2.119 f  inst_vga_shift/y[0]_i_1/O
                         net (fo=75, routed)          0.732     2.851    inst_vga_shift/y[0]_i_1_n_0
    SLICE_X104Y64        LUT2 (Prop_lut2_I1_O)        0.105     2.956 r  inst_vga_shift/y[0]_i_4/O
                         net (fo=1, routed)           0.144     3.100    inst_vga_shift/y[0]_i_4_n_0
    SLICE_X105Y64        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     3.580 r  inst_vga_shift/y_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.580    inst_vga_shift/y_reg[0]_i_2_n_0
    SLICE_X105Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     3.845 r  inst_vga_shift/y_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.845    inst_vga_shift/y_reg[4]_i_1_n_6
    SLICE_X105Y65        FDRE                                         r  inst_vga_shift/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.345     5.805    inst_vga_shift/clk_out1
    SLICE_X105Y65        FDRE                                         r  inst_vga_shift/y_reg[5]/C
                         clock pessimism              0.425     6.230    
                         clock uncertainty           -0.116     6.114    
    SLICE_X105Y65        FDRE (Setup_fdre_C_D)        0.059     6.173    inst_vga_shift/y_reg[5]
  -------------------------------------------------------------------
                         required time                          6.173    
                         arrival time                          -3.845    
  -------------------------------------------------------------------
                         slack                                  2.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.607    -0.568    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X105Y62        FDRE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.372    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X105Y62        FDRE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.877    -0.799    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/PixelClk
    SLICE_X105Y62        FDRE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.231    -0.568    
    SLICE_X105Y62        FDRE (Hold_fdre_C_D)         0.075    -0.493    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.632    -0.543    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y67        FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDPE (Prop_fdpe_C_Q)         0.141    -0.402 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.347    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y67        FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.902    -0.774    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y67        FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.231    -0.543    
    SLICE_X113Y67        FDPE (Hold_fdpe_C_D)         0.075    -0.468    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.186ns (75.410%)  route 0.061ns (24.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.634    -0.541    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X110Y63        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.061    -0.340    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X111Y63        LUT6 (Prop_lut6_I5_O)        0.045    -0.295 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X111Y63        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.905    -0.771    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y63        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.243    -0.528    
    SLICE_X111Y63        FDRE (Hold_fdre_C_D)         0.092    -0.436    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.606    -0.569    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDPE (Prop_fdpe_C_Q)         0.164    -0.405 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.350    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.876    -0.800    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.231    -0.569    
    SLICE_X104Y64        FDPE (Hold_fdpe_C_D)         0.060    -0.509    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 inst_vga_shift/vpg_hs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.596%)  route 0.132ns (48.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.634    -0.541    inst_vga_shift/clk_out1
    SLICE_X111Y65        FDRE                                         r  inst_vga_shift/vpg_hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  inst_vga_shift/vpg_hs_reg/Q
                         net (fo=2, routed)           0.132    -0.268    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/vid_pHSync
    SLICE_X106Y65        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.901    -0.775    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X106Y65        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.267    -0.508    
    SLICE_X106Y65        FDRE (Hold_fdre_C_D)         0.070    -0.438    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.491%)  route 0.150ns (51.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.625    -0.550    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y73        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y73        FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.150    -0.260    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X110Y72        FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.897    -0.779    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y72        FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.267    -0.512    
    SLICE_X110Y72        FDSE (Hold_fdse_C_D)         0.076    -0.436    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.561%)  route 0.149ns (51.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.627    -0.548    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X109Y71        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.149    -0.258    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X111Y72        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.897    -0.779    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X111Y72        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                         clock pessimism              0.267    -0.512    
    SLICE_X111Y72        FDRE (Hold_fdre_C_D)         0.075    -0.437    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.209ns (65.401%)  route 0.111ns (34.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.634    -0.541    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y64        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg[3]/Q
                         net (fo=1, routed)           0.111    -0.267    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/q_m_2_reg_n_0_[3]
    SLICE_X112Y65        LUT5 (Prop_lut5_I3_O)        0.045    -0.222 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.222    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw[3]_i_1__1_n_0
    SLICE_X112Y65        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.904    -0.772    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y65        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                         clock pessimism              0.245    -0.527    
    SLICE_X112Y65        FDRE (Hold_fdre_C_D)         0.120    -0.407    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 inst_vga_shift/rgb_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.186%)  route 0.134ns (48.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.629    -0.546    inst_vga_shift/clk_out1
    SLICE_X111Y70        FDRE                                         r  inst_vga_shift/rgb_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  inst_vga_shift/rgb_reg[23]/Q
                         net (fo=9, routed)           0.134    -0.271    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X111Y72        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.897    -0.779    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y72        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism              0.245    -0.534    
    SLICE_X111Y72        FDRE (Hold_fdre_C_D)         0.070    -0.464    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.246ns (78.186%)  route 0.069ns (21.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.628    -0.547    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y72        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y72        FDRE (Prop_fdre_C_Q)         0.148    -0.399 r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[1]/Q
                         net (fo=8, routed)           0.069    -0.331    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[1]
    SLICE_X112Y72        LUT6 (Prop_lut6_I0_O)        0.098    -0.233 r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.233    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X112Y72        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.897    -0.779    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y72        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism              0.232    -0.547    
    SLICE_X112Y72        FDRE (Hold_fdre_C_D)         0.121    -0.426    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         6.734       5.142      BUFGCTRL_X0Y0    inst_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X104Y64    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X104Y64    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X105Y62    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X105Y62    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X105Y63    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         6.734       5.734      SLICE_X105Y63    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         6.734       5.734      SLICE_X104Y63    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       6.734       93.266     MMCME2_ADV_X1Y1  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y68    inst_vga_shift/rgb_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y68    inst_vga_shift/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y68    inst_vga_shift/cnt_h_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y68    inst_vga_shift/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X111Y68    inst_vga_shift/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y63    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X113Y63    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y63    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         3.367       1.367      MMCME2_ADV_X1Y1  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y69    inst_vga_shift/x_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y69    inst_vga_shift/x_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X106Y73    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X108Y73    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y73    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X107Y73    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/n0q_m_2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y73    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X109Y73    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/q_m_2_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  FeedbackClkOut
  To Clock:  FeedbackClkOut

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FeedbackClkOut
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFR/I               n/a            2.666         6.734       4.068      BUFR_X1Y5        inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y1  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.Deskew/O }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y1  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       6.734       93.266     MMCME2_ADV_X1Y1  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkInX5
  To Clock:  PixelClkInX5

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           10  Failing Endpoints,  Worst Slack       -0.124ns,  Total Violation       -1.239ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkInX5
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y76     inst_tmds_encoder/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y75     inst_tmds_encoder/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y68     inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y70     inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y72     inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y71     inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y67     inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.347       -0.124     OLOGIC_X1Y69     inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.470         1.347       -0.123     BUFR_X1Y4        inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.470         1.347       -0.123     BUFIO_X1Y6       inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.347       212.013    MMCME2_ADV_X1Y1  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 2.694 }
Period(ns):         6.734
Sources:            { inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O }

Check Type  Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.471         6.734       5.263      OLOGIC_X1Y76  inst_tmds_encoder/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.471         6.734       5.263      OLOGIC_X1Y75  inst_tmds_encoder/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.471         6.734       5.263      OLOGIC_X1Y68  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.471         6.734       5.263      OLOGIC_X1Y70  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.471         6.734       5.263      OLOGIC_X1Y72  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.471         6.734       5.263      OLOGIC_X1Y71  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.471         6.734       5.263      OLOGIC_X1Y67  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV  n/a            1.471         6.734       5.263      OLOGIC_X1Y69  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y1    inst_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  inst_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        2.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.348ns (9.619%)  route 3.270ns (90.381%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.812ns = ( 5.922 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.568    -0.377    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y67        FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDPE (Prop_fdpe_C_Q)         0.348    -0.029 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.270     3.241    inst_tmds_encoder/U0/ClockSerializer/aRst
    OLOGIC_X1Y76         OSERDESE2                                    r  inst_tmds_encoder/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.369     5.829    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.119     3.710 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.827     4.537    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725     5.262 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.660     5.922    inst_tmds_encoder/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y76         OSERDESE2                                    r  inst_tmds_encoder/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.329     6.251    
                         clock uncertainty           -0.329     5.923    
    OLOGIC_X1Y76         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.653     5.270    inst_tmds_encoder/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.270    
                         arrival time                          -3.241    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 0.348ns (9.916%)  route 3.161ns (90.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.812ns = ( 5.922 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.568    -0.377    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y67        FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDPE (Prop_fdpe_C_Q)         0.348    -0.029 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           3.161     3.133    inst_tmds_encoder/U0/ClockSerializer/aRst
    OLOGIC_X1Y75         OSERDESE2                                    r  inst_tmds_encoder/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.369     5.829    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.119     3.710 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.827     4.537    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725     5.262 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.660     5.922    inst_tmds_encoder/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y75         OSERDESE2                                    r  inst_tmds_encoder/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.329     6.251    
                         clock uncertainty           -0.329     5.923    
    OLOGIC_X1Y75         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.653     5.270    inst_tmds_encoder/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          5.270    
                         arrival time                          -3.133    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.403ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.245ns  (logic 0.348ns (10.723%)  route 2.897ns (89.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 5.924 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.568    -0.377    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y67        FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDPE (Prop_fdpe_C_Q)         0.348    -0.029 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.897     2.869    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.369     5.829    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.119     3.710 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.827     4.537    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725     5.262 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.662     5.924    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.329     6.253    
                         clock uncertainty           -0.329     5.925    
    OLOGIC_X1Y72         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.653     5.272    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                  2.403    

Slack (MET) :             2.520ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.128ns  (logic 0.348ns (11.125%)  route 2.780ns (88.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 5.924 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.568    -0.377    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y67        FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDPE (Prop_fdpe_C_Q)         0.348    -0.029 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.780     2.751    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y71         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.369     5.829    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.119     3.710 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.827     4.537    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725     5.262 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.662     5.924    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X1Y71         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.329     6.253    
                         clock uncertainty           -0.329     5.925    
    OLOGIC_X1Y71         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.653     5.272    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          5.272    
                         arrival time                          -2.751    
  -------------------------------------------------------------------
                         slack                                  2.520    

Slack (MET) :             2.617ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.034ns  (logic 0.348ns (11.469%)  route 2.686ns (88.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 5.927 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.568    -0.377    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y67        FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDPE (Prop_fdpe_C_Q)         0.348    -0.029 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.686     2.658    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y69         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.369     5.829    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.119     3.710 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.827     4.537    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725     5.262 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.665     5.927    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/hdmi_tx_data_p[1]
    OLOGIC_X1Y69         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.329     6.256    
                         clock uncertainty           -0.329     5.928    
    OLOGIC_X1Y69         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.653     5.275    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          5.275    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  2.617    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.348ns (11.559%)  route 2.663ns (88.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.807ns = ( 5.927 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.568    -0.377    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y67        FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDPE (Prop_fdpe_C_Q)         0.348    -0.029 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.663     2.634    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y70         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.369     5.829    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.119     3.710 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.827     4.537    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725     5.262 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.665     5.927    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/hdmi_tx_data_p[1]
    OLOGIC_X1Y70         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.329     6.256    
                         clock uncertainty           -0.329     5.928    
    OLOGIC_X1Y70         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.653     5.275    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.275    
                         arrival time                          -2.634    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.728ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.348ns (11.900%)  route 2.576ns (88.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 5.928 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.568    -0.377    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y67        FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDPE (Prop_fdpe_C_Q)         0.348    -0.029 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.576     2.548    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y68         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.369     5.829    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.119     3.710 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.827     4.537    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725     5.262 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.666     5.928    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y68         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.329     6.257    
                         clock uncertainty           -0.329     5.929    
    OLOGIC_X1Y68         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.653     5.276    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.276    
                         arrival time                          -2.548    
  -------------------------------------------------------------------
                         slack                                  2.728    

Slack (MET) :             2.855ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        2.797ns  (logic 0.348ns (12.442%)  route 2.449ns (87.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 5.928 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.568    -0.377    inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y67        FDPE                                         r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y67        FDPE (Prop_fdpe_C_Q)         0.348    -0.029 r  inst_tmds_encoder/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.449     2.420    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y67         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.369     5.829    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.119     3.710 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.827     4.537    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725     5.262 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.666     5.928    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y67         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.329     6.257    
                         clock uncertainty           -0.329     5.929    
    OLOGIC_X1Y67         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.653     5.276    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          5.276    
                         arrival time                          -2.420    
  -------------------------------------------------------------------
                         slack                                  2.855    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.348ns (18.324%)  route 1.551ns (81.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns = ( 5.924 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.562    -0.383    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y72        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.348    -0.035 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           1.551     1.516    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.369     5.829    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.119     3.710 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.827     4.537    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725     5.262 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.662     5.924    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.329     6.253    
                         clock uncertainty           -0.329     5.925    
    OLOGIC_X1Y72         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.584     5.341    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.341    
                         arrival time                          -1.516    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.379ns (19.006%)  route 1.615ns (80.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.806ns = ( 5.928 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.376ns
    Clock Pessimism Removal (CPR):    0.329ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.569    -0.376    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X113Y66        FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y66        FDSE (Prop_fdse_C_Q)         0.379     0.003 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           1.615     1.618    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X1Y68         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.369     5.829    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.119     3.710 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.827     4.537    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.725     5.262 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.666     5.928    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y68         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.329     6.257    
                         clock uncertainty           -0.329     5.929    
    OLOGIC_X1Y68         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.449     5.480    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -1.618    
  -------------------------------------------------------------------
                         slack                                  3.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.141ns (17.852%)  route 0.649ns (82.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.628    -0.547    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y72        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           0.649     0.242    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/pDataOut[5]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.815    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.894 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.492    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    -1.061 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.751    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.329     0.078    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     0.097    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.128ns (16.988%)  route 0.625ns (83.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.628    -0.547    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y72        FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDSE (Prop_fdse_C_Q)         0.128    -0.419 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.625     0.206    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.815    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.894 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.492    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    -1.061 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.751    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.329     0.078    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.034     0.044    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.206    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.141ns (17.159%)  route 0.681ns (82.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.629    -0.546    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y70        FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDSE (Prop_fdse_C_Q)         0.141    -0.405 r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           0.681     0.275    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y69         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.815    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.894 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.492    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    -1.061 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.749    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/hdmi_tx_data_p[1]
    OLOGIC_X1Y69         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.501    -0.248    
                         clock uncertainty            0.329     0.080    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.099    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.141ns (17.062%)  route 0.685ns (82.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.625    -0.550    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y75        FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDSE (Prop_fdse_C_Q)         0.141    -0.409 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           0.685     0.276    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.815    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.894 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.492    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    -1.061 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.751    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.329     0.078    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.097    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.122%)  route 0.682ns (82.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.628    -0.547    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y72        FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDSE (Prop_fdse_C_Q)         0.141    -0.406 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.682     0.276    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y71         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.815    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.894 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.492    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    -1.061 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.751    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X1Y71         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.329     0.078    
    OLOGIC_X1Y71         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     0.097    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.128ns (16.317%)  route 0.656ns (83.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.628    -0.547    inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X113Y72        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDRE (Prop_fdre_C_Q)         0.128    -0.419 r  inst_tmds_encoder/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.656     0.237    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.815    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.894 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.492    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    -1.061 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.310    -0.751    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/hdmi_tx_data_p[2]
    OLOGIC_X1Y72         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.501    -0.250    
                         clock uncertainty            0.329     0.078    
    OLOGIC_X1Y72         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     0.043    inst_tmds_encoder/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.237    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.164ns (18.937%)  route 0.702ns (81.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.634    -0.541    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y65        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           0.702     0.325    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y68         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.815    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.894 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.492    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    -1.061 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.313    -0.748    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y68         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.501    -0.247    
                         clock uncertainty            0.329     0.081    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     0.100    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.128ns (15.348%)  route 0.706ns (84.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.628    -0.547    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y72        FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y72        FDSE (Prop_fdse_C_Q)         0.128    -0.419 r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           0.706     0.287    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y69         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.815    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.894 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.492    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    -1.061 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.749    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/hdmi_tx_data_p[1]
    OLOGIC_X1Y69         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.501    -0.248    
                         clock uncertainty            0.329     0.080    
    OLOGIC_X1Y69         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.034     0.046    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.287    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.128ns (15.240%)  route 0.712ns (84.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.628    -0.547    inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X110Y71        FDSE                                         r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y71        FDSE (Prop_fdse_C_Q)         0.128    -0.419 r  inst_tmds_encoder/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           0.712     0.292    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/pDataOut[6]
    OLOGIC_X1Y70         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.815    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.894 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.492    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    -1.061 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.312    -0.749    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/hdmi_tx_data_p[1]
    OLOGIC_X1Y70         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.501    -0.248    
                         clock uncertainty            0.329     0.080    
    OLOGIC_X1Y70         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     0.045    inst_tmds_encoder/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@2.694ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.153%)  route 0.739ns (81.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.501ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.634    -0.541    inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X112Y65        FDRE                                         r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  inst_tmds_encoder/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           0.739     0.362    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y68         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.861    -0.815    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.079    -1.894 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402    -1.492    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClkInX5
    BUFR_X1Y4            BUFR (Prop_bufr_I_O)         0.431    -1.061 r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/GenMMCM.PixelClkBuffer/O
                         net (fo=8, routed)           0.313    -0.748    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y68         OSERDESE2                                    r  inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.501    -0.247    
                         clock uncertainty            0.329     0.081    
    OLOGIC_X1Y68         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     0.100    inst_tmds_encoder/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.362    
  -------------------------------------------------------------------
                         slack                                  0.262    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack        5.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.398ns (50.607%)  route 0.388ns (49.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 5.807 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.502    -0.443    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDPE (Prop_fdpe_C_Q)         0.398    -0.045 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.388     0.344    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X105Y63        FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.347     5.807    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X105Y63        FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.459     6.266    
                         clock uncertainty           -0.116     6.150    
    SLICE_X105Y63        FDCE (Recov_fdce_C_CLR)     -0.458     5.692    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          5.692    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.398ns (50.607%)  route 0.388ns (49.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 5.807 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.502    -0.443    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDPE (Prop_fdpe_C_Q)         0.398    -0.045 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.388     0.344    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X105Y63        FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.347     5.807    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X105Y63        FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.459     6.266    
                         clock uncertainty           -0.116     6.150    
    SLICE_X105Y63        FDCE (Recov_fdce_C_CLR)     -0.458     5.692    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.692    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.398ns (50.607%)  route 0.388ns (49.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 5.807 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.502    -0.443    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDPE (Prop_fdpe_C_Q)         0.398    -0.045 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.388     0.344    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X105Y63        FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.347     5.807    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X105Y63        FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.459     6.266    
                         clock uncertainty           -0.116     6.150    
    SLICE_X105Y63        FDCE (Recov_fdce_C_CLR)     -0.458     5.692    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.692    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.398ns (50.607%)  route 0.388ns (49.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 5.807 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.502    -0.443    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDPE (Prop_fdpe_C_Q)         0.398    -0.045 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.388     0.344    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X105Y63        FDPE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.347     5.807    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X105Y63        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.459     6.266    
                         clock uncertainty           -0.116     6.150    
    SLICE_X105Y63        FDPE (Recov_fdpe_C_PRE)     -0.419     5.731    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.731    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clock rise@6.734ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.398ns (50.607%)  route 0.388ns (49.393%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.927ns = ( 5.807 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.244     2.636    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.263    -3.627 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -2.030    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    -1.945 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.502    -0.443    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDPE (Prop_fdpe_C_Q)         0.398    -0.045 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.388     0.344    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X104Y63        FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      6.734     6.734 r  
    N18                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         1.327     8.061 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.127     9.187    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.258     2.929 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     4.383    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.460 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         1.347     5.807    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X104Y63        FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.459     6.266    
                         clock uncertainty           -0.116     6.150    
    SLICE_X104Y63        FDCE (Recov_fdce_C_CLR)     -0.385     5.765    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.765    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  5.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.060%)  route 0.180ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.606    -0.569    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDPE (Prop_fdpe_C_Q)         0.148    -0.421 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.180    -0.241    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X104Y63        FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.876    -0.800    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X104Y63        FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.246    -0.554    
    SLICE_X104Y63        FDCE (Remov_fdce_C_CLR)     -0.120    -0.674    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.674    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.060%)  route 0.180ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.606    -0.569    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDPE (Prop_fdpe_C_Q)         0.148    -0.421 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.180    -0.241    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X105Y63        FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.876    -0.800    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X105Y63        FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg/C
                         clock pessimism              0.246    -0.554    
    SLICE_X105Y63        FDCE (Remov_fdce_C_CLR)     -0.145    -0.699    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockGained_reg
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.060%)  route 0.180ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.606    -0.569    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDPE (Prop_fdpe_C_Q)         0.148    -0.421 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.180    -0.241    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X105Y63        FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.876    -0.800    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X105Y63        FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.246    -0.554    
    SLICE_X105Y63        FDCE (Remov_fdce_C_CLR)     -0.145    -0.699    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.060%)  route 0.180ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.606    -0.569    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDPE (Prop_fdpe_C_Q)         0.148    -0.421 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.180    -0.241    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X105Y63        FDCE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.876    -0.800    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X105Y63        FDCE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.246    -0.554    
    SLICE_X105Y63        FDCE (Remov_fdce_C_CLR)     -0.145    -0.699    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.699    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clock  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.148ns (45.060%)  route 0.180ns (54.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.489     0.718    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.449    -1.730 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.201    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.175 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.606    -0.569    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X104Y64        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y64        FDPE (Prop_fdpe_C_Q)         0.148    -0.421 f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.180    -0.241    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X105Y63        FDPE                                         f  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_clock/inst/clk_in1
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  inst_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.536     0.953    inst_clock/inst/clk_in1_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -2.281 r  inst_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.705    inst_clock/inst/clk_out1_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.676 r  inst_clock/inst/clkout1_buf/O
                         net (fo=201, routed)         0.876    -0.800    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/PixelClk
    SLICE_X105Y63        FDPE                                         r  inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.246    -0.554    
    SLICE_X105Y63        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.702    inst_tmds_encoder/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.702    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.461    





