



# Processing interface cSum
#     vlnv        : xilinx.com:signal:data_rtl:1.0
#     intf_mode   : master
#     static_mode : master
#     cdc_stages  : 0


# Processing interface cSum ...done


# Processing interface cReady
#     vlnv        : xilinx.com:signal:data_rtl:1.0
#     intf_mode   : master
#     static_mode : master
#     cdc_stages  : 0


# Processing interface cReady ...done


# End of File


