INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jaakk/Vivado-Projects/Lab_1-LearnBasicSyntax/src/vhdl/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led_thingy_top'
