module regfile_pipeline(

	input clk,
	
	input [3..0] ALU_op,
	input [31:0] data_in1,
	input [31:0] data_in2,
	
	output reg [3:0] ALU_op_out,
	output reg [31:0] data_out1,
	output reg [31:0] data_out2
	
);

always @(posedge clk) begin
	ALU_op_out <= ALU_op_in;
	data_out1 <= data_in1;
	data_out2 <= data_in2
end

endmodule 