/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Jul 28 13:28:41 2014
 *                 Full Compile MD5 Checksum  c5ff84748c7fa0d54c801cf0c03aeeca
 *                     (minus title and desc)
 *                 MD5 Checksum               62ec62fd8717a3b00aa7784ade95abce
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     14541
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_V3D_QPUDBG_H__
#define BCHP_V3D_QPUDBG_H__

/***************************************************************************
 *V3D_QPUDBG - V3D QPU Debug Register
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_QPUSTS1                  0x00bec000 /* [RO] QPU Debug Status and Selection 1 */
#define BCHP_V3D_QPUDBG_QPUSTS2                  0x00bec004 /* [RO] QPU Debug Status 2 */
#define BCHP_V3D_QPUDBG_QPUALLSTS                0x00bec008 /* [RO] All QPU Debug Status */
#define BCHP_V3D_QPUDBG_QPUVER                   0x00bec00c /* [RO] QPU Debug Version */
#define BCHP_V3D_QPUDBG_QPUCTL1                  0x00bec010 /* [WO] QPU Control 1 */
#define BCHP_V3D_QPUDBG_QPUALLCTL                0x00bec018 /* [WO] All QPU Control */
#define BCHP_V3D_QPUDBG_QPUTHREAD                0x00bec020 /* [RW] QPU thread info */
#define BCHP_V3D_QPUDBG_QPUNUM                   0x00bec024 /* [RW] QPU number info (core, slice, qpu number in slice) */
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE0          0x00bec030 /* [RW] Thread state 0 */
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE1          0x00bec034 /* [RW] Thread state 1 */
#define BCHP_V3D_QPUDBG_QPUPC0                   0x00bec050 /* [RW] Thread 0 PC */
#define BCHP_V3D_QPUDBG_QPUPC1                   0x00bec054 /* [RW] Thread 1 PC */
#define BCHP_V3D_QPUDBG_QPUPC2                   0x00bec058 /* [RW] Thread 2 PC */
#define BCHP_V3D_QPUDBG_QPUPC3                   0x00bec05c /* [RW] Thread 3 PC */
#define BCHP_V3D_QPUDBG_QPULR0                   0x00bec060 /* [RW] Thread 0 LR */
#define BCHP_V3D_QPUDBG_QPULR1                   0x00bec064 /* [RW] Thread 1 LR */
#define BCHP_V3D_QPUDBG_QPULR2                   0x00bec068 /* [RW] Thread 2 LR */
#define BCHP_V3D_QPUDBG_QPULR3                   0x00bec06c /* [RW] Thread 3 LR */
#define BCHP_V3D_QPUDBG_QPULRU0                  0x00bec070 /* [RW] Thread 0 LRU */
#define BCHP_V3D_QPUDBG_QPULRU1                  0x00bec074 /* [RW] Thread 1 LRU */
#define BCHP_V3D_QPUDBG_QPULRU2                  0x00bec078 /* [RW] Thread 2 LRU */
#define BCHP_V3D_QPUDBG_QPULRU3                  0x00bec07c /* [RW] Thread 3 LRU */
#define BCHP_V3D_QPUDBG_QPUFA0                   0x00bec080 /* [RW] Thread 0 flag_a */
#define BCHP_V3D_QPUDBG_QPUFA1                   0x00bec084 /* [RW] Thread 1 flag_a */
#define BCHP_V3D_QPUDBG_QPUFA2                   0x00bec088 /* [RW] Thread 2 flag_a */
#define BCHP_V3D_QPUDBG_QPUFA3                   0x00bec08c /* [RW] Thread 3 flag_a */
#define BCHP_V3D_QPUDBG_QPUFB0                   0x00bec090 /* [RW] Thread 0 flag_b */
#define BCHP_V3D_QPUDBG_QPUFB1                   0x00bec094 /* [RW] Thread 1 flag_b */
#define BCHP_V3D_QPUDBG_QPUFB2                   0x00bec098 /* [RW] Thread 2 flag_b */
#define BCHP_V3D_QPUDBG_QPUFB3                   0x00bec09c /* [RW] Thread 3 flag_b */
#define BCHP_V3D_QPUDBG_QPURTOP0                 0x00bec0a0 /* [RW] Thread 0 RTOP */
#define BCHP_V3D_QPUDBG_QPURTOP1                 0x00bec0a4 /* [RW] Thread 1 RTOP */
#define BCHP_V3D_QPUDBG_QPURTOP2                 0x00bec0a8 /* [RW] Thread 2 RTOP */
#define BCHP_V3D_QPUDBG_QPURTOP3                 0x00bec0ac /* [RW] Thread 3 RTOP */
#define BCHP_V3D_QPUDBG_QPUIW0                   0x00bec0b0 /* [RW] Low 32-bits of current instruction word */
#define BCHP_V3D_QPUDBG_QPUIW1                   0x00bec0b4 /* [RW] High 32-bits of current instruction word */
#define BCHP_V3D_QPUDBG_QPUBRA_PC                0x00bec0c0 /* [RW] Branch control: target PC */
#define BCHP_V3D_QPUDBG_QPUBRA_UFR               0x00bec0c4 /* [RW] Branch control: target uniform address (when branch uniform) */
#define BCHP_V3D_QPUDBG_QPUBRA_SPARE             0x00bec0c8 /* [RO] Spare register reserved for future */
#define BCHP_V3D_QPUDBG_QPUBRA_STATE             0x00bec0cc /* [RW] Branch control: state */
#define BCHP_V3D_QPUDBG_QPUUCB0                  0x00bec0d0 /* [RO] Thread 0 Uniform Cache Base Address */
#define BCHP_V3D_QPUDBG_QPUUCB1                  0x00bec0d4 /* [RO] Thread 1 Uniform Cache Base Address */
#define BCHP_V3D_QPUDBG_QPUUCB2                  0x00bec0d8 /* [RO] Thread 2 Uniform Cache Base Address */
#define BCHP_V3D_QPUDBG_QPUUCB3                  0x00bec0dc /* [RO] Thread 3 Uniform Cache Base Address */
#define BCHP_V3D_QPUDBG_QPUUA0                   0x00bec0e0 /* [RW] Thread 0 Uniform Address (pipeline stage sp/ra) */
#define BCHP_V3D_QPUDBG_QPUUA1                   0x00bec0e4 /* [RW] Thread 1 Uniform Address (pipeline stage sp/ra) */
#define BCHP_V3D_QPUDBG_QPUUA2                   0x00bec0e8 /* [RW] Thread 2 Uniform Address (pipeline stage sp/ra) */
#define BCHP_V3D_QPUDBG_QPUUA3                   0x00bec0ec /* [RW] Thread 3 Uniform Address (pipeline stage sp/ra) */
#define BCHP_V3D_QPUDBG_QPUUA_MS                 0x00bec0f0 /* [RW] Uniform Address (pipeline stage ms) */
#define BCHP_V3D_QPUDBG_QPUUA_RR                 0x00bec0f4 /* [RW] Uniform Address (pipeline stage rr) */
#define BCHP_V3D_QPUDBG_QPUUD_RA                 0x00bec100 /* [RW] Uniform Data (pipeline stage ra) */
#define BCHP_V3D_QPUDBG_QPUUD_RR                 0x00bec104 /* [RW] Uniform Data (pipeline stage rr) */
#define BCHP_V3D_QPUDBG_QPUUD_MS                 0x00bec108 /* [RW] Uniform Data (pipeline stage ms) */
#define BCHP_V3D_QPUDBG_QPUUD_A0                 0x00bec10c /* [RW] Uniform Data (pipeline stage a0) */
#define BCHP_V3D_QPUDBG_QPUFA_STATE0             0x00bec120 /* [RW] FLAG A in delayslot 1 (pipeline stage ms) */
#define BCHP_V3D_QPUDBG_QPUFA_STATE1             0x00bec124 /* [RW] Branch condition in delay slots */
#define BCHP_V3D_QPUDBG_QPUT0MSM0                0x00bec200 /* [RW] Low 32-bit word of the QRT slot 0 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUT0MSM1                0x00bec204 /* [RW] High 32-bit word of the QRT slot 0 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUT1MSM0                0x00bec208 /* [RW] Low 32-bit word of the QRT slot 1 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUT1MSM1                0x00bec20c /* [RW] High 32-bit word of the QRT slot 1 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUT2MSM0                0x00bec210 /* [RW] Low 32-bit word of the QRT slot 2 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUT2MSM1                0x00bec214 /* [RW] High 32-bit word of the QRT slot 2 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUT3MSM0                0x00bec218 /* [RW] Low 32-bit word of the QRT slot 3 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUT3MSM1                0x00bec21c /* [RW] High 32-bit word of the QRT slot 3 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUT4MSM0                0x00bec220 /* [RW] Low 32-bit word of the QRT slot 4 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUT4MSM1                0x00bec224 /* [RW] High 32-bit word of the QRT slot 4 mulitisample mask for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQX0                   0x00bec228 /* [RW] QRT slot 0 quad Xs for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQX1                   0x00bec22c /* [RW] QRT slot 1 quad Xs for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQX2                   0x00bec230 /* [RW] QRT slot 2 quad Xs for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQX3                   0x00bec234 /* [RW] QRT slot 3 quad Xs for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQX4                   0x00bec238 /* [RW] QRT slot 4 quad Xs for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQY0                   0x00bec240 /* [RW] QRT slot 0 quad Ys for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQY1                   0x00bec244 /* [RW] QRT slot 1 quad Ys for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQY2                   0x00bec248 /* [RW] QRT slot 2 quad Ys for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQY3                   0x00bec24c /* [RW] QRT slot 3 quad Ys for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQY4                   0x00bec250 /* [RW] QRT slot 4 quad Ys for the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQRT0                  0x00bec258 /* [RW] QRT slot data 0 of the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQRT1                  0x00bec25c /* [RW] QRT slot data 1 of the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQRT2                  0x00bec260 /* [RW] QRT slot data 2 of the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQRT3                  0x00bec264 /* [RW] QRT slot data 3 of the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQRT4                  0x00bec268 /* [RW] QRT slot data 4 of the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS            0x00bec270 /* [RW] QRT WQALIAS */
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL     0x00bec280 /* [RW] THREAD CONTROL */
#define BCHP_V3D_QPUDBG_QPUIUC_CNT               0x00bec290 /* [RW] IUC CNT */
#define BCHP_V3D_QPUDBG_QPUIC_CNT                0x00bec294 /* [RW] IC STALL ADDR */
#define BCHP_V3D_QPUDBG_QPUUC_CNT                0x00bec298 /* [RW] UC STALL ADDR */
#define BCHP_V3D_QPUDBG_QPUCRC0                  0x00bec2a0 /* [RW] CRC for thread 0 */
#define BCHP_V3D_QPUDBG_QPUCRC1                  0x00bec2a4 /* [RW] CRC for thread 1 */
#define BCHP_V3D_QPUDBG_QPUCRC2                  0x00bec2a8 /* [RW] CRC for thread 2 */
#define BCHP_V3D_QPUDBG_QPUCRC3                  0x00bec2ac /* [RW] CRC for thread 3 */
#define BCHP_V3D_QPUDBG_QPUACC5_0                0x00bec940 /* [RW] QPU Accumulator 5 element 0 to 3 of the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUACC5_4                0x00bec950 /* [RW] QPU Accumulator 5 element 4 to 7 of the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUACC5_8                0x00bec960 /* [RW] QPU Accumulator 5 element 8 to 11 of the mapped QPU */
#define BCHP_V3D_QPUDBG_QPUACC5_12               0x00bec970 /* [RW] QPU Accumulator 5 element 12 to 15 of the mapped QPU */

/***************************************************************************
 *QPUSTS1 - QPU Debug Status and Selection 1
 ***************************************************************************/
/* V3D_QPUDBG :: QPUSTS1 :: reserved0 [31:24] */
#define BCHP_V3D_QPUDBG_QPUSTS1_reserved0_MASK                     0xff000000
#define BCHP_V3D_QPUDBG_QPUSTS1_reserved0_SHIFT                    24

/* V3D_QPUDBG :: QPUSTS1 :: SCOREBOARD_WAIT_STALL [23:23] */
#define BCHP_V3D_QPUDBG_QPUSTS1_SCOREBOARD_WAIT_STALL_MASK         0x00800000
#define BCHP_V3D_QPUDBG_QPUSTS1_SCOREBOARD_WAIT_STALL_SHIFT        23
#define BCHP_V3D_QPUDBG_QPUSTS1_SCOREBOARD_WAIT_STALL_DEFAULT      0x00000000

/* V3D_QPUDBG :: QPUSTS1 :: RSTALL [22:22] */
#define BCHP_V3D_QPUDBG_QPUSTS1_RSTALL_MASK                        0x00400000
#define BCHP_V3D_QPUDBG_QPUSTS1_RSTALL_SHIFT                       22
#define BCHP_V3D_QPUDBG_QPUSTS1_RSTALL_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUSTS1 :: WSTALL [21:21] */
#define BCHP_V3D_QPUDBG_QPUSTS1_WSTALL_MASK                        0x00200000
#define BCHP_V3D_QPUDBG_QPUSTS1_WSTALL_SHIFT                       21
#define BCHP_V3D_QPUDBG_QPUSTS1_WSTALL_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUSTS1 :: T_CLOCK_DISABLE [20:20] */
#define BCHP_V3D_QPUDBG_QPUSTS1_T_CLOCK_DISABLE_MASK               0x00100000
#define BCHP_V3D_QPUDBG_QPUSTS1_T_CLOCK_DISABLE_SHIFT              20
#define BCHP_V3D_QPUDBG_QPUSTS1_T_CLOCK_DISABLE_DEFAULT            0x00000001

/* V3D_QPUDBG :: QPUSTS1 :: T_DONE [19:16] */
#define BCHP_V3D_QPUDBG_QPUSTS1_T_DONE_MASK                        0x000f0000
#define BCHP_V3D_QPUDBG_QPUSTS1_T_DONE_SHIFT                       16
#define BCHP_V3D_QPUDBG_QPUSTS1_T_DONE_DEFAULT                     0x0000000f

/* V3D_QPUDBG :: QPUSTS1 :: TD_TTYPE [15:08] */
#define BCHP_V3D_QPUDBG_QPUSTS1_TD_TTYPE_MASK                      0x0000ff00
#define BCHP_V3D_QPUDBG_QPUSTS1_TD_TTYPE_SHIFT                     8
#define BCHP_V3D_QPUDBG_QPUSTS1_TD_TTYPE_DEFAULT                   0x00000000

/* V3D_QPUDBG :: QPUSTS1 :: TMUREMPTY [07:04] */
#define BCHP_V3D_QPUDBG_QPUSTS1_TMUREMPTY_MASK                     0x000000f0
#define BCHP_V3D_QPUDBG_QPUSTS1_TMUREMPTY_SHIFT                    4
#define BCHP_V3D_QPUDBG_QPUSTS1_TMUREMPTY_DEFAULT                  0x0000000f

/* V3D_QPUDBG :: QPUSTS1 :: QPUQUCACC [03:03] */
#define BCHP_V3D_QPUDBG_QPUSTS1_QPUQUCACC_MASK                     0x00000008
#define BCHP_V3D_QPUDBG_QPUSTS1_QPUQUCACC_SHIFT                    3
#define BCHP_V3D_QPUDBG_QPUSTS1_QPUQUCACC_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUSTS1 :: QPUQICACC [02:02] */
#define BCHP_V3D_QPUDBG_QPUSTS1_QPUQICACC_MASK                     0x00000004
#define BCHP_V3D_QPUDBG_QPUSTS1_QPUQICACC_SHIFT                    2
#define BCHP_V3D_QPUDBG_QPUSTS1_QPUQICACC_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUSTS1 :: RUN_CTL [01:00] */
#define BCHP_V3D_QPUDBG_QPUSTS1_RUN_CTL_MASK                       0x00000003
#define BCHP_V3D_QPUDBG_QPUSTS1_RUN_CTL_SHIFT                      0
#define BCHP_V3D_QPUDBG_QPUSTS1_RUN_CTL_DEFAULT                    0x00000000

/***************************************************************************
 *QPUSTS2 - QPU Debug Status 2
 ***************************************************************************/
/* V3D_QPUDBG :: QPUSTS2 :: reserved0 [31:12] */
#define BCHP_V3D_QPUDBG_QPUSTS2_reserved0_MASK                     0xfffff000
#define BCHP_V3D_QPUDBG_QPUSTS2_reserved0_SHIFT                    12

/* V3D_QPUDBG :: QPUSTS2 :: QPURRBUCNT [11:08] */
#define BCHP_V3D_QPUDBG_QPUSTS2_QPURRBUCNT_MASK                    0x00000f00
#define BCHP_V3D_QPUDBG_QPUSTS2_QPURRBUCNT_SHIFT                   8

/* V3D_QPUDBG :: QPUSTS2 :: QPURRBRACNT [07:04] */
#define BCHP_V3D_QPUDBG_QPUSTS2_QPURRBRACNT_MASK                   0x000000f0
#define BCHP_V3D_QPUDBG_QPUSTS2_QPURRBRACNT_SHIFT                  4
#define BCHP_V3D_QPUDBG_QPUSTS2_QPURRBRACNT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUSTS2 :: QPURSBRACNT [03:00] */
#define BCHP_V3D_QPUDBG_QPUSTS2_QPURSBRACNT_MASK                   0x0000000f
#define BCHP_V3D_QPUDBG_QPUSTS2_QPURSBRACNT_SHIFT                  0
#define BCHP_V3D_QPUDBG_QPUSTS2_QPURSBRACNT_DEFAULT                0x00000000

/***************************************************************************
 *QPUALLSTS - All QPU Debug Status
 ***************************************************************************/
/* V3D_QPUDBG :: QPUALLSTS :: QPU15HALT [31:31] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU15HALT_MASK                   0x80000000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU15HALT_SHIFT                  31
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU15HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU15RUN [30:30] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU15RUN_MASK                    0x40000000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU15RUN_SHIFT                   30
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU15RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU14HALT [29:29] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU14HALT_MASK                   0x20000000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU14HALT_SHIFT                  29
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU14HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU14RUN [28:28] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU14RUN_MASK                    0x10000000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU14RUN_SHIFT                   28
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU14RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU13HALT [27:27] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU13HALT_MASK                   0x08000000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU13HALT_SHIFT                  27
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU13HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU13RUN [26:26] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU13RUN_MASK                    0x04000000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU13RUN_SHIFT                   26
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU13RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU12HALT [25:25] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU12HALT_MASK                   0x02000000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU12HALT_SHIFT                  25
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU12HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU12RUN [24:24] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU12RUN_MASK                    0x01000000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU12RUN_SHIFT                   24
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU12RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU11HALT [23:23] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU11HALT_MASK                   0x00800000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU11HALT_SHIFT                  23
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU11HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU11RUN [22:22] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU11RUN_MASK                    0x00400000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU11RUN_SHIFT                   22
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU11RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU10HALT [21:21] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU10HALT_MASK                   0x00200000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU10HALT_SHIFT                  21
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU10HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU10RUN [20:20] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU10RUN_MASK                    0x00100000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU10RUN_SHIFT                   20
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU10RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU9HALT [19:19] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU9HALT_MASK                    0x00080000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU9HALT_SHIFT                   19
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU9HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU9RUN [18:18] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU9RUN_MASK                     0x00040000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU9RUN_SHIFT                    18
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU9RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU8HALT [17:17] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU8HALT_MASK                    0x00020000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU8HALT_SHIFT                   17
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU8HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU8RUN [16:16] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU8RUN_MASK                     0x00010000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU8RUN_SHIFT                    16
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU8RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU7HALT [15:15] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU7HALT_MASK                    0x00008000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU7HALT_SHIFT                   15
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU7HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU7RUN [14:14] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU7RUN_MASK                     0x00004000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU7RUN_SHIFT                    14
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU7RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU6HALT [13:13] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU6HALT_MASK                    0x00002000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU6HALT_SHIFT                   13
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU6HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU6RUN [12:12] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU6RUN_MASK                     0x00001000
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU6RUN_SHIFT                    12
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU6RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU5HALT [11:11] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU5HALT_MASK                    0x00000800
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU5HALT_SHIFT                   11
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU5HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU5RUN [10:10] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU5RUN_MASK                     0x00000400
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU5RUN_SHIFT                    10
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU5RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU4HALT [09:09] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU4HALT_MASK                    0x00000200
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU4HALT_SHIFT                   9
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU4HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU4RUN [08:08] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU4RUN_MASK                     0x00000100
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU4RUN_SHIFT                    8
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU4RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU3HALT [07:07] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU3HALT_MASK                    0x00000080
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU3HALT_SHIFT                   7
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU3HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU3RUN [06:06] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU3RUN_MASK                     0x00000040
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU3RUN_SHIFT                    6
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU3RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU2HALT [05:05] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU2HALT_MASK                    0x00000020
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU2HALT_SHIFT                   5
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU2HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU2RUN [04:04] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU2RUN_MASK                     0x00000010
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU2RUN_SHIFT                    4
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU2RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU1HALT [03:03] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU1HALT_MASK                    0x00000008
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU1HALT_SHIFT                   3
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU1HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU1RUN [02:02] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU1RUN_MASK                     0x00000004
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU1RUN_SHIFT                    2
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU1RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU0HALT [01:01] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU0HALT_MASK                    0x00000002
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU0HALT_SHIFT                   1
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU0HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLSTS :: QPU0RUN [00:00] */
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU0RUN_MASK                     0x00000001
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU0RUN_SHIFT                    0
#define BCHP_V3D_QPUDBG_QPUALLSTS_QPU0RUN_DEFAULT                  0x00000000

/***************************************************************************
 *QPUVER - QPU Debug Version
 ***************************************************************************/
/* V3D_QPUDBG :: QPUVER :: VER [31:00] */
#define BCHP_V3D_QPUDBG_QPUVER_VER_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_QPUVER_VER_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUVER_VER_DEFAULT                         0x80520003

/***************************************************************************
 *QPUCTL1 - QPU Control 1
 ***************************************************************************/
/* V3D_QPUDBG :: QPUCTL1 :: reserved_for_padding0 [31:12] */
#define BCHP_V3D_QPUDBG_QPUCTL1_reserved_for_padding0_MASK         0xfffff000
#define BCHP_V3D_QPUDBG_QPUCTL1_reserved_for_padding0_SHIFT        12

/* V3D_QPUDBG :: QPUCTL1 :: TMU_OFIFO_CLR [11:08] */
#define BCHP_V3D_QPUDBG_QPUCTL1_TMU_OFIFO_CLR_MASK                 0x00000f00
#define BCHP_V3D_QPUDBG_QPUCTL1_TMU_OFIFO_CLR_SHIFT                8
#define BCHP_V3D_QPUDBG_QPUCTL1_TMU_OFIFO_CLR_DEFAULT              0x00000000

/* V3D_QPUDBG :: QPUCTL1 :: reserved1 [07:06] */
#define BCHP_V3D_QPUDBG_QPUCTL1_reserved1_MASK                     0x000000c0
#define BCHP_V3D_QPUDBG_QPUCTL1_reserved1_SHIFT                    6

/* V3D_QPUDBG :: QPUCTL1 :: UC_CLR [05:05] */
#define BCHP_V3D_QPUDBG_QPUCTL1_UC_CLR_MASK                        0x00000020
#define BCHP_V3D_QPUDBG_QPUCTL1_UC_CLR_SHIFT                       5
#define BCHP_V3D_QPUDBG_QPUCTL1_UC_CLR_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUCTL1 :: IC_CLR [04:04] */
#define BCHP_V3D_QPUDBG_QPUCTL1_IC_CLR_MASK                        0x00000010
#define BCHP_V3D_QPUDBG_QPUCTL1_IC_CLR_SHIFT                       4
#define BCHP_V3D_QPUDBG_QPUCTL1_IC_CLR_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUCTL1 :: TC_TRDY [03:03] */
#define BCHP_V3D_QPUDBG_QPUCTL1_TC_TRDY_MASK                       0x00000008
#define BCHP_V3D_QPUDBG_QPUCTL1_TC_TRDY_SHIFT                      3
#define BCHP_V3D_QPUDBG_QPUCTL1_TC_TRDY_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUCTL1 :: CRC_CTL [02:02] */
#define BCHP_V3D_QPUDBG_QPUCTL1_CRC_CTL_MASK                       0x00000004
#define BCHP_V3D_QPUDBG_QPUCTL1_CRC_CTL_SHIFT                      2
#define BCHP_V3D_QPUDBG_QPUCTL1_CRC_CTL_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUCTL1 :: RUN_CTL [01:00] */
#define BCHP_V3D_QPUDBG_QPUCTL1_RUN_CTL_MASK                       0x00000003
#define BCHP_V3D_QPUDBG_QPUCTL1_RUN_CTL_SHIFT                      0
#define BCHP_V3D_QPUDBG_QPUCTL1_RUN_CTL_DEFAULT                    0x00000000

/***************************************************************************
 *QPUALLCTL - All QPU Control
 ***************************************************************************/
/* V3D_QPUDBG :: QPUALLCTL :: QPU15HALT [31:31] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU15HALT_MASK                   0x80000000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU15HALT_SHIFT                  31
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU15HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU15RUN [30:30] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU15RUN_MASK                    0x40000000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU15RUN_SHIFT                   30
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU15RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU14HALT [29:29] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU14HALT_MASK                   0x20000000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU14HALT_SHIFT                  29
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU14HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU14RUN [28:28] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU14RUN_MASK                    0x10000000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU14RUN_SHIFT                   28
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU14RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU13HALT [27:27] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU13HALT_MASK                   0x08000000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU13HALT_SHIFT                  27
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU13HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU13RUN [26:26] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU13RUN_MASK                    0x04000000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU13RUN_SHIFT                   26
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU13RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU12HALT [25:25] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU12HALT_MASK                   0x02000000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU12HALT_SHIFT                  25
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU12HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU12RUN [24:24] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU12RUN_MASK                    0x01000000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU12RUN_SHIFT                   24
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU12RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU11HALT [23:23] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU11HALT_MASK                   0x00800000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU11HALT_SHIFT                  23
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU11HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU11RUN [22:22] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU11RUN_MASK                    0x00400000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU11RUN_SHIFT                   22
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU11RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU10HALT [21:21] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU10HALT_MASK                   0x00200000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU10HALT_SHIFT                  21
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU10HALT_DEFAULT                0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU10RUN [20:20] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU10RUN_MASK                    0x00100000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU10RUN_SHIFT                   20
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU10RUN_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU9HALT [19:19] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU9HALT_MASK                    0x00080000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU9HALT_SHIFT                   19
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU9HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU9RUN [18:18] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU9RUN_MASK                     0x00040000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU9RUN_SHIFT                    18
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU9RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU8HALT [17:17] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU8HALT_MASK                    0x00020000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU8HALT_SHIFT                   17
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU8HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU8RUN [16:16] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU8RUN_MASK                     0x00010000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU8RUN_SHIFT                    16
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU8RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU7HALT [15:15] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU7HALT_MASK                    0x00008000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU7HALT_SHIFT                   15
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU7HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU7RUN [14:14] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU7RUN_MASK                     0x00004000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU7RUN_SHIFT                    14
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU7RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU6HALT [13:13] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU6HALT_MASK                    0x00002000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU6HALT_SHIFT                   13
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU6HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU6RUN [12:12] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU6RUN_MASK                     0x00001000
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU6RUN_SHIFT                    12
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU6RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU5HALT [11:11] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU5HALT_MASK                    0x00000800
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU5HALT_SHIFT                   11
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU5HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU5RUN [10:10] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU5RUN_MASK                     0x00000400
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU5RUN_SHIFT                    10
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU5RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU4HALT [09:09] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU4HALT_MASK                    0x00000200
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU4HALT_SHIFT                   9
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU4HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU4RUN [08:08] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU4RUN_MASK                     0x00000100
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU4RUN_SHIFT                    8
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU4RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU3HALT [07:07] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU3HALT_MASK                    0x00000080
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU3HALT_SHIFT                   7
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU3HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU3RUN [06:06] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU3RUN_MASK                     0x00000040
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU3RUN_SHIFT                    6
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU3RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU2HALT [05:05] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU2HALT_MASK                    0x00000020
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU2HALT_SHIFT                   5
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU2HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU2RUN [04:04] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU2RUN_MASK                     0x00000010
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU2RUN_SHIFT                    4
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU2RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU1HALT [03:03] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU1HALT_MASK                    0x00000008
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU1HALT_SHIFT                   3
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU1HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU1RUN [02:02] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU1RUN_MASK                     0x00000004
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU1RUN_SHIFT                    2
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU1RUN_DEFAULT                  0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU0HALT [01:01] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU0HALT_MASK                    0x00000002
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU0HALT_SHIFT                   1
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU0HALT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUALLCTL :: QPU0RUN [00:00] */
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU0RUN_MASK                     0x00000001
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU0RUN_SHIFT                    0
#define BCHP_V3D_QPUDBG_QPUALLCTL_QPU0RUN_DEFAULT                  0x00000000

/***************************************************************************
 *QPUTHREAD - QPU thread info
 ***************************************************************************/
/* V3D_QPUDBG :: QPUTHREAD :: reserved0 [31:31] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_reserved0_MASK                   0x80000000
#define BCHP_V3D_QPUDBG_QPUTHREAD_reserved0_SHIFT                  31

/* V3D_QPUDBG :: QPUTHREAD :: SPALIAS0 [30:30] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_SPALIAS0_MASK                    0x40000000
#define BCHP_V3D_QPUDBG_QPUTHREAD_SPALIAS0_SHIFT                   30
#define BCHP_V3D_QPUDBG_QPUTHREAD_SPALIAS0_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: CLKEN_CONTROL [29:29] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_CLKEN_CONTROL_MASK               0x20000000
#define BCHP_V3D_QPUDBG_QPUTHREAD_CLKEN_CONTROL_SHIFT              29
#define BCHP_V3D_QPUDBG_QPUTHREAD_CLKEN_CONTROL_DEFAULT            0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: reserved1 [28:22] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_reserved1_MASK                   0x1fc00000
#define BCHP_V3D_QPUDBG_QPUTHREAD_reserved1_SHIFT                  22

/* V3D_QPUDBG :: QPUTHREAD :: WDTHREAD [21:20] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_WDTHREAD_MASK                    0x00300000
#define BCHP_V3D_QPUDBG_QPUTHREAD_WDTHREAD_SHIFT                   20
#define BCHP_V3D_QPUDBG_QPUTHREAD_WDTHREAD_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: WBTHREAD [19:18] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_WBTHREAD_MASK                    0x000c0000
#define BCHP_V3D_QPUDBG_QPUTHREAD_WBTHREAD_SHIFT                   18
#define BCHP_V3D_QPUDBG_QPUTHREAD_WBTHREAD_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: A1THREAD [17:16] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_A1THREAD_MASK                    0x00030000
#define BCHP_V3D_QPUDBG_QPUTHREAD_A1THREAD_SHIFT                   16
#define BCHP_V3D_QPUDBG_QPUTHREAD_A1THREAD_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: A0THREAD [15:14] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_A0THREAD_MASK                    0x0000c000
#define BCHP_V3D_QPUDBG_QPUTHREAD_A0THREAD_SHIFT                   14
#define BCHP_V3D_QPUDBG_QPUTHREAD_A0THREAD_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: MSTHREAD [13:12] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_MSTHREAD_MASK                    0x00003000
#define BCHP_V3D_QPUDBG_QPUTHREAD_MSTHREAD_SHIFT                   12
#define BCHP_V3D_QPUDBG_QPUTHREAD_MSTHREAD_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: RRTHREAD [11:10] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_RRTHREAD_MASK                    0x00000c00
#define BCHP_V3D_QPUDBG_QPUTHREAD_RRTHREAD_SHIFT                   10
#define BCHP_V3D_QPUDBG_QPUTHREAD_RRTHREAD_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: RATHREAD [09:08] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_RATHREAD_MASK                    0x00000300
#define BCHP_V3D_QPUDBG_QPUTHREAD_RATHREAD_SHIFT                   8
#define BCHP_V3D_QPUDBG_QPUTHREAD_RATHREAD_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: SPTHREAD [07:06] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_SPTHREAD_MASK                    0x000000c0
#define BCHP_V3D_QPUDBG_QPUTHREAD_SPTHREAD_SHIFT                   6
#define BCHP_V3D_QPUDBG_QPUTHREAD_SPTHREAD_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: RSTHREAD [05:04] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_RSTHREAD_MASK                    0x00000030
#define BCHP_V3D_QPUDBG_QPUTHREAD_RSTHREAD_SHIFT                   4
#define BCHP_V3D_QPUDBG_QPUTHREAD_RSTHREAD_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: TDTHREAD [03:02] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_TDTHREAD_MASK                    0x0000000c
#define BCHP_V3D_QPUDBG_QPUTHREAD_TDTHREAD_SHIFT                   2
#define BCHP_V3D_QPUDBG_QPUTHREAD_TDTHREAD_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUTHREAD :: THREAD [01:00] */
#define BCHP_V3D_QPUDBG_QPUTHREAD_THREAD_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_QPUTHREAD_THREAD_SHIFT                     0

/***************************************************************************
 *QPUNUM - QPU number info (core, slice, qpu number in slice)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUNUM :: reserved0 [31:09] */
#define BCHP_V3D_QPUDBG_QPUNUM_reserved0_MASK                      0xfffffe00
#define BCHP_V3D_QPUDBG_QPUNUM_reserved0_SHIFT                     9

/* V3D_QPUDBG :: QPUNUM :: QPUNUM_SL [08:08] */
#define BCHP_V3D_QPUDBG_QPUNUM_QPUNUM_SL_MASK                      0x00000100
#define BCHP_V3D_QPUDBG_QPUNUM_QPUNUM_SL_SHIFT                     8
#define BCHP_V3D_QPUDBG_QPUNUM_QPUNUM_SL_DEFAULT                   0x00000000

/* V3D_QPUDBG :: QPUNUM :: reserved1 [07:07] */
#define BCHP_V3D_QPUDBG_QPUNUM_reserved1_MASK                      0x00000080
#define BCHP_V3D_QPUDBG_QPUNUM_reserved1_SHIFT                     7

/* V3D_QPUDBG :: QPUNUM :: CORE [06:04] */
#define BCHP_V3D_QPUDBG_QPUNUM_CORE_MASK                           0x00000070
#define BCHP_V3D_QPUDBG_QPUNUM_CORE_SHIFT                          4
#define BCHP_V3D_QPUDBG_QPUNUM_CORE_DEFAULT                        0x00000000

/* V3D_QPUDBG :: QPUNUM :: SLICE [03:02] */
#define BCHP_V3D_QPUDBG_QPUNUM_SLICE_MASK                          0x0000000c
#define BCHP_V3D_QPUDBG_QPUNUM_SLICE_SHIFT                         2
#define BCHP_V3D_QPUDBG_QPUNUM_SLICE_DEFAULT                       0x00000000

/* V3D_QPUDBG :: QPUNUM :: NUM [01:00] */
#define BCHP_V3D_QPUDBG_QPUNUM_NUM_MASK                            0x00000003
#define BCHP_V3D_QPUDBG_QPUNUM_NUM_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUNUM_NUM_DEFAULT                         0x00000000

/***************************************************************************
 *QPTHREAD_STATE0 - Thread state 0
 ***************************************************************************/
/* V3D_QPUDBG :: QPTHREAD_STATE0 :: reserved0 [31:24] */
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE0_reserved0_MASK             0xff000000
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE0_reserved0_SHIFT            24

/* V3D_QPUDBG :: QPTHREAD_STATE0 :: TS_TTYPE [23:04] */
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE0_TS_TTYPE_MASK              0x00fffff0
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE0_TS_TTYPE_SHIFT             4
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE0_TS_TTYPE_DEFAULT           0x00000000

/* V3D_QPUDBG :: QPTHREAD_STATE0 :: TS_NAN [03:00] */
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE0_TS_NAN_MASK                0x0000000f
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE0_TS_NAN_SHIFT               0
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE0_TS_NAN_DEFAULT             0x00000000

/***************************************************************************
 *QPTHREAD_STATE1 - Thread state 1
 ***************************************************************************/
/* V3D_QPUDBG :: QPTHREAD_STATE1 :: reserved0 [31:28] */
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE1_reserved0_MASK             0xf0000000
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE1_reserved0_SHIFT            28

/* V3D_QPUDBG :: QPTHREAD_STATE1 :: TS_QRTSLOT [27:16] */
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE1_TS_QRTSLOT_MASK            0x0fff0000
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE1_TS_QRTSLOT_SHIFT           16
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE1_TS_QRTSLOT_DEFAULT         0x00000000

/* V3D_QPUDBG :: QPTHREAD_STATE1 :: TS_QVALID [15:00] */
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE1_TS_QVALID_MASK             0x0000ffff
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE1_TS_QVALID_SHIFT            0
#define BCHP_V3D_QPUDBG_QPTHREAD_STATE1_TS_QVALID_DEFAULT          0x00000000

/***************************************************************************
 *QPUPC0 - Thread 0 PC
 ***************************************************************************/
/* V3D_QPUDBG :: QPUPC0 :: PCADDR [31:03] */
#define BCHP_V3D_QPUDBG_QPUPC0_PCADDR_MASK                         0xfffffff8
#define BCHP_V3D_QPUDBG_QPUPC0_PCADDR_SHIFT                        3
#define BCHP_V3D_QPUDBG_QPUPC0_PCADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPUPC0 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_QPUPC0_reserved0_MASK                      0x00000007
#define BCHP_V3D_QPUDBG_QPUPC0_reserved0_SHIFT                     0

/***************************************************************************
 *QPUPC1 - Thread 1 PC
 ***************************************************************************/
/* V3D_QPUDBG :: QPUPC1 :: PCADDR [31:03] */
#define BCHP_V3D_QPUDBG_QPUPC1_PCADDR_MASK                         0xfffffff8
#define BCHP_V3D_QPUDBG_QPUPC1_PCADDR_SHIFT                        3
#define BCHP_V3D_QPUDBG_QPUPC1_PCADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPUPC1 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_QPUPC1_reserved0_MASK                      0x00000007
#define BCHP_V3D_QPUDBG_QPUPC1_reserved0_SHIFT                     0

/***************************************************************************
 *QPUPC2 - Thread 2 PC
 ***************************************************************************/
/* V3D_QPUDBG :: QPUPC2 :: PCADDR [31:03] */
#define BCHP_V3D_QPUDBG_QPUPC2_PCADDR_MASK                         0xfffffff8
#define BCHP_V3D_QPUDBG_QPUPC2_PCADDR_SHIFT                        3
#define BCHP_V3D_QPUDBG_QPUPC2_PCADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPUPC2 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_QPUPC2_reserved0_MASK                      0x00000007
#define BCHP_V3D_QPUDBG_QPUPC2_reserved0_SHIFT                     0

/***************************************************************************
 *QPUPC3 - Thread 3 PC
 ***************************************************************************/
/* V3D_QPUDBG :: QPUPC3 :: PCADDR [31:03] */
#define BCHP_V3D_QPUDBG_QPUPC3_PCADDR_MASK                         0xfffffff8
#define BCHP_V3D_QPUDBG_QPUPC3_PCADDR_SHIFT                        3
#define BCHP_V3D_QPUDBG_QPUPC3_PCADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPUPC3 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_QPUPC3_reserved0_MASK                      0x00000007
#define BCHP_V3D_QPUDBG_QPUPC3_reserved0_SHIFT                     0

/***************************************************************************
 *QPULR0 - Thread 0 LR
 ***************************************************************************/
/* V3D_QPUDBG :: QPULR0 :: LRADDR [31:03] */
#define BCHP_V3D_QPUDBG_QPULR0_LRADDR_MASK                         0xfffffff8
#define BCHP_V3D_QPUDBG_QPULR0_LRADDR_SHIFT                        3
#define BCHP_V3D_QPUDBG_QPULR0_LRADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPULR0 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_QPULR0_reserved0_MASK                      0x00000007
#define BCHP_V3D_QPUDBG_QPULR0_reserved0_SHIFT                     0

/***************************************************************************
 *QPULR1 - Thread 1 LR
 ***************************************************************************/
/* V3D_QPUDBG :: QPULR1 :: LRADDR [31:03] */
#define BCHP_V3D_QPUDBG_QPULR1_LRADDR_MASK                         0xfffffff8
#define BCHP_V3D_QPUDBG_QPULR1_LRADDR_SHIFT                        3
#define BCHP_V3D_QPUDBG_QPULR1_LRADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPULR1 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_QPULR1_reserved0_MASK                      0x00000007
#define BCHP_V3D_QPUDBG_QPULR1_reserved0_SHIFT                     0

/***************************************************************************
 *QPULR2 - Thread 2 LR
 ***************************************************************************/
/* V3D_QPUDBG :: QPULR2 :: LRADDR [31:03] */
#define BCHP_V3D_QPUDBG_QPULR2_LRADDR_MASK                         0xfffffff8
#define BCHP_V3D_QPUDBG_QPULR2_LRADDR_SHIFT                        3
#define BCHP_V3D_QPUDBG_QPULR2_LRADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPULR2 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_QPULR2_reserved0_MASK                      0x00000007
#define BCHP_V3D_QPUDBG_QPULR2_reserved0_SHIFT                     0

/***************************************************************************
 *QPULR3 - Thread 3 LR
 ***************************************************************************/
/* V3D_QPUDBG :: QPULR3 :: LRADDR [31:03] */
#define BCHP_V3D_QPUDBG_QPULR3_LRADDR_MASK                         0xfffffff8
#define BCHP_V3D_QPUDBG_QPULR3_LRADDR_SHIFT                        3
#define BCHP_V3D_QPUDBG_QPULR3_LRADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPULR3 :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_QPULR3_reserved0_MASK                      0x00000007
#define BCHP_V3D_QPUDBG_QPULR3_reserved0_SHIFT                     0

/***************************************************************************
 *QPULRU0 - Thread 0 LRU
 ***************************************************************************/
/* V3D_QPUDBG :: QPULRU0 :: LRUADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPULRU0_LRUADDR_MASK                       0xfffffffc
#define BCHP_V3D_QPUDBG_QPULRU0_LRUADDR_SHIFT                      2
#define BCHP_V3D_QPUDBG_QPULRU0_LRUADDR_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPULRU0 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPULRU0_reserved0_MASK                     0x00000003
#define BCHP_V3D_QPUDBG_QPULRU0_reserved0_SHIFT                    0

/***************************************************************************
 *QPULRU1 - Thread 1 LRU
 ***************************************************************************/
/* V3D_QPUDBG :: QPULRU1 :: LRUADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPULRU1_LRUADDR_MASK                       0xfffffffc
#define BCHP_V3D_QPUDBG_QPULRU1_LRUADDR_SHIFT                      2
#define BCHP_V3D_QPUDBG_QPULRU1_LRUADDR_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPULRU1 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPULRU1_reserved0_MASK                     0x00000003
#define BCHP_V3D_QPUDBG_QPULRU1_reserved0_SHIFT                    0

/***************************************************************************
 *QPULRU2 - Thread 2 LRU
 ***************************************************************************/
/* V3D_QPUDBG :: QPULRU2 :: LRUADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPULRU2_LRUADDR_MASK                       0xfffffffc
#define BCHP_V3D_QPUDBG_QPULRU2_LRUADDR_SHIFT                      2
#define BCHP_V3D_QPUDBG_QPULRU2_LRUADDR_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPULRU2 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPULRU2_reserved0_MASK                     0x00000003
#define BCHP_V3D_QPUDBG_QPULRU2_reserved0_SHIFT                    0

/***************************************************************************
 *QPULRU3 - Thread 3 LRU
 ***************************************************************************/
/* V3D_QPUDBG :: QPULRU3 :: LRUADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPULRU3_LRUADDR_MASK                       0xfffffffc
#define BCHP_V3D_QPUDBG_QPULRU3_LRUADDR_SHIFT                      2
#define BCHP_V3D_QPUDBG_QPULRU3_LRUADDR_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPULRU3 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPULRU3_reserved0_MASK                     0x00000003
#define BCHP_V3D_QPUDBG_QPULRU3_reserved0_SHIFT                    0

/***************************************************************************
 *QPUFA0 - Thread 0 flag_a
 ***************************************************************************/
/* V3D_QPUDBG :: QPUFA0 :: FAADDR [31:00] */
#define BCHP_V3D_QPUDBG_QPUFA0_FAADDR_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUFA0_FAADDR_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPUFA0_FAADDR_DEFAULT                      0x00000000

/***************************************************************************
 *QPUFA1 - Thread 1 flag_a
 ***************************************************************************/
/* V3D_QPUDBG :: QPUFA1 :: FAADDR [31:00] */
#define BCHP_V3D_QPUDBG_QPUFA1_FAADDR_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUFA1_FAADDR_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPUFA1_FAADDR_DEFAULT                      0x00000000

/***************************************************************************
 *QPUFA2 - Thread 2 flag_a
 ***************************************************************************/
/* V3D_QPUDBG :: QPUFA2 :: FAADDR [31:00] */
#define BCHP_V3D_QPUDBG_QPUFA2_FAADDR_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUFA2_FAADDR_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPUFA2_FAADDR_DEFAULT                      0x00000000

/***************************************************************************
 *QPUFA3 - Thread 3 flag_a
 ***************************************************************************/
/* V3D_QPUDBG :: QPUFA3 :: FAADDR [31:00] */
#define BCHP_V3D_QPUDBG_QPUFA3_FAADDR_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUFA3_FAADDR_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPUFA3_FAADDR_DEFAULT                      0x00000000

/***************************************************************************
 *QPUFB0 - Thread 0 flag_b
 ***************************************************************************/
/* V3D_QPUDBG :: QPUFB0 :: FBADDR [31:00] */
#define BCHP_V3D_QPUDBG_QPUFB0_FBADDR_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUFB0_FBADDR_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPUFB0_FBADDR_DEFAULT                      0x00000000

/***************************************************************************
 *QPUFB1 - Thread 1 flag_b
 ***************************************************************************/
/* V3D_QPUDBG :: QPUFB1 :: FBADDR [31:00] */
#define BCHP_V3D_QPUDBG_QPUFB1_FBADDR_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUFB1_FBADDR_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPUFB1_FBADDR_DEFAULT                      0x00000000

/***************************************************************************
 *QPUFB2 - Thread 2 flag_b
 ***************************************************************************/
/* V3D_QPUDBG :: QPUFB2 :: FBADDR [31:00] */
#define BCHP_V3D_QPUDBG_QPUFB2_FBADDR_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUFB2_FBADDR_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPUFB2_FBADDR_DEFAULT                      0x00000000

/***************************************************************************
 *QPUFB3 - Thread 3 flag_b
 ***************************************************************************/
/* V3D_QPUDBG :: QPUFB3 :: FBADDR [31:00] */
#define BCHP_V3D_QPUDBG_QPUFB3_FBADDR_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUFB3_FBADDR_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPUFB3_FBADDR_DEFAULT                      0x00000000

/***************************************************************************
 *QPURTOP0 - Thread 0 RTOP
 ***************************************************************************/
/* V3D_QPUDBG :: QPURTOP0 :: RTOP [31:00] */
#define BCHP_V3D_QPUDBG_QPURTOP0_RTOP_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPURTOP0_RTOP_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPURTOP0_RTOP_DEFAULT                      0x00000000

/***************************************************************************
 *QPURTOP1 - Thread 1 RTOP
 ***************************************************************************/
/* V3D_QPUDBG :: QPURTOP1 :: RTOP [31:00] */
#define BCHP_V3D_QPUDBG_QPURTOP1_RTOP_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPURTOP1_RTOP_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPURTOP1_RTOP_DEFAULT                      0x00000000

/***************************************************************************
 *QPURTOP2 - Thread 2 RTOP
 ***************************************************************************/
/* V3D_QPUDBG :: QPURTOP2 :: RTOP [31:00] */
#define BCHP_V3D_QPUDBG_QPURTOP2_RTOP_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPURTOP2_RTOP_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPURTOP2_RTOP_DEFAULT                      0x00000000

/***************************************************************************
 *QPURTOP3 - Thread 3 RTOP
 ***************************************************************************/
/* V3D_QPUDBG :: QPURTOP3 :: RTOP [31:00] */
#define BCHP_V3D_QPUDBG_QPURTOP3_RTOP_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPURTOP3_RTOP_SHIFT                        0
#define BCHP_V3D_QPUDBG_QPURTOP3_RTOP_DEFAULT                      0x00000000

/***************************************************************************
 *QPUIW0 - Low 32-bits of current instruction word
 ***************************************************************************/
/* V3D_QPUDBG :: QPUIW0 :: IW0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUIW0_IW0_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_QPUIW0_IW0_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUIW0_IW0_DEFAULT                         0x00000000

/***************************************************************************
 *QPUIW1 - High 32-bits of current instruction word
 ***************************************************************************/
/* V3D_QPUDBG :: QPUIW1 :: IW1 [31:00] */
#define BCHP_V3D_QPUDBG_QPUIW1_IW1_MASK                            0xffffffff
#define BCHP_V3D_QPUDBG_QPUIW1_IW1_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUIW1_IW1_DEFAULT                         0x00000000

/***************************************************************************
 *QPUBRA_PC - Branch control: target PC
 ***************************************************************************/
/* V3D_QPUDBG :: QPUBRA_PC :: BRA_PC [31:03] */
#define BCHP_V3D_QPUDBG_QPUBRA_PC_BRA_PC_MASK                      0xfffffff8
#define BCHP_V3D_QPUDBG_QPUBRA_PC_BRA_PC_SHIFT                     3
#define BCHP_V3D_QPUDBG_QPUBRA_PC_BRA_PC_DEFAULT                   0x00000000

/* V3D_QPUDBG :: QPUBRA_PC :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_QPUBRA_PC_reserved0_MASK                   0x00000007
#define BCHP_V3D_QPUDBG_QPUBRA_PC_reserved0_SHIFT                  0

/***************************************************************************
 *QPUBRA_UFR - Branch control: target uniform address (when branch uniform)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUBRA_UFR :: BRA_UFR [31:02] */
#define BCHP_V3D_QPUDBG_QPUBRA_UFR_BRA_UFR_MASK                    0xfffffffc
#define BCHP_V3D_QPUDBG_QPUBRA_UFR_BRA_UFR_SHIFT                   2
#define BCHP_V3D_QPUDBG_QPUBRA_UFR_BRA_UFR_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUBRA_UFR :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUBRA_UFR_reserved0_MASK                  0x00000003
#define BCHP_V3D_QPUDBG_QPUBRA_UFR_reserved0_SHIFT                 0

/***************************************************************************
 *QPUBRA_SPARE - Spare register reserved for future
 ***************************************************************************/
/* V3D_QPUDBG :: QPUBRA_SPARE :: reserved0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUBRA_SPARE_reserved0_MASK                0xffffffff
#define BCHP_V3D_QPUDBG_QPUBRA_SPARE_reserved0_SHIFT               0

/***************************************************************************
 *QPUBRA_STATE - Branch control: state
 ***************************************************************************/
/* V3D_QPUDBG :: QPUBRA_STATE :: reserved0 [31:14] */
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_reserved0_MASK                0xffffc000
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_reserved0_SHIFT               14

/* V3D_QPUDBG :: QPUBRA_STATE :: BU_TYPE [13:12] */
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_BU_TYPE_MASK                  0x00003000
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_BU_TYPE_SHIFT                 12
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_BU_TYPE_DEFAULT               0x00000000

/* V3D_QPUDBG :: QPUBRA_STATE :: BRA_ULR [11:11] */
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_BRA_ULR_MASK                  0x00000800
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_BRA_ULR_SHIFT                 11
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_BRA_ULR_DEFAULT               0x00000000

/* V3D_QPUDBG :: QPUBRA_STATE :: BRA_UCB [10:10] */
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_BRA_UCB_MASK                  0x00000400
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_BRA_UCB_SHIFT                 10
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_BRA_UCB_DEFAULT               0x00000000

/* V3D_QPUDBG :: QPUBRA_STATE :: IS_BU [09:09] */
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_IS_BU_MASK                    0x00000200
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_IS_BU_SHIFT                   9
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_IS_BU_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUBRA_STATE :: RR_BRA_READY [08:08] */
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_RR_BRA_READY_MASK             0x00000100
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_RR_BRA_READY_SHIFT            8
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_RR_BRA_READY_DEFAULT          0x00000000

/* V3D_QPUDBG :: QPUBRA_STATE :: reserved1 [07:07] */
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_reserved1_MASK                0x00000080
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_reserved1_SHIFT               7

/* V3D_QPUDBG :: QPUBRA_STATE :: RR_BRA_COUNT [06:04] */
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_RR_BRA_COUNT_MASK             0x00000070
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_RR_BRA_COUNT_SHIFT            4
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_RR_BRA_COUNT_DEFAULT          0x00000000

/* V3D_QPUDBG :: QPUBRA_STATE :: reserved2 [03:03] */
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_reserved2_MASK                0x00000008
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_reserved2_SHIFT               3

/* V3D_QPUDBG :: QPUBRA_STATE :: RS_BRA_COUNT [02:00] */
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_RS_BRA_COUNT_MASK             0x00000007
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_RS_BRA_COUNT_SHIFT            0
#define BCHP_V3D_QPUDBG_QPUBRA_STATE_RS_BRA_COUNT_DEFAULT          0x00000000

/***************************************************************************
 *QPUUCB0 - Thread 0 Uniform Cache Base Address
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUCB0 :: UCBADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPUUCB0_UCBADDR_MASK                       0xfffffffc
#define BCHP_V3D_QPUDBG_QPUUCB0_UCBADDR_SHIFT                      2
#define BCHP_V3D_QPUDBG_QPUUCB0_UCBADDR_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUUCB0 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUUCB0_reserved0_MASK                     0x00000003
#define BCHP_V3D_QPUDBG_QPUUCB0_reserved0_SHIFT                    0

/***************************************************************************
 *QPUUCB1 - Thread 1 Uniform Cache Base Address
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUCB1 :: UCBADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPUUCB1_UCBADDR_MASK                       0xfffffffc
#define BCHP_V3D_QPUDBG_QPUUCB1_UCBADDR_SHIFT                      2
#define BCHP_V3D_QPUDBG_QPUUCB1_UCBADDR_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUUCB1 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUUCB1_reserved0_MASK                     0x00000003
#define BCHP_V3D_QPUDBG_QPUUCB1_reserved0_SHIFT                    0

/***************************************************************************
 *QPUUCB2 - Thread 2 Uniform Cache Base Address
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUCB2 :: UCBADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPUUCB2_UCBADDR_MASK                       0xfffffffc
#define BCHP_V3D_QPUDBG_QPUUCB2_UCBADDR_SHIFT                      2
#define BCHP_V3D_QPUDBG_QPUUCB2_UCBADDR_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUUCB2 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUUCB2_reserved0_MASK                     0x00000003
#define BCHP_V3D_QPUDBG_QPUUCB2_reserved0_SHIFT                    0

/***************************************************************************
 *QPUUCB3 - Thread 3 Uniform Cache Base Address
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUCB3 :: UCBADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPUUCB3_UCBADDR_MASK                       0xfffffffc
#define BCHP_V3D_QPUDBG_QPUUCB3_UCBADDR_SHIFT                      2
#define BCHP_V3D_QPUDBG_QPUUCB3_UCBADDR_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUUCB3 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUUCB3_reserved0_MASK                     0x00000003
#define BCHP_V3D_QPUDBG_QPUUCB3_reserved0_SHIFT                    0

/***************************************************************************
 *QPUUA0 - Thread 0 Uniform Address (pipeline stage sp/ra)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUA0 :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPUUA0_UAADDR_MASK                         0xfffffffc
#define BCHP_V3D_QPUDBG_QPUUA0_UAADDR_SHIFT                        2
#define BCHP_V3D_QPUDBG_QPUUA0_UAADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPUUA0 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUUA0_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_QPUUA0_reserved0_SHIFT                     0

/***************************************************************************
 *QPUUA1 - Thread 1 Uniform Address (pipeline stage sp/ra)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUA1 :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPUUA1_UAADDR_MASK                         0xfffffffc
#define BCHP_V3D_QPUDBG_QPUUA1_UAADDR_SHIFT                        2
#define BCHP_V3D_QPUDBG_QPUUA1_UAADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPUUA1 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUUA1_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_QPUUA1_reserved0_SHIFT                     0

/***************************************************************************
 *QPUUA2 - Thread 2 Uniform Address (pipeline stage sp/ra)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUA2 :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPUUA2_UAADDR_MASK                         0xfffffffc
#define BCHP_V3D_QPUDBG_QPUUA2_UAADDR_SHIFT                        2
#define BCHP_V3D_QPUDBG_QPUUA2_UAADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPUUA2 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUUA2_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_QPUUA2_reserved0_SHIFT                     0

/***************************************************************************
 *QPUUA3 - Thread 3 Uniform Address (pipeline stage sp/ra)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUA3 :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPUUA3_UAADDR_MASK                         0xfffffffc
#define BCHP_V3D_QPUDBG_QPUUA3_UAADDR_SHIFT                        2
#define BCHP_V3D_QPUDBG_QPUUA3_UAADDR_DEFAULT                      0x00000000

/* V3D_QPUDBG :: QPUUA3 :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUUA3_reserved0_MASK                      0x00000003
#define BCHP_V3D_QPUDBG_QPUUA3_reserved0_SHIFT                     0

/***************************************************************************
 *QPUUA_MS - Uniform Address (pipeline stage ms)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUA_MS :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPUUA_MS_UAADDR_MASK                       0xfffffffc
#define BCHP_V3D_QPUDBG_QPUUA_MS_UAADDR_SHIFT                      2
#define BCHP_V3D_QPUDBG_QPUUA_MS_UAADDR_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUUA_MS :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUUA_MS_reserved0_MASK                    0x00000003
#define BCHP_V3D_QPUDBG_QPUUA_MS_reserved0_SHIFT                   0

/***************************************************************************
 *QPUUA_RR - Uniform Address (pipeline stage rr)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUA_RR :: UAADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPUUA_RR_UAADDR_MASK                       0xfffffffc
#define BCHP_V3D_QPUDBG_QPUUA_RR_UAADDR_SHIFT                      2
#define BCHP_V3D_QPUDBG_QPUUA_RR_UAADDR_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUUA_RR :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUUA_RR_reserved0_MASK                    0x00000003
#define BCHP_V3D_QPUDBG_QPUUA_RR_reserved0_SHIFT                   0

/***************************************************************************
 *QPUUD_RA - Uniform Data (pipeline stage ra)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUD_RA :: UD [31:00] */
#define BCHP_V3D_QPUDBG_QPUUD_RA_UD_MASK                           0xffffffff
#define BCHP_V3D_QPUDBG_QPUUD_RA_UD_SHIFT                          0
#define BCHP_V3D_QPUDBG_QPUUD_RA_UD_DEFAULT                        0x00000000

/***************************************************************************
 *QPUUD_RR - Uniform Data (pipeline stage rr)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUD_RR :: UD [31:00] */
#define BCHP_V3D_QPUDBG_QPUUD_RR_UD_MASK                           0xffffffff
#define BCHP_V3D_QPUDBG_QPUUD_RR_UD_SHIFT                          0
#define BCHP_V3D_QPUDBG_QPUUD_RR_UD_DEFAULT                        0x00000000

/***************************************************************************
 *QPUUD_MS - Uniform Data (pipeline stage ms)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUD_MS :: UD [31:00] */
#define BCHP_V3D_QPUDBG_QPUUD_MS_UD_MASK                           0xffffffff
#define BCHP_V3D_QPUDBG_QPUUD_MS_UD_SHIFT                          0
#define BCHP_V3D_QPUDBG_QPUUD_MS_UD_DEFAULT                        0x00000000

/***************************************************************************
 *QPUUD_A0 - Uniform Data (pipeline stage a0)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUD_A0 :: UD [31:00] */
#define BCHP_V3D_QPUDBG_QPUUD_A0_UD_MASK                           0xffffffff
#define BCHP_V3D_QPUDBG_QPUUD_A0_UD_SHIFT                          0
#define BCHP_V3D_QPUDBG_QPUUD_A0_UD_DEFAULT                        0x00000000

/***************************************************************************
 *QPUFA_STATE0 - FLAG A in delayslot 1 (pipeline stage ms)
 ***************************************************************************/
/* V3D_QPUDBG :: QPUFA_STATE0 :: FA_DLY1 [31:00] */
#define BCHP_V3D_QPUDBG_QPUFA_STATE0_FA_DLY1_MASK                  0xffffffff
#define BCHP_V3D_QPUDBG_QPUFA_STATE0_FA_DLY1_SHIFT                 0
#define BCHP_V3D_QPUDBG_QPUFA_STATE0_FA_DLY1_DEFAULT               0x00000000

/***************************************************************************
 *QPUFA_STATE1 - Branch condition in delay slots
 ***************************************************************************/
/* V3D_QPUDBG :: QPUFA_STATE1 :: FA_MSFIGN [31:16] */
#define BCHP_V3D_QPUDBG_QPUFA_STATE1_FA_MSFIGN_MASK                0xffff0000
#define BCHP_V3D_QPUDBG_QPUFA_STATE1_FA_MSFIGN_SHIFT               16
#define BCHP_V3D_QPUDBG_QPUFA_STATE1_FA_MSFIGN_DEFAULT             0x00000000

/* V3D_QPUDBG :: QPUFA_STATE1 :: reserved0 [15:03] */
#define BCHP_V3D_QPUDBG_QPUFA_STATE1_reserved0_MASK                0x0000fff8
#define BCHP_V3D_QPUDBG_QPUFA_STATE1_reserved0_SHIFT               3

/* V3D_QPUDBG :: QPUFA_STATE1 :: FA_BCOND [02:00] */
#define BCHP_V3D_QPUDBG_QPUFA_STATE1_FA_BCOND_MASK                 0x00000007
#define BCHP_V3D_QPUDBG_QPUFA_STATE1_FA_BCOND_SHIFT                0
#define BCHP_V3D_QPUDBG_QPUFA_STATE1_FA_BCOND_DEFAULT              0x00000000

/***************************************************************************
 *QPUT0MSM0 - Low 32-bit word of the QRT slot 0 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUT0MSM0 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUT0MSM0_MSM0_MASK                        0xffffffff
#define BCHP_V3D_QPUDBG_QPUT0MSM0_MSM0_SHIFT                       0
#define BCHP_V3D_QPUDBG_QPUT0MSM0_MSM0_DEFAULT                     0x00000000

/***************************************************************************
 *QPUT0MSM1 - High 32-bit word of the QRT slot 0 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUT0MSM1 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUT0MSM1_MSM0_MASK                        0xffffffff
#define BCHP_V3D_QPUDBG_QPUT0MSM1_MSM0_SHIFT                       0
#define BCHP_V3D_QPUDBG_QPUT0MSM1_MSM0_DEFAULT                     0x00000000

/***************************************************************************
 *QPUT1MSM0 - Low 32-bit word of the QRT slot 1 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUT1MSM0 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUT1MSM0_MSM0_MASK                        0xffffffff
#define BCHP_V3D_QPUDBG_QPUT1MSM0_MSM0_SHIFT                       0
#define BCHP_V3D_QPUDBG_QPUT1MSM0_MSM0_DEFAULT                     0x00000000

/***************************************************************************
 *QPUT1MSM1 - High 32-bit word of the QRT slot 1 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUT1MSM1 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUT1MSM1_MSM0_MASK                        0xffffffff
#define BCHP_V3D_QPUDBG_QPUT1MSM1_MSM0_SHIFT                       0
#define BCHP_V3D_QPUDBG_QPUT1MSM1_MSM0_DEFAULT                     0x00000000

/***************************************************************************
 *QPUT2MSM0 - Low 32-bit word of the QRT slot 2 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUT2MSM0 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUT2MSM0_MSM0_MASK                        0xffffffff
#define BCHP_V3D_QPUDBG_QPUT2MSM0_MSM0_SHIFT                       0
#define BCHP_V3D_QPUDBG_QPUT2MSM0_MSM0_DEFAULT                     0x00000000

/***************************************************************************
 *QPUT2MSM1 - High 32-bit word of the QRT slot 2 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUT2MSM1 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUT2MSM1_MSM0_MASK                        0xffffffff
#define BCHP_V3D_QPUDBG_QPUT2MSM1_MSM0_SHIFT                       0
#define BCHP_V3D_QPUDBG_QPUT2MSM1_MSM0_DEFAULT                     0x00000000

/***************************************************************************
 *QPUT3MSM0 - Low 32-bit word of the QRT slot 3 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUT3MSM0 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUT3MSM0_MSM0_MASK                        0xffffffff
#define BCHP_V3D_QPUDBG_QPUT3MSM0_MSM0_SHIFT                       0
#define BCHP_V3D_QPUDBG_QPUT3MSM0_MSM0_DEFAULT                     0x00000000

/***************************************************************************
 *QPUT3MSM1 - High 32-bit word of the QRT slot 3 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUT3MSM1 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUT3MSM1_MSM0_MASK                        0xffffffff
#define BCHP_V3D_QPUDBG_QPUT3MSM1_MSM0_SHIFT                       0
#define BCHP_V3D_QPUDBG_QPUT3MSM1_MSM0_DEFAULT                     0x00000000

/***************************************************************************
 *QPUT4MSM0 - Low 32-bit word of the QRT slot 4 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUT4MSM0 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUT4MSM0_MSM0_MASK                        0xffffffff
#define BCHP_V3D_QPUDBG_QPUT4MSM0_MSM0_SHIFT                       0
#define BCHP_V3D_QPUDBG_QPUT4MSM0_MSM0_DEFAULT                     0x00000000

/***************************************************************************
 *QPUT4MSM1 - High 32-bit word of the QRT slot 4 mulitisample mask for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUT4MSM1 :: MSM0 [31:00] */
#define BCHP_V3D_QPUDBG_QPUT4MSM1_MSM0_MASK                        0xffffffff
#define BCHP_V3D_QPUDBG_QPUT4MSM1_MSM0_SHIFT                       0
#define BCHP_V3D_QPUDBG_QPUT4MSM1_MSM0_DEFAULT                     0x00000000

/***************************************************************************
 *QPUQX0 - QRT slot 0 quad Xs for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQX0 :: reserved_for_padding0 [31:20] */
#define BCHP_V3D_QPUDBG_QPUQX0_reserved_for_padding0_MASK          0xfff00000
#define BCHP_V3D_QPUDBG_QPUQX0_reserved_for_padding0_SHIFT         20

/* V3D_QPUDBG :: QPUQX0 :: QX3 [19:15] */
#define BCHP_V3D_QPUDBG_QPUQX0_QX3_MASK                            0x000f8000
#define BCHP_V3D_QPUDBG_QPUQX0_QX3_SHIFT                           15
#define BCHP_V3D_QPUDBG_QPUQX0_QX3_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX0 :: QX2 [14:10] */
#define BCHP_V3D_QPUDBG_QPUQX0_QX2_MASK                            0x00007c00
#define BCHP_V3D_QPUDBG_QPUQX0_QX2_SHIFT                           10
#define BCHP_V3D_QPUDBG_QPUQX0_QX2_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX0 :: QX1 [09:05] */
#define BCHP_V3D_QPUDBG_QPUQX0_QX1_MASK                            0x000003e0
#define BCHP_V3D_QPUDBG_QPUQX0_QX1_SHIFT                           5
#define BCHP_V3D_QPUDBG_QPUQX0_QX1_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX0 :: QX0 [04:00] */
#define BCHP_V3D_QPUDBG_QPUQX0_QX0_MASK                            0x0000001f
#define BCHP_V3D_QPUDBG_QPUQX0_QX0_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQX0_QX0_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQX1 - QRT slot 1 quad Xs for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQX1 :: reserved_for_padding0 [31:20] */
#define BCHP_V3D_QPUDBG_QPUQX1_reserved_for_padding0_MASK          0xfff00000
#define BCHP_V3D_QPUDBG_QPUQX1_reserved_for_padding0_SHIFT         20

/* V3D_QPUDBG :: QPUQX1 :: QX3 [19:15] */
#define BCHP_V3D_QPUDBG_QPUQX1_QX3_MASK                            0x000f8000
#define BCHP_V3D_QPUDBG_QPUQX1_QX3_SHIFT                           15
#define BCHP_V3D_QPUDBG_QPUQX1_QX3_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX1 :: QX2 [14:10] */
#define BCHP_V3D_QPUDBG_QPUQX1_QX2_MASK                            0x00007c00
#define BCHP_V3D_QPUDBG_QPUQX1_QX2_SHIFT                           10
#define BCHP_V3D_QPUDBG_QPUQX1_QX2_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX1 :: QX1 [09:05] */
#define BCHP_V3D_QPUDBG_QPUQX1_QX1_MASK                            0x000003e0
#define BCHP_V3D_QPUDBG_QPUQX1_QX1_SHIFT                           5
#define BCHP_V3D_QPUDBG_QPUQX1_QX1_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX1 :: QX0 [04:00] */
#define BCHP_V3D_QPUDBG_QPUQX1_QX0_MASK                            0x0000001f
#define BCHP_V3D_QPUDBG_QPUQX1_QX0_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQX1_QX0_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQX2 - QRT slot 2 quad Xs for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQX2 :: reserved_for_padding0 [31:20] */
#define BCHP_V3D_QPUDBG_QPUQX2_reserved_for_padding0_MASK          0xfff00000
#define BCHP_V3D_QPUDBG_QPUQX2_reserved_for_padding0_SHIFT         20

/* V3D_QPUDBG :: QPUQX2 :: QX3 [19:15] */
#define BCHP_V3D_QPUDBG_QPUQX2_QX3_MASK                            0x000f8000
#define BCHP_V3D_QPUDBG_QPUQX2_QX3_SHIFT                           15
#define BCHP_V3D_QPUDBG_QPUQX2_QX3_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX2 :: QX2 [14:10] */
#define BCHP_V3D_QPUDBG_QPUQX2_QX2_MASK                            0x00007c00
#define BCHP_V3D_QPUDBG_QPUQX2_QX2_SHIFT                           10
#define BCHP_V3D_QPUDBG_QPUQX2_QX2_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX2 :: QX1 [09:05] */
#define BCHP_V3D_QPUDBG_QPUQX2_QX1_MASK                            0x000003e0
#define BCHP_V3D_QPUDBG_QPUQX2_QX1_SHIFT                           5
#define BCHP_V3D_QPUDBG_QPUQX2_QX1_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX2 :: QX0 [04:00] */
#define BCHP_V3D_QPUDBG_QPUQX2_QX0_MASK                            0x0000001f
#define BCHP_V3D_QPUDBG_QPUQX2_QX0_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQX2_QX0_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQX3 - QRT slot 3 quad Xs for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQX3 :: reserved_for_padding0 [31:20] */
#define BCHP_V3D_QPUDBG_QPUQX3_reserved_for_padding0_MASK          0xfff00000
#define BCHP_V3D_QPUDBG_QPUQX3_reserved_for_padding0_SHIFT         20

/* V3D_QPUDBG :: QPUQX3 :: QX3 [19:15] */
#define BCHP_V3D_QPUDBG_QPUQX3_QX3_MASK                            0x000f8000
#define BCHP_V3D_QPUDBG_QPUQX3_QX3_SHIFT                           15
#define BCHP_V3D_QPUDBG_QPUQX3_QX3_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX3 :: QX2 [14:10] */
#define BCHP_V3D_QPUDBG_QPUQX3_QX2_MASK                            0x00007c00
#define BCHP_V3D_QPUDBG_QPUQX3_QX2_SHIFT                           10
#define BCHP_V3D_QPUDBG_QPUQX3_QX2_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX3 :: QX1 [09:05] */
#define BCHP_V3D_QPUDBG_QPUQX3_QX1_MASK                            0x000003e0
#define BCHP_V3D_QPUDBG_QPUQX3_QX1_SHIFT                           5
#define BCHP_V3D_QPUDBG_QPUQX3_QX1_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX3 :: QX0 [04:00] */
#define BCHP_V3D_QPUDBG_QPUQX3_QX0_MASK                            0x0000001f
#define BCHP_V3D_QPUDBG_QPUQX3_QX0_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQX3_QX0_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQX4 - QRT slot 4 quad Xs for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQX4 :: reserved_for_padding0 [31:20] */
#define BCHP_V3D_QPUDBG_QPUQX4_reserved_for_padding0_MASK          0xfff00000
#define BCHP_V3D_QPUDBG_QPUQX4_reserved_for_padding0_SHIFT         20

/* V3D_QPUDBG :: QPUQX4 :: QX3 [19:15] */
#define BCHP_V3D_QPUDBG_QPUQX4_QX3_MASK                            0x000f8000
#define BCHP_V3D_QPUDBG_QPUQX4_QX3_SHIFT                           15
#define BCHP_V3D_QPUDBG_QPUQX4_QX3_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX4 :: QX2 [14:10] */
#define BCHP_V3D_QPUDBG_QPUQX4_QX2_MASK                            0x00007c00
#define BCHP_V3D_QPUDBG_QPUQX4_QX2_SHIFT                           10
#define BCHP_V3D_QPUDBG_QPUQX4_QX2_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX4 :: QX1 [09:05] */
#define BCHP_V3D_QPUDBG_QPUQX4_QX1_MASK                            0x000003e0
#define BCHP_V3D_QPUDBG_QPUQX4_QX1_SHIFT                           5
#define BCHP_V3D_QPUDBG_QPUQX4_QX1_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQX4 :: QX0 [04:00] */
#define BCHP_V3D_QPUDBG_QPUQX4_QX0_MASK                            0x0000001f
#define BCHP_V3D_QPUDBG_QPUQX4_QX0_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQX4_QX0_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQY0 - QRT slot 0 quad Ys for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQY0 :: reserved_for_padding0 [31:20] */
#define BCHP_V3D_QPUDBG_QPUQY0_reserved_for_padding0_MASK          0xfff00000
#define BCHP_V3D_QPUDBG_QPUQY0_reserved_for_padding0_SHIFT         20

/* V3D_QPUDBG :: QPUQY0 :: QY3 [19:15] */
#define BCHP_V3D_QPUDBG_QPUQY0_QY3_MASK                            0x000f8000
#define BCHP_V3D_QPUDBG_QPUQY0_QY3_SHIFT                           15
#define BCHP_V3D_QPUDBG_QPUQY0_QY3_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY0 :: QY2 [14:10] */
#define BCHP_V3D_QPUDBG_QPUQY0_QY2_MASK                            0x00007c00
#define BCHP_V3D_QPUDBG_QPUQY0_QY2_SHIFT                           10
#define BCHP_V3D_QPUDBG_QPUQY0_QY2_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY0 :: QY1 [09:05] */
#define BCHP_V3D_QPUDBG_QPUQY0_QY1_MASK                            0x000003e0
#define BCHP_V3D_QPUDBG_QPUQY0_QY1_SHIFT                           5
#define BCHP_V3D_QPUDBG_QPUQY0_QY1_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY0 :: QY0 [04:00] */
#define BCHP_V3D_QPUDBG_QPUQY0_QY0_MASK                            0x0000001f
#define BCHP_V3D_QPUDBG_QPUQY0_QY0_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQY0_QY0_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQY1 - QRT slot 1 quad Ys for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQY1 :: reserved_for_padding0 [31:20] */
#define BCHP_V3D_QPUDBG_QPUQY1_reserved_for_padding0_MASK          0xfff00000
#define BCHP_V3D_QPUDBG_QPUQY1_reserved_for_padding0_SHIFT         20

/* V3D_QPUDBG :: QPUQY1 :: QY3 [19:15] */
#define BCHP_V3D_QPUDBG_QPUQY1_QY3_MASK                            0x000f8000
#define BCHP_V3D_QPUDBG_QPUQY1_QY3_SHIFT                           15
#define BCHP_V3D_QPUDBG_QPUQY1_QY3_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY1 :: QY2 [14:10] */
#define BCHP_V3D_QPUDBG_QPUQY1_QY2_MASK                            0x00007c00
#define BCHP_V3D_QPUDBG_QPUQY1_QY2_SHIFT                           10
#define BCHP_V3D_QPUDBG_QPUQY1_QY2_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY1 :: QY1 [09:05] */
#define BCHP_V3D_QPUDBG_QPUQY1_QY1_MASK                            0x000003e0
#define BCHP_V3D_QPUDBG_QPUQY1_QY1_SHIFT                           5
#define BCHP_V3D_QPUDBG_QPUQY1_QY1_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY1 :: QY0 [04:00] */
#define BCHP_V3D_QPUDBG_QPUQY1_QY0_MASK                            0x0000001f
#define BCHP_V3D_QPUDBG_QPUQY1_QY0_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQY1_QY0_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQY2 - QRT slot 2 quad Ys for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQY2 :: reserved_for_padding0 [31:20] */
#define BCHP_V3D_QPUDBG_QPUQY2_reserved_for_padding0_MASK          0xfff00000
#define BCHP_V3D_QPUDBG_QPUQY2_reserved_for_padding0_SHIFT         20

/* V3D_QPUDBG :: QPUQY2 :: QY3 [19:15] */
#define BCHP_V3D_QPUDBG_QPUQY2_QY3_MASK                            0x000f8000
#define BCHP_V3D_QPUDBG_QPUQY2_QY3_SHIFT                           15
#define BCHP_V3D_QPUDBG_QPUQY2_QY3_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY2 :: QY2 [14:10] */
#define BCHP_V3D_QPUDBG_QPUQY2_QY2_MASK                            0x00007c00
#define BCHP_V3D_QPUDBG_QPUQY2_QY2_SHIFT                           10
#define BCHP_V3D_QPUDBG_QPUQY2_QY2_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY2 :: QY1 [09:05] */
#define BCHP_V3D_QPUDBG_QPUQY2_QY1_MASK                            0x000003e0
#define BCHP_V3D_QPUDBG_QPUQY2_QY1_SHIFT                           5
#define BCHP_V3D_QPUDBG_QPUQY2_QY1_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY2 :: QY0 [04:00] */
#define BCHP_V3D_QPUDBG_QPUQY2_QY0_MASK                            0x0000001f
#define BCHP_V3D_QPUDBG_QPUQY2_QY0_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQY2_QY0_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQY3 - QRT slot 3 quad Ys for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQY3 :: reserved_for_padding0 [31:20] */
#define BCHP_V3D_QPUDBG_QPUQY3_reserved_for_padding0_MASK          0xfff00000
#define BCHP_V3D_QPUDBG_QPUQY3_reserved_for_padding0_SHIFT         20

/* V3D_QPUDBG :: QPUQY3 :: QY3 [19:15] */
#define BCHP_V3D_QPUDBG_QPUQY3_QY3_MASK                            0x000f8000
#define BCHP_V3D_QPUDBG_QPUQY3_QY3_SHIFT                           15
#define BCHP_V3D_QPUDBG_QPUQY3_QY3_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY3 :: QY2 [14:10] */
#define BCHP_V3D_QPUDBG_QPUQY3_QY2_MASK                            0x00007c00
#define BCHP_V3D_QPUDBG_QPUQY3_QY2_SHIFT                           10
#define BCHP_V3D_QPUDBG_QPUQY3_QY2_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY3 :: QY1 [09:05] */
#define BCHP_V3D_QPUDBG_QPUQY3_QY1_MASK                            0x000003e0
#define BCHP_V3D_QPUDBG_QPUQY3_QY1_SHIFT                           5
#define BCHP_V3D_QPUDBG_QPUQY3_QY1_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY3 :: QY0 [04:00] */
#define BCHP_V3D_QPUDBG_QPUQY3_QY0_MASK                            0x0000001f
#define BCHP_V3D_QPUDBG_QPUQY3_QY0_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQY3_QY0_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQY4 - QRT slot 4 quad Ys for the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQY4 :: reserved_for_padding0 [31:20] */
#define BCHP_V3D_QPUDBG_QPUQY4_reserved_for_padding0_MASK          0xfff00000
#define BCHP_V3D_QPUDBG_QPUQY4_reserved_for_padding0_SHIFT         20

/* V3D_QPUDBG :: QPUQY4 :: QY3 [19:15] */
#define BCHP_V3D_QPUDBG_QPUQY4_QY3_MASK                            0x000f8000
#define BCHP_V3D_QPUDBG_QPUQY4_QY3_SHIFT                           15
#define BCHP_V3D_QPUDBG_QPUQY4_QY3_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY4 :: QY2 [14:10] */
#define BCHP_V3D_QPUDBG_QPUQY4_QY2_MASK                            0x00007c00
#define BCHP_V3D_QPUDBG_QPUQY4_QY2_SHIFT                           10
#define BCHP_V3D_QPUDBG_QPUQY4_QY2_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY4 :: QY1 [09:05] */
#define BCHP_V3D_QPUDBG_QPUQY4_QY1_MASK                            0x000003e0
#define BCHP_V3D_QPUDBG_QPUQY4_QY1_SHIFT                           5
#define BCHP_V3D_QPUDBG_QPUQY4_QY1_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQY4 :: QY0 [04:00] */
#define BCHP_V3D_QPUDBG_QPUQY4_QY0_MASK                            0x0000001f
#define BCHP_V3D_QPUDBG_QPUQY4_QY0_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQY4_QY0_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQRT0 - QRT slot data 0 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQRT0 :: reserved0 [31:30] */
#define BCHP_V3D_QPUDBG_QPUQRT0_reserved0_MASK                     0xc0000000
#define BCHP_V3D_QPUDBG_QPUQRT0_reserved0_SHIFT                    30

/* V3D_QPUDBG :: QPUQRT0 :: COVMODE [29:28] */
#define BCHP_V3D_QPUDBG_QPUQRT0_COVMODE_MASK                       0x30000000
#define BCHP_V3D_QPUDBG_QPUQRT0_COVMODE_SHIFT                      28
#define BCHP_V3D_QPUDBG_QPUQRT0_COVMODE_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUQRT0 :: REV [27:24] */
#define BCHP_V3D_QPUDBG_QPUQRT0_REV_MASK                           0x0f000000
#define BCHP_V3D_QPUDBG_QPUQRT0_REV_SHIFT                          24
#define BCHP_V3D_QPUDBG_QPUQRT0_REV_DEFAULT                        0x00000000

/* V3D_QPUDBG :: QPUQRT0 :: ZWINSH [23:20] */
#define BCHP_V3D_QPUDBG_QPUQRT0_ZWINSH_MASK                        0x00f00000
#define BCHP_V3D_QPUDBG_QPUQRT0_ZWINSH_SHIFT                       20
#define BCHP_V3D_QPUDBG_QPUQRT0_ZWINSH_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUQRT0 :: AUTOZW [19:16] */
#define BCHP_V3D_QPUDBG_QPUQRT0_AUTOZW_MASK                        0x000f0000
#define BCHP_V3D_QPUDBG_QPUQRT0_AUTOZW_SHIFT                       16
#define BCHP_V3D_QPUDBG_QPUQRT0_AUTOZW_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUQRT0 :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_QPUQRT0_reserved1_MASK                     0x0000c000
#define BCHP_V3D_QPUDBG_QPUQRT0_reserved1_SHIFT                    14

/* V3D_QPUDBG :: QPUQRT0 :: TY [13:07] */
#define BCHP_V3D_QPUDBG_QPUQRT0_TY_MASK                            0x00003f80
#define BCHP_V3D_QPUDBG_QPUQRT0_TY_SHIFT                           7
#define BCHP_V3D_QPUDBG_QPUQRT0_TY_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQRT0 :: TX [06:00] */
#define BCHP_V3D_QPUDBG_QPUQRT0_TX_MASK                            0x0000007f
#define BCHP_V3D_QPUDBG_QPUQRT0_TX_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQRT0_TX_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQRT1 - QRT slot data 1 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQRT1 :: reserved0 [31:30] */
#define BCHP_V3D_QPUDBG_QPUQRT1_reserved0_MASK                     0xc0000000
#define BCHP_V3D_QPUDBG_QPUQRT1_reserved0_SHIFT                    30

/* V3D_QPUDBG :: QPUQRT1 :: COVMODE [29:28] */
#define BCHP_V3D_QPUDBG_QPUQRT1_COVMODE_MASK                       0x30000000
#define BCHP_V3D_QPUDBG_QPUQRT1_COVMODE_SHIFT                      28
#define BCHP_V3D_QPUDBG_QPUQRT1_COVMODE_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUQRT1 :: REV [27:24] */
#define BCHP_V3D_QPUDBG_QPUQRT1_REV_MASK                           0x0f000000
#define BCHP_V3D_QPUDBG_QPUQRT1_REV_SHIFT                          24
#define BCHP_V3D_QPUDBG_QPUQRT1_REV_DEFAULT                        0x00000000

/* V3D_QPUDBG :: QPUQRT1 :: ZWINSH [23:20] */
#define BCHP_V3D_QPUDBG_QPUQRT1_ZWINSH_MASK                        0x00f00000
#define BCHP_V3D_QPUDBG_QPUQRT1_ZWINSH_SHIFT                       20
#define BCHP_V3D_QPUDBG_QPUQRT1_ZWINSH_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUQRT1 :: AUTOZW [19:16] */
#define BCHP_V3D_QPUDBG_QPUQRT1_AUTOZW_MASK                        0x000f0000
#define BCHP_V3D_QPUDBG_QPUQRT1_AUTOZW_SHIFT                       16
#define BCHP_V3D_QPUDBG_QPUQRT1_AUTOZW_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUQRT1 :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_QPUQRT1_reserved1_MASK                     0x0000c000
#define BCHP_V3D_QPUDBG_QPUQRT1_reserved1_SHIFT                    14

/* V3D_QPUDBG :: QPUQRT1 :: TY [13:07] */
#define BCHP_V3D_QPUDBG_QPUQRT1_TY_MASK                            0x00003f80
#define BCHP_V3D_QPUDBG_QPUQRT1_TY_SHIFT                           7
#define BCHP_V3D_QPUDBG_QPUQRT1_TY_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQRT1 :: TX [06:00] */
#define BCHP_V3D_QPUDBG_QPUQRT1_TX_MASK                            0x0000007f
#define BCHP_V3D_QPUDBG_QPUQRT1_TX_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQRT1_TX_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQRT2 - QRT slot data 2 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQRT2 :: reserved0 [31:30] */
#define BCHP_V3D_QPUDBG_QPUQRT2_reserved0_MASK                     0xc0000000
#define BCHP_V3D_QPUDBG_QPUQRT2_reserved0_SHIFT                    30

/* V3D_QPUDBG :: QPUQRT2 :: COVMODE [29:28] */
#define BCHP_V3D_QPUDBG_QPUQRT2_COVMODE_MASK                       0x30000000
#define BCHP_V3D_QPUDBG_QPUQRT2_COVMODE_SHIFT                      28
#define BCHP_V3D_QPUDBG_QPUQRT2_COVMODE_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUQRT2 :: REV [27:24] */
#define BCHP_V3D_QPUDBG_QPUQRT2_REV_MASK                           0x0f000000
#define BCHP_V3D_QPUDBG_QPUQRT2_REV_SHIFT                          24
#define BCHP_V3D_QPUDBG_QPUQRT2_REV_DEFAULT                        0x00000000

/* V3D_QPUDBG :: QPUQRT2 :: ZWINSH [23:20] */
#define BCHP_V3D_QPUDBG_QPUQRT2_ZWINSH_MASK                        0x00f00000
#define BCHP_V3D_QPUDBG_QPUQRT2_ZWINSH_SHIFT                       20
#define BCHP_V3D_QPUDBG_QPUQRT2_ZWINSH_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUQRT2 :: AUTOZW [19:16] */
#define BCHP_V3D_QPUDBG_QPUQRT2_AUTOZW_MASK                        0x000f0000
#define BCHP_V3D_QPUDBG_QPUQRT2_AUTOZW_SHIFT                       16
#define BCHP_V3D_QPUDBG_QPUQRT2_AUTOZW_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUQRT2 :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_QPUQRT2_reserved1_MASK                     0x0000c000
#define BCHP_V3D_QPUDBG_QPUQRT2_reserved1_SHIFT                    14

/* V3D_QPUDBG :: QPUQRT2 :: TY [13:07] */
#define BCHP_V3D_QPUDBG_QPUQRT2_TY_MASK                            0x00003f80
#define BCHP_V3D_QPUDBG_QPUQRT2_TY_SHIFT                           7
#define BCHP_V3D_QPUDBG_QPUQRT2_TY_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQRT2 :: TX [06:00] */
#define BCHP_V3D_QPUDBG_QPUQRT2_TX_MASK                            0x0000007f
#define BCHP_V3D_QPUDBG_QPUQRT2_TX_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQRT2_TX_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQRT3 - QRT slot data 3 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQRT3 :: reserved0 [31:30] */
#define BCHP_V3D_QPUDBG_QPUQRT3_reserved0_MASK                     0xc0000000
#define BCHP_V3D_QPUDBG_QPUQRT3_reserved0_SHIFT                    30

/* V3D_QPUDBG :: QPUQRT3 :: COVMODE [29:28] */
#define BCHP_V3D_QPUDBG_QPUQRT3_COVMODE_MASK                       0x30000000
#define BCHP_V3D_QPUDBG_QPUQRT3_COVMODE_SHIFT                      28
#define BCHP_V3D_QPUDBG_QPUQRT3_COVMODE_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUQRT3 :: REV [27:24] */
#define BCHP_V3D_QPUDBG_QPUQRT3_REV_MASK                           0x0f000000
#define BCHP_V3D_QPUDBG_QPUQRT3_REV_SHIFT                          24
#define BCHP_V3D_QPUDBG_QPUQRT3_REV_DEFAULT                        0x00000000

/* V3D_QPUDBG :: QPUQRT3 :: ZWINSH [23:20] */
#define BCHP_V3D_QPUDBG_QPUQRT3_ZWINSH_MASK                        0x00f00000
#define BCHP_V3D_QPUDBG_QPUQRT3_ZWINSH_SHIFT                       20
#define BCHP_V3D_QPUDBG_QPUQRT3_ZWINSH_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUQRT3 :: AUTOZW [19:16] */
#define BCHP_V3D_QPUDBG_QPUQRT3_AUTOZW_MASK                        0x000f0000
#define BCHP_V3D_QPUDBG_QPUQRT3_AUTOZW_SHIFT                       16
#define BCHP_V3D_QPUDBG_QPUQRT3_AUTOZW_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUQRT3 :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_QPUQRT3_reserved1_MASK                     0x0000c000
#define BCHP_V3D_QPUDBG_QPUQRT3_reserved1_SHIFT                    14

/* V3D_QPUDBG :: QPUQRT3 :: TY [13:07] */
#define BCHP_V3D_QPUDBG_QPUQRT3_TY_MASK                            0x00003f80
#define BCHP_V3D_QPUDBG_QPUQRT3_TY_SHIFT                           7
#define BCHP_V3D_QPUDBG_QPUQRT3_TY_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQRT3 :: TX [06:00] */
#define BCHP_V3D_QPUDBG_QPUQRT3_TX_MASK                            0x0000007f
#define BCHP_V3D_QPUDBG_QPUQRT3_TX_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQRT3_TX_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQRT4 - QRT slot data 4 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQRT4 :: reserved0 [31:30] */
#define BCHP_V3D_QPUDBG_QPUQRT4_reserved0_MASK                     0xc0000000
#define BCHP_V3D_QPUDBG_QPUQRT4_reserved0_SHIFT                    30

/* V3D_QPUDBG :: QPUQRT4 :: COVMODE [29:28] */
#define BCHP_V3D_QPUDBG_QPUQRT4_COVMODE_MASK                       0x30000000
#define BCHP_V3D_QPUDBG_QPUQRT4_COVMODE_SHIFT                      28
#define BCHP_V3D_QPUDBG_QPUQRT4_COVMODE_DEFAULT                    0x00000000

/* V3D_QPUDBG :: QPUQRT4 :: REV [27:24] */
#define BCHP_V3D_QPUDBG_QPUQRT4_REV_MASK                           0x0f000000
#define BCHP_V3D_QPUDBG_QPUQRT4_REV_SHIFT                          24
#define BCHP_V3D_QPUDBG_QPUQRT4_REV_DEFAULT                        0x00000000

/* V3D_QPUDBG :: QPUQRT4 :: ZWINSH [23:20] */
#define BCHP_V3D_QPUDBG_QPUQRT4_ZWINSH_MASK                        0x00f00000
#define BCHP_V3D_QPUDBG_QPUQRT4_ZWINSH_SHIFT                       20
#define BCHP_V3D_QPUDBG_QPUQRT4_ZWINSH_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUQRT4 :: AUTOZW [19:16] */
#define BCHP_V3D_QPUDBG_QPUQRT4_AUTOZW_MASK                        0x000f0000
#define BCHP_V3D_QPUDBG_QPUQRT4_AUTOZW_SHIFT                       16
#define BCHP_V3D_QPUDBG_QPUQRT4_AUTOZW_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUQRT4 :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_QPUQRT4_reserved1_MASK                     0x0000c000
#define BCHP_V3D_QPUDBG_QPUQRT4_reserved1_SHIFT                    14

/* V3D_QPUDBG :: QPUQRT4 :: TY [13:07] */
#define BCHP_V3D_QPUDBG_QPUQRT4_TY_MASK                            0x00003f80
#define BCHP_V3D_QPUDBG_QPUQRT4_TY_SHIFT                           7
#define BCHP_V3D_QPUDBG_QPUQRT4_TY_DEFAULT                         0x00000000

/* V3D_QPUDBG :: QPUQRT4 :: TX [06:00] */
#define BCHP_V3D_QPUDBG_QPUQRT4_TX_MASK                            0x0000007f
#define BCHP_V3D_QPUDBG_QPUQRT4_TX_SHIFT                           0
#define BCHP_V3D_QPUDBG_QPUQRT4_TX_DEFAULT                         0x00000000

/***************************************************************************
 *QPUQR_WQALIAS - QRT WQALIAS
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQR_WQALIAS :: reserved0 [31:16] */
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_reserved0_MASK               0xffff0000
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_reserved0_SHIFT              16

/* V3D_QPUDBG :: QPUQR_WQALIAS :: QR_WQALIAS3 [15:12] */
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS3_MASK             0x0000f000
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS3_SHIFT            12
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS3_DEFAULT          0x00000000

/* V3D_QPUDBG :: QPUQR_WQALIAS :: QR_WQALIAS2 [11:08] */
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS2_MASK             0x00000f00
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS2_SHIFT            8
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS2_DEFAULT          0x00000000

/* V3D_QPUDBG :: QPUQR_WQALIAS :: QR_WQALIAS1 [07:04] */
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS1_MASK             0x000000f0
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS1_SHIFT            4
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS1_DEFAULT          0x00000000

/* V3D_QPUDBG :: QPUQR_WQALIAS :: QR_WQALIAS0 [03:00] */
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS0_MASK             0x0000000f
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS0_SHIFT            0
#define BCHP_V3D_QPUDBG_QPUQR_WQALIAS_QR_WQALIAS0_DEFAULT          0x00000000

/***************************************************************************
 *QPUQR_THREAD_CONTROL - THREAD CONTROL
 ***************************************************************************/
/* V3D_QPUDBG :: QPUQR_THREAD_CONTROL :: new_nan_rg [31:31] */
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_nan_rg_MASK       0x80000000
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_nan_rg_SHIFT      31
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_nan_rg_DEFAULT    0x00000000

/* V3D_QPUDBG :: QPUQR_THREAD_CONTROL :: new_qrtslot_rg [30:28] */
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_qrtslot_rg_MASK   0x70000000
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_qrtslot_rg_SHIFT  28
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_qrtslot_rg_DEFAULT 0x00000000

/* V3D_QPUDBG :: QPUQR_THREAD_CONTROL :: new_scbtw_rg [27:27] */
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_scbtw_rg_MASK     0x08000000
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_scbtw_rg_SHIFT    27
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_scbtw_rg_DEFAULT  0x00000000

/* V3D_QPUDBG :: QPUQR_THREAD_CONTROL :: reserved0 [26:25] */
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_reserved0_MASK        0x06000000
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_reserved0_SHIFT       25

/* V3D_QPUDBG :: QPUQR_THREAD_CONTROL :: new_ttype_rg [24:20] */
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_ttype_rg_MASK     0x01f00000
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_ttype_rg_SHIFT    20
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_ttype_rg_DEFAULT  0x00000000

/* V3D_QPUDBG :: QPUQR_THREAD_CONTROL :: new_qvalid_rg [19:16] */
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_qvalid_rg_MASK    0x000f0000
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_qvalid_rg_SHIFT   16
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_qvalid_rg_DEFAULT 0x00000000

/* V3D_QPUDBG :: QPUQR_THREAD_CONTROL :: reserved1 [15:14] */
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_reserved1_MASK        0x0000c000
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_reserved1_SHIFT       14

/* V3D_QPUDBG :: QPUQR_THREAD_CONTROL :: new_hattr_rg [13:08] */
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_hattr_rg_MASK     0x00003f00
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_hattr_rg_SHIFT    8
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_hattr_rg_DEFAULT  0x00000000

/* V3D_QPUDBG :: QPUQR_THREAD_CONTROL :: reserved2 [07:06] */
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_reserved2_MASK        0x000000c0
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_reserved2_SHIFT       6

/* V3D_QPUDBG :: QPUQR_THREAD_CONTROL :: new_hvert_rg [05:00] */
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_hvert_rg_MASK     0x0000003f
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_hvert_rg_SHIFT    0
#define BCHP_V3D_QPUDBG_QPUQR_THREAD_CONTROL_new_hvert_rg_DEFAULT  0x00000000

/***************************************************************************
 *QPUIUC_CNT - IUC CNT
 ***************************************************************************/
/* V3D_QPUDBG :: QPUIUC_CNT :: QUC_CNT [31:16] */
#define BCHP_V3D_QPUDBG_QPUIUC_CNT_QUC_CNT_MASK                    0xffff0000
#define BCHP_V3D_QPUDBG_QPUIUC_CNT_QUC_CNT_SHIFT                   16
#define BCHP_V3D_QPUDBG_QPUIUC_CNT_QUC_CNT_DEFAULT                 0x00000000

/* V3D_QPUDBG :: QPUIUC_CNT :: QIC_CNT [15:00] */
#define BCHP_V3D_QPUDBG_QPUIUC_CNT_QIC_CNT_MASK                    0x0000ffff
#define BCHP_V3D_QPUDBG_QPUIUC_CNT_QIC_CNT_SHIFT                   0
#define BCHP_V3D_QPUDBG_QPUIUC_CNT_QIC_CNT_DEFAULT                 0x00000000

/***************************************************************************
 *QPUIC_CNT - IC STALL ADDR
 ***************************************************************************/
/* V3D_QPUDBG :: QPUIC_CNT :: ADDR [31:03] */
#define BCHP_V3D_QPUDBG_QPUIC_CNT_ADDR_MASK                        0xfffffff8
#define BCHP_V3D_QPUDBG_QPUIC_CNT_ADDR_SHIFT                       3
#define BCHP_V3D_QPUDBG_QPUIC_CNT_ADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUIC_CNT :: reserved0 [02:00] */
#define BCHP_V3D_QPUDBG_QPUIC_CNT_reserved0_MASK                   0x00000007
#define BCHP_V3D_QPUDBG_QPUIC_CNT_reserved0_SHIFT                  0

/***************************************************************************
 *QPUUC_CNT - UC STALL ADDR
 ***************************************************************************/
/* V3D_QPUDBG :: QPUUC_CNT :: ADDR [31:02] */
#define BCHP_V3D_QPUDBG_QPUUC_CNT_ADDR_MASK                        0xfffffffc
#define BCHP_V3D_QPUDBG_QPUUC_CNT_ADDR_SHIFT                       2
#define BCHP_V3D_QPUDBG_QPUUC_CNT_ADDR_DEFAULT                     0x00000000

/* V3D_QPUDBG :: QPUUC_CNT :: reserved0 [01:00] */
#define BCHP_V3D_QPUDBG_QPUUC_CNT_reserved0_MASK                   0x00000003
#define BCHP_V3D_QPUDBG_QPUUC_CNT_reserved0_SHIFT                  0

/***************************************************************************
 *QPUCRC0 - CRC for thread 0
 ***************************************************************************/
/* V3D_QPUDBG :: QPUCRC0 :: val [31:00] */
#define BCHP_V3D_QPUDBG_QPUCRC0_val_MASK                           0xffffffff
#define BCHP_V3D_QPUDBG_QPUCRC0_val_SHIFT                          0
#define BCHP_V3D_QPUDBG_QPUCRC0_val_DEFAULT                        0x00000000

/***************************************************************************
 *QPUCRC1 - CRC for thread 1
 ***************************************************************************/
/* V3D_QPUDBG :: QPUCRC1 :: val [31:00] */
#define BCHP_V3D_QPUDBG_QPUCRC1_val_MASK                           0xffffffff
#define BCHP_V3D_QPUDBG_QPUCRC1_val_SHIFT                          0
#define BCHP_V3D_QPUDBG_QPUCRC1_val_DEFAULT                        0x00000000

/***************************************************************************
 *QPUCRC2 - CRC for thread 2
 ***************************************************************************/
/* V3D_QPUDBG :: QPUCRC2 :: val [31:00] */
#define BCHP_V3D_QPUDBG_QPUCRC2_val_MASK                           0xffffffff
#define BCHP_V3D_QPUDBG_QPUCRC2_val_SHIFT                          0
#define BCHP_V3D_QPUDBG_QPUCRC2_val_DEFAULT                        0x00000000

/***************************************************************************
 *QPUCRC3 - CRC for thread 3
 ***************************************************************************/
/* V3D_QPUDBG :: QPUCRC3 :: val [31:00] */
#define BCHP_V3D_QPUDBG_QPUCRC3_val_MASK                           0xffffffff
#define BCHP_V3D_QPUDBG_QPUCRC3_val_SHIFT                          0
#define BCHP_V3D_QPUDBG_QPUCRC3_val_DEFAULT                        0x00000000

/***************************************************************************
 *QPUACC0_%i - QPU Accumulator 0 of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_QPUACC0_i_ARRAY_BASE                       0x00bec800
#define BCHP_V3D_QPUDBG_QPUACC0_i_ARRAY_START                      0
#define BCHP_V3D_QPUDBG_QPUACC0_i_ARRAY_END                        15
#define BCHP_V3D_QPUDBG_QPUACC0_i_ARRAY_ELEMENT_SIZE               32

/***************************************************************************
 *QPUACC0_%i - QPU Accumulator 0 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUACC0_i :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_QPUACC0_i_ACC_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUACC0_i_ACC_SHIFT                        0


/***************************************************************************
 *QPUACC1_%i - QPU Accumulator 1 of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_QPUACC1_i_ARRAY_BASE                       0x00bec840
#define BCHP_V3D_QPUDBG_QPUACC1_i_ARRAY_START                      0
#define BCHP_V3D_QPUDBG_QPUACC1_i_ARRAY_END                        15
#define BCHP_V3D_QPUDBG_QPUACC1_i_ARRAY_ELEMENT_SIZE               32

/***************************************************************************
 *QPUACC1_%i - QPU Accumulator 1 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUACC1_i :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_QPUACC1_i_ACC_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUACC1_i_ACC_SHIFT                        0


/***************************************************************************
 *QPUACC2_%i - QPU Accumulator 2 of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_QPUACC2_i_ARRAY_BASE                       0x00bec880
#define BCHP_V3D_QPUDBG_QPUACC2_i_ARRAY_START                      0
#define BCHP_V3D_QPUDBG_QPUACC2_i_ARRAY_END                        15
#define BCHP_V3D_QPUDBG_QPUACC2_i_ARRAY_ELEMENT_SIZE               32

/***************************************************************************
 *QPUACC2_%i - QPU Accumulator 2 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUACC2_i :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_QPUACC2_i_ACC_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUACC2_i_ACC_SHIFT                        0


/***************************************************************************
 *QPUACC3_%i - QPU Accumulator 3 of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_QPUACC3_i_ARRAY_BASE                       0x00bec8c0
#define BCHP_V3D_QPUDBG_QPUACC3_i_ARRAY_START                      0
#define BCHP_V3D_QPUDBG_QPUACC3_i_ARRAY_END                        15
#define BCHP_V3D_QPUDBG_QPUACC3_i_ARRAY_ELEMENT_SIZE               32

/***************************************************************************
 *QPUACC3_%i - QPU Accumulator 3 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUACC3_i :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_QPUACC3_i_ACC_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUACC3_i_ACC_SHIFT                        0


/***************************************************************************
 *QPUACC4_%i - QPU Accumulator 4 of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_QPUACC4_i_ARRAY_BASE                       0x00bec900
#define BCHP_V3D_QPUDBG_QPUACC4_i_ARRAY_START                      0
#define BCHP_V3D_QPUDBG_QPUACC4_i_ARRAY_END                        15
#define BCHP_V3D_QPUDBG_QPUACC4_i_ARRAY_ELEMENT_SIZE               32

/***************************************************************************
 *QPUACC4_%i - QPU Accumulator 4 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUACC4_i :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_QPUACC4_i_ACC_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUACC4_i_ACC_SHIFT                        0


/***************************************************************************
 *QPUACC5_0 - QPU Accumulator 5 element 0 to 3 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUACC5_0 :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_QPUACC5_0_ACC_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUACC5_0_ACC_SHIFT                        0

/***************************************************************************
 *QPUACC5_4 - QPU Accumulator 5 element 4 to 7 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUACC5_4 :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_QPUACC5_4_ACC_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUACC5_4_ACC_SHIFT                        0

/***************************************************************************
 *QPUACC5_8 - QPU Accumulator 5 element 8 to 11 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUACC5_8 :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_QPUACC5_8_ACC_MASK                         0xffffffff
#define BCHP_V3D_QPUDBG_QPUACC5_8_ACC_SHIFT                        0

/***************************************************************************
 *QPUACC5_12 - QPU Accumulator 5 element 12 to 15 of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUACC5_12 :: ACC [31:00] */
#define BCHP_V3D_QPUDBG_QPUACC5_12_ACC_MASK                        0xffffffff
#define BCHP_V3D_QPUDBG_QPUACC5_12_ACC_SHIFT                       0

/***************************************************************************
 *QPUXREG%i - Regfile X of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_QPUXREGi_ARRAY_BASE                        0x00bed000
#define BCHP_V3D_QPUDBG_QPUXREGi_ARRAY_START                       0
#define BCHP_V3D_QPUDBG_QPUXREGi_ARRAY_END                         511
#define BCHP_V3D_QPUDBG_QPUXREGi_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *QPUXREG%i - Regfile X of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUXREGi :: REG [31:00] */
#define BCHP_V3D_QPUDBG_QPUXREGi_REG_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_QPUXREGi_REG_SHIFT                         0


/***************************************************************************
 *QPUYREG%i - Regfile Y of the mapped QPU
 ***************************************************************************/
#define BCHP_V3D_QPUDBG_QPUYREGi_ARRAY_BASE                        0x00bed800
#define BCHP_V3D_QPUDBG_QPUYREGi_ARRAY_START                       0
#define BCHP_V3D_QPUDBG_QPUYREGi_ARRAY_END                         511
#define BCHP_V3D_QPUDBG_QPUYREGi_ARRAY_ELEMENT_SIZE                32

/***************************************************************************
 *QPUYREG%i - Regfile Y of the mapped QPU
 ***************************************************************************/
/* V3D_QPUDBG :: QPUYREGi :: REG [31:00] */
#define BCHP_V3D_QPUDBG_QPUYREGi_REG_MASK                          0xffffffff
#define BCHP_V3D_QPUDBG_QPUYREGi_REG_SHIFT                         0


#endif /* #ifndef BCHP_V3D_QPUDBG_H__ */

/* End of File */
