
Sense.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003e  00803e00  00001ba2  00001c56  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001b9c  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000006  00009b9c  00001b9c  00001c50  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          00000053  00803e3e  00803e3e  00001c94  2**0
                  ALLOC
  4 .comment      00000060  00000000  00000000  00001c94  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001cf4  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00000368  00000000  00000000  00001d30  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00006095  00000000  00000000  00002098  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000025dd  00000000  00000000  0000812d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001892  00000000  00000000  0000a70a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000630  00000000  00000000  0000bf9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002d74  00000000  00000000  0000c5cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000f2d  00000000  00000000  0000f340  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000002a0  00000000  00000000  0001026d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	19 c0       	rjmp	.+50     	; 0x34 <__ctors_end>
       2:	33 c0       	rjmp	.+102    	; 0x6a <__bad_interrupt>
       4:	32 c0       	rjmp	.+100    	; 0x6a <__bad_interrupt>
       6:	31 c0       	rjmp	.+98     	; 0x6a <__bad_interrupt>
       8:	30 c0       	rjmp	.+96     	; 0x6a <__bad_interrupt>
       a:	2f c0       	rjmp	.+94     	; 0x6a <__bad_interrupt>
       c:	31 c0       	rjmp	.+98     	; 0x70 <__vector_6>
       e:	2d c0       	rjmp	.+90     	; 0x6a <__bad_interrupt>
      10:	2c c0       	rjmp	.+88     	; 0x6a <__bad_interrupt>
      12:	2b c0       	rjmp	.+86     	; 0x6a <__bad_interrupt>
      14:	2a c0       	rjmp	.+84     	; 0x6a <__bad_interrupt>
      16:	29 c0       	rjmp	.+82     	; 0x6a <__bad_interrupt>
      18:	28 c0       	rjmp	.+80     	; 0x6a <__bad_interrupt>
      1a:	27 c0       	rjmp	.+78     	; 0x6a <__bad_interrupt>
      1c:	26 c0       	rjmp	.+76     	; 0x6a <__bad_interrupt>
      1e:	25 c0       	rjmp	.+74     	; 0x6a <__bad_interrupt>
      20:	24 c0       	rjmp	.+72     	; 0x6a <__bad_interrupt>
      22:	fa c2       	rjmp	.+1524   	; 0x618 <__vector_17>
      24:	22 c0       	rjmp	.+68     	; 0x6a <__bad_interrupt>
      26:	73 c4       	rjmp	.+2278   	; 0x90e <__vector_19>
      28:	20 c0       	rjmp	.+64     	; 0x6a <__bad_interrupt>
      2a:	1f c0       	rjmp	.+62     	; 0x6a <__bad_interrupt>
      2c:	1e c0       	rjmp	.+60     	; 0x6a <__bad_interrupt>
      2e:	1d c0       	rjmp	.+58     	; 0x6a <__bad_interrupt>
      30:	1c c0       	rjmp	.+56     	; 0x6a <__bad_interrupt>
      32:	1b c0       	rjmp	.+54     	; 0x6a <__bad_interrupt>

00000034 <__ctors_end>:
      34:	11 24       	eor	r1, r1
      36:	1f be       	out	0x3f, r1	; 63
      38:	cf ef       	ldi	r28, 0xFF	; 255
      3a:	cd bf       	out	0x3d, r28	; 61
      3c:	df e3       	ldi	r29, 0x3F	; 63
      3e:	de bf       	out	0x3e, r29	; 62

00000040 <__do_copy_data>:
      40:	1e e3       	ldi	r17, 0x3E	; 62
      42:	a0 e0       	ldi	r26, 0x00	; 0
      44:	be e3       	ldi	r27, 0x3E	; 62
      46:	e2 ea       	ldi	r30, 0xA2	; 162
      48:	fb e1       	ldi	r31, 0x1B	; 27
      4a:	02 c0       	rjmp	.+4      	; 0x50 <__do_copy_data+0x10>
      4c:	05 90       	lpm	r0, Z+
      4e:	0d 92       	st	X+, r0
      50:	ae 33       	cpi	r26, 0x3E	; 62
      52:	b1 07       	cpc	r27, r17
      54:	d9 f7       	brne	.-10     	; 0x4c <__do_copy_data+0xc>

00000056 <__do_clear_bss>:
      56:	2e e3       	ldi	r18, 0x3E	; 62
      58:	ae e3       	ldi	r26, 0x3E	; 62
      5a:	be e3       	ldi	r27, 0x3E	; 62
      5c:	01 c0       	rjmp	.+2      	; 0x60 <.do_clear_bss_start>

0000005e <.do_clear_bss_loop>:
      5e:	1d 92       	st	X+, r1

00000060 <.do_clear_bss_start>:
      60:	a1 39       	cpi	r26, 0x91	; 145
      62:	b2 07       	cpc	r27, r18
      64:	e1 f7       	brne	.-8      	; 0x5e <.do_clear_bss_loop>
      66:	02 d1       	rcall	.+516    	; 0x26c <main>
      68:	97 cd       	rjmp	.-1234   	; 0xfffffb98 <__eeprom_end+0xff7efb98>

0000006a <__bad_interrupt>:
      6a:	ca cf       	rjmp	.-108    	; 0x0 <__vectors>

0000006c <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void) {
    system_init();
      6c:	67 d3       	rcall	.+1742   	; 0x73c <system_init>
      6e:	08 95       	ret

00000070 <__vector_6>:

#include <driver_init.h>
#include <compiler.h>

ISR(RTC_CNT_vect)
{
      70:	1f 92       	push	r1
      72:	0f 92       	push	r0
      74:	0f b6       	in	r0, 0x3f	; 63
      76:	0f 92       	push	r0
      78:	11 24       	eor	r1, r1
      7a:	2f 93       	push	r18
      7c:	3f 93       	push	r19
      7e:	4f 93       	push	r20
      80:	5f 93       	push	r21
      82:	6f 93       	push	r22
      84:	7f 93       	push	r23
      86:	8f 93       	push	r24
      88:	9f 93       	push	r25
      8a:	af 93       	push	r26
      8c:	bf 93       	push	r27
      8e:	ef 93       	push	r30
      90:	ff 93       	push	r31

	/* Insert your RTC Compare interrupt handling code */
	touch_timer_handler();
      92:	8c d2       	rcall	.+1304   	; 0x5ac <touch_timer_handler>

	/* Compare interrupt flag has to be cleared manually */
	RTC.INTFLAGS = RTC_CMP_bm;
      94:	82 e0       	ldi	r24, 0x02	; 2
      96:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <gain_setting_int_cap+0x7f65a7>
}
      9a:	ff 91       	pop	r31
      9c:	ef 91       	pop	r30
      9e:	bf 91       	pop	r27
      a0:	af 91       	pop	r26
      a2:	9f 91       	pop	r25
      a4:	8f 91       	pop	r24
      a6:	7f 91       	pop	r23
      a8:	6f 91       	pop	r22
      aa:	5f 91       	pop	r21
      ac:	4f 91       	pop	r20
      ae:	3f 91       	pop	r19
      b0:	2f 91       	pop	r18
      b2:	0f 90       	pop	r0
      b4:	0f be       	out	0x3f, r0	; 63
      b6:	0f 90       	pop	r0
      b8:	1f 90       	pop	r1
      ba:	18 95       	reti

000000bc <ADC_0_init>:
 * 2. If supported by the clock system, disables the clock to the ADC
 *
 * \return Nothing
 */
void ADC_0_disable() {
    ADC0.CTRLA &= ~ADC_ENABLE_bm;
      bc:	e0 e0       	ldi	r30, 0x00	; 0
      be:	f6 e0       	ldi	r31, 0x06	; 6
      c0:	16 8a       	std	Z+22, r1	; 0x16
      c2:	11 82       	std	Z+1, r1	; 0x01
      c4:	81 e0       	ldi	r24, 0x01	; 1
      c6:	82 83       	std	Z+2, r24	; 0x02
      c8:	13 82       	std	Z+3, r1	; 0x03
      ca:	14 82       	std	Z+4, r1	; 0x04
      cc:	14 86       	std	Z+12, r1	; 0x0c
      ce:	11 86       	std	Z+9, r1	; 0x09
      d0:	12 86       	std	Z+10, r1	; 0x0a
      d2:	8a e0       	ldi	r24, 0x0A	; 10
      d4:	86 83       	std	Z+6, r24	; 0x06
      d6:	15 82       	std	Z+5, r1	; 0x05
      d8:	14 8a       	std	Z+20, r1	; 0x14
      da:	15 8a       	std	Z+21, r1	; 0x15
      dc:	12 8a       	std	Z+18, r1	; 0x12
      de:	13 8a       	std	Z+19, r1	; 0x13
      e0:	85 e0       	ldi	r24, 0x05	; 5
      e2:	80 83       	st	Z, r24
      e4:	80 e0       	ldi	r24, 0x00	; 0
      e6:	08 95       	ret

000000e8 <ADC_0_start_conversion>:
 * \param[in] channel The ADC channel to start conversion on
 *
 * \return Nothing
 */
void ADC_0_start_conversion(adc_0_channel_t channel) {
    ADC0.MUXPOS = channel;
      e8:	e0 e0       	ldi	r30, 0x00	; 0
      ea:	f6 e0       	ldi	r31, 0x06	; 6
      ec:	86 83       	std	Z+6, r24	; 0x06
    ADC0.COMMAND = ADC_STCONV_bm;
      ee:	81 e0       	ldi	r24, 0x01	; 1
      f0:	80 87       	std	Z+8, r24	; 0x08
      f2:	08 95       	ret

000000f4 <ADC_0_is_conversion_done>:
 * \return The status of ADC converison done check
 * \retval true The ADC conversion is done
 * \retval false The ADC converison is not done
 */
bool ADC_0_is_conversion_done() {
    return (ADC0.INTFLAGS & ADC_RESRDY_bm);
      f4:	80 91 0b 06 	lds	r24, 0x060B	; 0x80060b <gain_setting_int_cap+0x7f6a6f>
}
      f8:	81 70       	andi	r24, 0x01	; 1
      fa:	08 95       	ret

000000fc <ADC_0_get_conversion_result>:
 * \brief Read a conversion result from ADC_0
 *
 * \return Conversion result read from the ADC_0 ADC module
 */
adc_result_t ADC_0_get_conversion_result(void) {
    return (ADC0.RES);
      fc:	80 91 10 06 	lds	r24, 0x0610	; 0x800610 <gain_setting_int_cap+0x7f6a74>
     100:	90 91 11 06 	lds	r25, 0x0611	; 0x800611 <gain_setting_int_cap+0x7f6a75>
}
     104:	08 95       	ret

00000106 <ADC_0_get_conversion>:
 * \return Conversion result read from the ADC_0 ADC module
 */
adc_result_t ADC_0_get_conversion(adc_0_channel_t channel) {
    adc_result_t res;

    ADC_0_start_conversion(channel);
     106:	f0 df       	rcall	.-32     	; 0xe8 <ADC_0_start_conversion>
    while (!ADC_0_is_conversion_done())
     108:	f5 df       	rcall	.-22     	; 0xf4 <ADC_0_is_conversion_done>
     10a:	88 23       	and	r24, r24
     10c:	e9 f3       	breq	.-6      	; 0x108 <ADC_0_get_conversion+0x2>
        ;
    res = ADC_0_get_conversion_result();
     10e:	f6 df       	rcall	.-20     	; 0xfc <ADC_0_get_conversion_result>
    ADC0.INTFLAGS |= ADC_RESRDY_bm;
     110:	e0 e0       	ldi	r30, 0x00	; 0
     112:	f6 e0       	ldi	r31, 0x06	; 6
     114:	23 85       	ldd	r18, Z+11	; 0x0b
     116:	21 60       	ori	r18, 0x01	; 1
     118:	23 87       	std	Z+11, r18	; 0x0b
    return res;
}
     11a:	08 95       	ret

0000011c <I2C_0_stop_handler>:

    I2C_0_send_ack();
}

void I2C_0_stop_handler() {
    commandState = NEWCOMMAND;
     11c:	10 92 40 3e 	sts	0x3E40, r1	; 0x803e40 <commandState>
     120:	08 95       	ret

00000122 <I2C_0_error_handler>:
}

void I2C_0_error_handler() {
    // reset
    commandState = NEWCOMMAND;
     122:	10 92 40 3e 	sts	0x3E40, r1	; 0x803e40 <commandState>
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
     126:	89 b1       	in	r24, 0x09	; 9
     128:	87 7f       	andi	r24, 0xF7	; 247
     12a:	89 b9       	out	0x09, r24	; 9
     12c:	08 95       	ret

0000012e <I2C_0_address_handler>:
    {X_NONE, Y(0), 0, PRSC_DIV_SEL_16, NODE_GAIN(GAIN_1, GAIN_1), FILTER_LEVEL_16},
    {X_NONE, Y(1), 0, PRSC_DIV_SEL_16, NODE_GAIN(GAIN_1, GAIN_1), FILTER_LEVEL_16},
    {X_NONE, Y(2), 0, PRSC_DIV_SEL_16, NODE_GAIN(GAIN_1, GAIN_1), FILTER_LEVEL_16}};

void I2C_0_address_handler() {
    I2C_0_send_ack();
     12e:	59 d3       	rcall	.+1714   	; 0x7e2 <I2C_0_send_ack>
     130:	08 95       	ret

00000132 <I2C_0_read_handler>:
}

void I2C_0_read_handler() { // Master read operation
    I2C_0_write(senseState);
     132:	80 91 42 3e 	lds	r24, 0x3E42	; 0x803e42 <senseState>
     136:	48 d3       	rcall	.+1680   	; 0x7c8 <I2C_0_write>
    waitForSenseRead = false;
     138:	10 92 3e 3e 	sts	0x3E3E, r1	; 0x803e3e <__data_end>
     13c:	89 b1       	in	r24, 0x09	; 9
     13e:	87 7f       	andi	r24, 0xF7	; 247
     140:	89 b9       	out	0x09, r24	; 9
     142:	08 95       	ret

00000144 <reset>:
    sense_trig_set_level(0);
}

void reset() {
    _PROTECTED_WRITE(RSTCTRL.SWRR, 1);
     144:	91 e0       	ldi	r25, 0x01	; 1
     146:	88 ed       	ldi	r24, 0xD8	; 216
     148:	84 bf       	out	0x34, r24	; 52
     14a:	90 93 41 00 	sts	0x0041, r25	; 0x800041 <gain_setting_int_cap+0x7f64a5>
     14e:	08 95       	ret

00000150 <touch_config>:
}

void touch_config() {
    ptc_seq_node_cfg1[0].node_gain = NODE_GAIN(touchAnalogGain, touchDigitalGain);
     150:	80 91 46 3e 	lds	r24, 0x3E46	; 0x803e46 <touchAnalogGain>
     154:	20 e1       	ldi	r18, 0x10	; 16
     156:	82 9f       	mul	r24, r18
     158:	c0 01       	movw	r24, r0
     15a:	11 24       	eor	r1, r1
     15c:	90 91 45 3e 	lds	r25, 0x3E45	; 0x803e45 <touchDigitalGain>
     160:	89 2b       	or	r24, r25
     162:	e0 e0       	ldi	r30, 0x00	; 0
     164:	fe e3       	ldi	r31, 0x3E	; 62
     166:	84 83       	std	Z+4, r24	; 0x04
    ptc_seq_node_cfg1[1].node_gain = NODE_GAIN(touchAnalogGain, touchDigitalGain);
     168:	80 91 46 3e 	lds	r24, 0x3E46	; 0x803e46 <touchAnalogGain>
     16c:	20 e1       	ldi	r18, 0x10	; 16
     16e:	82 9f       	mul	r24, r18
     170:	c0 01       	movw	r24, r0
     172:	11 24       	eor	r1, r1
     174:	90 91 45 3e 	lds	r25, 0x3E45	; 0x803e45 <touchDigitalGain>
     178:	89 2b       	or	r24, r25
     17a:	82 87       	std	Z+10, r24	; 0x0a
    ptc_seq_node_cfg1[2].node_gain = NODE_GAIN(touchAnalogGain, touchDigitalGain);
     17c:	80 91 46 3e 	lds	r24, 0x3E46	; 0x803e46 <touchAnalogGain>
     180:	20 e1       	ldi	r18, 0x10	; 16
     182:	82 9f       	mul	r24, r18
     184:	c0 01       	movw	r24, r0
     186:	11 24       	eor	r1, r1
     188:	90 91 45 3e 	lds	r25, 0x3E45	; 0x803e45 <touchDigitalGain>
     18c:	89 2b       	or	r24, r25
     18e:	80 8b       	std	Z+16, r24	; 0x10

    ptc_seq_node_cfg1[0].node_oversampling = touchFilterLevel;
     190:	80 91 44 3e 	lds	r24, 0x3E44	; 0x803e44 <touchFilterLevel>
     194:	85 83       	std	Z+5, r24	; 0x05
    ptc_seq_node_cfg1[1].node_oversampling = touchFilterLevel;
     196:	80 91 44 3e 	lds	r24, 0x3E44	; 0x803e44 <touchFilterLevel>
     19a:	83 87       	std	Z+11, r24	; 0x0b
    ptc_seq_node_cfg1[2].node_oversampling = touchFilterLevel;
     19c:	80 91 44 3e 	lds	r24, 0x3E44	; 0x803e44 <touchFilterLevel>
     1a0:	81 8b       	std	Z+17, r24	; 0x11
     1a2:	08 95       	ret

000001a4 <I2C_0_write_handler>:
}
void I2C_0_write_handler() { // Master write handler

    // Read
    if (commandState == NEWCOMMAND) {
     1a4:	80 91 40 3e 	lds	r24, 0x3E40	; 0x803e40 <commandState>
     1a8:	81 11       	cpse	r24, r1
     1aa:	39 c0       	rjmp	.+114    	; 0x21e <__DATA_REGION_LENGTH__+0x1e>
        command = I2C_0_read();
     1ac:	0a d3       	rcall	.+1556   	; 0x7c2 <I2C_0_read>
     1ae:	80 93 41 3e 	sts	0x3E41, r24	; 0x803e41 <command>

        // direct Command?
        switch (command) {
     1b2:	80 91 41 3e 	lds	r24, 0x3E41	; 0x803e41 <command>
     1b6:	8d 38       	cpi	r24, 0x8D	; 141
     1b8:	50 f4       	brcc	.+20     	; 0x1ce <I2C_0_write_handler+0x2a>
     1ba:	8a 38       	cpi	r24, 0x8A	; 138
     1bc:	60 f5       	brcc	.+88     	; 0x216 <__DATA_REGION_LENGTH__+0x16>
     1be:	80 31       	cpi	r24, 0x10	; 16
     1c0:	d9 f0       	breq	.+54     	; 0x1f8 <I2C_0_write_handler+0x54>
     1c2:	08 f4       	brcc	.+2      	; 0x1c6 <I2C_0_write_handler+0x22>
     1c4:	51 c0       	rjmp	.+162    	; 0x268 <__DATA_REGION_LENGTH__+0x68>
     1c6:	81 58       	subi	r24, 0x81	; 129
     1c8:	83 30       	cpi	r24, 0x03	; 3
     1ca:	28 f1       	brcs	.+74     	; 0x216 <__DATA_REGION_LENGTH__+0x16>
     1cc:	4d c0       	rjmp	.+154    	; 0x268 <__DATA_REGION_LENGTH__+0x68>
     1ce:	81 3f       	cpi	r24, 0xF1	; 241
     1d0:	69 f0       	breq	.+26     	; 0x1ec <I2C_0_write_handler+0x48>
     1d2:	18 f4       	brcc	.+6      	; 0x1da <I2C_0_write_handler+0x36>
     1d4:	80 3f       	cpi	r24, 0xF0	; 240
     1d6:	31 f0       	breq	.+12     	; 0x1e4 <I2C_0_write_handler+0x40>
     1d8:	47 c0       	rjmp	.+142    	; 0x268 <__DATA_REGION_LENGTH__+0x68>
     1da:	8a 3f       	cpi	r24, 0xFA	; 250
     1dc:	b9 f0       	breq	.+46     	; 0x20c <__DATA_REGION_LENGTH__+0xc>
     1de:	8b 3f       	cpi	r24, 0xFB	; 251
     1e0:	c1 f0       	breq	.+48     	; 0x212 <__DATA_REGION_LENGTH__+0x12>
     1e2:	42 c0       	rjmp	.+132    	; 0x268 <__DATA_REGION_LENGTH__+0x68>
            case SETMODEIR: mode = RUNIR; break;
     1e4:	81 e0       	ldi	r24, 0x01	; 1
     1e6:	80 93 3f 3e 	sts	0x3E3F, r24	; 0x803e3f <mode>
     1ea:	3e c0       	rjmp	.+124    	; 0x268 <__DATA_REGION_LENGTH__+0x68>
            case SETMODETOUCH:
                touch_config();
     1ec:	b1 df       	rcall	.-158    	; 0x150 <touch_config>
                touch_init();
     1ee:	aa d1       	rcall	.+852    	; 0x544 <touch_init>
                mode = RUNTOUCH;
     1f0:	82 e0       	ldi	r24, 0x02	; 2
     1f2:	80 93 3f 3e 	sts	0x3E3F, r24	; 0x803e3f <mode>
                break;
     1f6:	38 c0       	rjmp	.+112    	; 0x268 <__DATA_REGION_LENGTH__+0x68>
            case RECALIBRATETOUCH:
                calibrate_node(0);
     1f8:	80 e0       	ldi	r24, 0x00	; 0
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	f6 d1       	rcall	.+1004   	; 0x5ea <calibrate_node>
                calibrate_node(1);
     1fe:	81 e0       	ldi	r24, 0x01	; 1
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	f3 d1       	rcall	.+998    	; 0x5ea <calibrate_node>
                calibrate_node(2);
     204:	82 e0       	ldi	r24, 0x02	; 2
     206:	90 e0       	ldi	r25, 0x00	; 0
     208:	f0 d1       	rcall	.+992    	; 0x5ea <calibrate_node>
                break;
     20a:	2e c0       	rjmp	.+92     	; 0x268 <__DATA_REGION_LENGTH__+0x68>
            case RECALIBRATEIR:; break;
            case START: waitForController = false; break;
     20c:	10 92 12 3e 	sts	0x3E12, r1	; 0x803e12 <waitForController>
     210:	2b c0       	rjmp	.+86     	; 0x268 <__DATA_REGION_LENGTH__+0x68>
            case RESET: reset(); break;
     212:	98 df       	rcall	.-208    	; 0x144 <reset>
     214:	29 c0       	rjmp	.+82     	; 0x268 <__DATA_REGION_LENGTH__+0x68>
            case SETTOUCHDIGITALGAIN:
            case SETTOUCHFILTERLEVEL:

            case SETIRTRESHOLD:
            case SETIRAVG:
            case SETIRDELAY: commandState = WAITFORDATA; break;
     216:	81 e0       	ldi	r24, 0x01	; 1
     218:	80 93 40 3e 	sts	0x3E40, r24	; 0x803e40 <commandState>
     21c:	25 c0       	rjmp	.+74     	; 0x268 <__DATA_REGION_LENGTH__+0x68>

            default: break;
        }
    }
    else if (commandState == WAITFORDATA) {
     21e:	80 91 40 3e 	lds	r24, 0x3E40	; 0x803e40 <commandState>
     222:	81 30       	cpi	r24, 0x01	; 1
     224:	09 f5       	brne	.+66     	; 0x268 <__DATA_REGION_LENGTH__+0x68>

        uint8_t readData = I2C_0_read();
     226:	cd d2       	rcall	.+1434   	; 0x7c2 <I2C_0_read>
        // Value
        switch (command) {
     228:	90 91 41 3e 	lds	r25, 0x3E41	; 0x803e41 <command>
     22c:	93 38       	cpi	r25, 0x83	; 131
     22e:	99 f0       	breq	.+38     	; 0x256 <__DATA_REGION_LENGTH__+0x56>
     230:	28 f4       	brcc	.+10     	; 0x23c <__DATA_REGION_LENGTH__+0x3c>
     232:	91 38       	cpi	r25, 0x81	; 129
     234:	51 f0       	breq	.+20     	; 0x24a <__DATA_REGION_LENGTH__+0x4a>
     236:	92 38       	cpi	r25, 0x82	; 130
     238:	59 f0       	breq	.+22     	; 0x250 <__DATA_REGION_LENGTH__+0x50>
     23a:	16 c0       	rjmp	.+44     	; 0x268 <__DATA_REGION_LENGTH__+0x68>
     23c:	9b 38       	cpi	r25, 0x8B	; 139
     23e:	81 f0       	breq	.+32     	; 0x260 <__DATA_REGION_LENGTH__+0x60>
     240:	9c 38       	cpi	r25, 0x8C	; 140
     242:	81 f0       	breq	.+32     	; 0x264 <__DATA_REGION_LENGTH__+0x64>
     244:	9a 38       	cpi	r25, 0x8A	; 138
     246:	81 f4       	brne	.+32     	; 0x268 <__DATA_REGION_LENGTH__+0x68>
     248:	09 c0       	rjmp	.+18     	; 0x25c <__DATA_REGION_LENGTH__+0x5c>
            case SETIRTRESHOLD: irThreshold = readData; break;
     24a:	80 93 14 3e 	sts	0x3E14, r24	; 0x803e14 <irThreshold>
     24e:	0c c0       	rjmp	.+24     	; 0x268 <__DATA_REGION_LENGTH__+0x68>
            case SETIRAVG: irSamples = readData; break;
     250:	80 93 13 3e 	sts	0x3E13, r24	; 0x803e13 <irSamples>
     254:	09 c0       	rjmp	.+18     	; 0x268 <__DATA_REGION_LENGTH__+0x68>
            case SETIRDELAY: irDelay = readData; break;
     256:	80 93 47 3e 	sts	0x3E47, r24	; 0x803e47 <irDelay>
     25a:	06 c0       	rjmp	.+12     	; 0x268 <__DATA_REGION_LENGTH__+0x68>
            case SETTOUCHANALOGGAIN: touchAnalogGain = readData;
     25c:	80 93 46 3e 	sts	0x3E46, r24	; 0x803e46 <touchAnalogGain>
            case SETTOUCHDIGITALGAIN: touchDigitalGain = readData;
     260:	80 93 45 3e 	sts	0x3E45, r24	; 0x803e45 <touchDigitalGain>
            case SETTOUCHFILTERLEVEL: touchFilterLevel = readData;
     264:	80 93 44 3e 	sts	0x3E44, r24	; 0x803e44 <touchFilterLevel>
            default: break;
        }
        // end command
    }

    I2C_0_send_ack();
     268:	bc d2       	rcall	.+1400   	; 0x7e2 <I2C_0_send_ack>
     26a:	08 95       	ret

0000026c <main>:
*/
int main(void) {

    //// Initializes MCU, drivers and middleware ////

    atmel_start_init();
     26c:	ff de       	rcall	.-514    	; 0x6c <atmel_start_init>
    cpu_irq_enable();
     26e:	78 94       	sei
     270:	89 b1       	in	r24, 0x09	; 9
     272:	87 7f       	andi	r24, 0xF7	; 247
     274:	89 b9       	out	0x09, r24	; 9
 *
 * Reads the level on pins connected to a port
 */
static inline bool PORTA_get_pin_level(const uint8_t pin)
{
	return VPORTA.IN & (1 << pin);
     276:	82 b1       	in	r24, 0x02	; 2

    sense_trig_set_level(0);

    // read MCU ID
    address =
        (!A4_get_level() << 4 | !A3_get_level() << 3 | !A2_get_level() << 2 | !A1_get_level() << 1 | !A0_get_level()) +
     278:	08 2e       	mov	r0, r24
     27a:	00 0c       	add	r0, r0
     27c:	99 0b       	sbc	r25, r25
     27e:	80 95       	com	r24
     280:	90 95       	com	r25
     282:	29 2f       	mov	r18, r25
     284:	22 1f       	adc	r18, r18
     286:	22 27       	eor	r18, r18
     288:	22 1f       	adc	r18, r18
     28a:	30 e0       	ldi	r19, 0x00	; 0
     28c:	22 95       	swap	r18
     28e:	32 95       	swap	r19
     290:	30 7f       	andi	r19, 0xF0	; 240
     292:	32 27       	eor	r19, r18
     294:	20 7f       	andi	r18, 0xF0	; 240
     296:	32 27       	eor	r19, r18
 *
 * Reads the level on pins connected to a port
 */
static inline bool PORTB_get_pin_level(const uint8_t pin)
{
	return VPORTB.IN & (1 << pin);
     298:	96 b1       	in	r25, 0x06	; 6
     29a:	92 95       	swap	r25
     29c:	96 95       	lsr	r25
     29e:	97 70       	andi	r25, 0x07	; 7
     2a0:	81 e0       	ldi	r24, 0x01	; 1
     2a2:	98 27       	eor	r25, r24
     2a4:	90 fb       	bst	r25, 0
     2a6:	ee 24       	eor	r14, r14
     2a8:	e0 f8       	bld	r14, 0
     2aa:	f1 2c       	mov	r15, r1
     2ac:	ee 0c       	add	r14, r14
     2ae:	ff 1c       	adc	r15, r15
     2b0:	ee 0c       	add	r14, r14
     2b2:	ff 1c       	adc	r15, r15
     2b4:	ee 0c       	add	r14, r14
     2b6:	ff 1c       	adc	r15, r15
     2b8:	96 b1       	in	r25, 0x06	; 6
     2ba:	92 95       	swap	r25
     2bc:	9f 70       	andi	r25, 0x0F	; 15
     2be:	98 27       	eor	r25, r24
     2c0:	09 2f       	mov	r16, r25
     2c2:	01 70       	andi	r16, 0x01	; 1
     2c4:	10 e0       	ldi	r17, 0x00	; 0
     2c6:	00 0f       	add	r16, r16
     2c8:	11 1f       	adc	r17, r17
     2ca:	00 0f       	add	r16, r16
     2cc:	11 1f       	adc	r17, r17
     2ce:	96 b1       	in	r25, 0x06	; 6
     2d0:	96 95       	lsr	r25
     2d2:	96 95       	lsr	r25
     2d4:	96 95       	lsr	r25
     2d6:	98 27       	eor	r25, r24
     2d8:	91 70       	andi	r25, 0x01	; 1
     2da:	c9 2f       	mov	r28, r25
     2dc:	90 e0       	ldi	r25, 0x00	; 0
     2de:	d9 2f       	mov	r29, r25
     2e0:	cc 0f       	add	r28, r28
     2e2:	dd 1f       	adc	r29, r29
     2e4:	96 b1       	in	r25, 0x06	; 6
     2e6:	96 95       	lsr	r25
     2e8:	96 95       	lsr	r25
     2ea:	89 27       	eor	r24, r25
     2ec:	81 70       	andi	r24, 0x01	; 1
    cpu_irq_enable();

    sense_trig_set_level(0);

    // read MCU ID
    address =
     2ee:	e2 2a       	or	r14, r18
     2f0:	0e 29       	or	r16, r14
     2f2:	c0 2b       	or	r28, r16
     2f4:	8c 2b       	or	r24, r28
     2f6:	8f 5f       	subi	r24, 0xFF	; 255
     2f8:	80 93 43 3e 	sts	0x3E43, r24	; 0x803e43 <address>
        (!A4_get_level() << 4 | !A3_get_level() << 3 | !A2_get_level() << 2 | !A1_get_level() << 1 | !A0_get_level()) +
        1;

    // //// I2C ////
    // set Slabe Address //TODO CHECK I2C Address
    TWI0.SADDR = address << TWI_ADDRMASK_gp /* Slave Address: 0x0 */
     2fc:	80 91 43 3e 	lds	r24, 0x3E43	; 0x803e43 <address>
     300:	88 0f       	add	r24, r24
     302:	80 93 1c 08 	sts	0x081C, r24	; 0x80081c <gain_setting_int_cap+0x7f6c80>
                 | 0 << TWI_ADDREN_bp;      /* General Call Recognition Enable: disabled */

    // register Callback
    I2C_0_set_read_callback(I2C_0_read_handler);
     306:	89 e9       	ldi	r24, 0x99	; 153
     308:	90 e0       	ldi	r25, 0x00	; 0
     30a:	7f d2       	rcall	.+1278   	; 0x80a <I2C_0_set_read_callback>
    I2C_0_set_write_callback(I2C_0_write_handler);
     30c:	82 ed       	ldi	r24, 0xD2	; 210
     30e:	90 e0       	ldi	r25, 0x00	; 0
     310:	89 d2       	rcall	.+1298   	; 0x824 <I2C_0_set_write_callback>
    I2C_0_set_address_callback(I2C_0_address_handler);
     312:	87 e9       	ldi	r24, 0x97	; 151
     314:	90 e0       	ldi	r25, 0x00	; 0
     316:	93 d2       	rcall	.+1318   	; 0x83e <I2C_0_set_address_callback>
    I2C_0_set_stop_callback(I2C_0_stop_handler);
     318:	8e e8       	ldi	r24, 0x8E	; 142
     31a:	90 e0       	ldi	r25, 0x00	; 0
     31c:	9d d2       	rcall	.+1338   	; 0x858 <I2C_0_set_stop_callback>
    I2C_0_set_collision_callback(I2C_0_error_handler);
     31e:	81 e9       	ldi	r24, 0x91	; 145
     320:	90 e0       	ldi	r25, 0x00	; 0
     322:	a7 d2       	rcall	.+1358   	; 0x872 <I2C_0_set_collision_callback>
    I2C_0_set_bus_error_callback(I2C_0_error_handler);
     324:	81 e9       	ldi	r24, 0x91	; 145
     326:	90 e0       	ldi	r25, 0x00	; 0
     328:	15 d3       	rcall	.+1578   	; 0x954 <I2C_0_set_bus_error_callback>

    I2C_0_enable();
     32a:	55 d2       	rcall	.+1194   	; 0x7d6 <I2C_0_enable>
    I2C_0_open();
     32c:	44 d2       	rcall	.+1160   	; 0x7b6 <I2C_0_open>

    // WAIT FOR START
    while (waitForController)
     32e:	80 91 12 3e 	lds	r24, 0x3E12	; 0x803e12 <waitForController>
     332:	81 11       	cpse	r24, r1
     334:	fc cf       	rjmp	.-8      	; 0x32e <main+0xc2>
     336:	c0 e0       	ldi	r28, 0x00	; 0
     338:	10 e0       	ldi	r17, 0x00	; 0
    uint16_t irOffValue = 0;
    uint16_t irOnValue = 0;
    uint16_t irDifference = 0;

    while (1) {
        if (mode == RUNTOUCH) {
     33a:	80 91 3f 3e 	lds	r24, 0x3E3F	; 0x803e3f <mode>
     33e:	82 30       	cpi	r24, 0x02	; 2
     340:	41 f5       	brne	.+80     	; 0x392 <main+0x126>
            //// Touch ////
            touch_process();
     342:	05 d1       	rcall	.+522    	; 0x54e <touch_process>

            // // check sensor state
            touchStatus = (get_sensor_state(0) & KEY_TOUCHED_MASK) >> 7 |
     344:	80 e0       	ldi	r24, 0x00	; 0
     346:	90 e0       	ldi	r25, 0x00	; 0
     348:	41 d1       	rcall	.+642    	; 0x5cc <get_sensor_state>
     34a:	18 2f       	mov	r17, r24
     34c:	11 1f       	adc	r17, r17
     34e:	11 27       	eor	r17, r17
     350:	11 1f       	adc	r17, r17
                          (get_sensor_state(1) & KEY_TOUCHED_MASK) >> 6 | (get_sensor_state(2) & KEY_TOUCHED_MASK) >> 5;
     352:	81 e0       	ldi	r24, 0x01	; 1
     354:	90 e0       	ldi	r25, 0x00	; 0
     356:	3a d1       	rcall	.+628    	; 0x5cc <get_sensor_state>
     358:	80 78       	andi	r24, 0x80	; 128
     35a:	90 e0       	ldi	r25, 0x00	; 0
     35c:	00 24       	eor	r0, r0
     35e:	88 0f       	add	r24, r24
     360:	99 1f       	adc	r25, r25
     362:	00 1c       	adc	r0, r0
     364:	88 0f       	add	r24, r24
     366:	99 1f       	adc	r25, r25
     368:	00 1c       	adc	r0, r0
     36a:	89 2f       	mov	r24, r25
     36c:	90 2d       	mov	r25, r0
        if (mode == RUNTOUCH) {
            //// Touch ////
            touch_process();

            // // check sensor state
            touchStatus = (get_sensor_state(0) & KEY_TOUCHED_MASK) >> 7 |
     36e:	d1 2f       	mov	r29, r17
     370:	d8 2b       	or	r29, r24
                          (get_sensor_state(1) & KEY_TOUCHED_MASK) >> 6 | (get_sensor_state(2) & KEY_TOUCHED_MASK) >> 5;
     372:	82 e0       	ldi	r24, 0x02	; 2
     374:	90 e0       	ldi	r25, 0x00	; 0
     376:	2a d1       	rcall	.+596    	; 0x5cc <get_sensor_state>
     378:	80 78       	andi	r24, 0x80	; 128
     37a:	90 e0       	ldi	r25, 0x00	; 0
     37c:	96 95       	lsr	r25
     37e:	87 95       	ror	r24
     380:	92 95       	swap	r25
     382:	82 95       	swap	r24
     384:	8f 70       	andi	r24, 0x0F	; 15
     386:	89 27       	eor	r24, r25
     388:	9f 70       	andi	r25, 0x0F	; 15
     38a:	89 27       	eor	r24, r25
        if (mode == RUNTOUCH) {
            //// Touch ////
            touch_process();

            // // check sensor state
            touchStatus = (get_sensor_state(0) & KEY_TOUCHED_MASK) >> 7 |
     38c:	1d 2f       	mov	r17, r29
     38e:	18 2b       	or	r17, r24
     390:	68 c0       	rjmp	.+208    	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
                          (get_sensor_state(1) & KEY_TOUCHED_MASK) >> 6 | (get_sensor_state(2) & KEY_TOUCHED_MASK) >> 5;
        }
        else if (mode == RUNIR) {
     392:	80 91 3f 3e 	lds	r24, 0x3E3F	; 0x803e3f <mode>
     396:	81 30       	cpi	r24, 0x01	; 1
     398:	09 f0       	breq	.+2      	; 0x39c <main+0x130>
     39a:	63 c0       	rjmp	.+198    	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
     39c:	39 c0       	rjmp	.+114    	; 0x410 <__LOCK_REGION_LENGTH__+0x10>
            irStatus = 0;

            // sample
            for (size_t i = 0; i < irSamples; i++) {
                // sense OFF Value
                irOffValue = ADC_0_get_conversion(ADC_MUXPOS_AIN10_gc);
     39e:	8a e0       	ldi	r24, 0x0A	; 10
     3a0:	b2 de       	rcall	.-668    	; 0x106 <ADC_0_get_conversion>
     3a2:	7c 01       	movw	r14, r24
 *                  false = Pin level set to "low" state
 */
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
     3a4:	85 b1       	in	r24, 0x05	; 5
     3a6:	81 60       	ori	r24, 0x01	; 1
     3a8:	85 b9       	out	0x05, r24	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3aa:	e7 e8       	ldi	r30, 0x87	; 135
     3ac:	f3 e1       	ldi	r31, 0x13	; 19
     3ae:	31 97       	sbiw	r30, 0x01	; 1
     3b0:	f1 f7       	brne	.-4      	; 0x3ae <main+0x142>
     3b2:	00 c0       	rjmp	.+0      	; 0x3b4 <main+0x148>
     3b4:	00 00       	nop

                IR_LED_set_level(1);
                // // sense ON Value
                _delay_us(1000); // wait a moment for IR LED and receiver

                irOnValue = ADC_0_get_conversion(ADC_MUXPOS_AIN10_gc);
     3b6:	8a e0       	ldi	r24, 0x0A	; 10
     3b8:	a6 de       	rcall	.-692    	; 0x106 <ADC_0_get_conversion>
	} else {
		VPORTB.OUT &= ~(1 << pin);
     3ba:	25 b1       	in	r18, 0x05	; 5
     3bc:	2e 7f       	andi	r18, 0xFE	; 254
     3be:	25 b9       	out	0x05, r18	; 5
     3c0:	e7 e8       	ldi	r30, 0x87	; 135
     3c2:	f3 e1       	ldi	r31, 0x13	; 19
     3c4:	31 97       	sbiw	r30, 0x01	; 1
     3c6:	f1 f7       	brne	.-4      	; 0x3c4 <main+0x158>
     3c8:	00 c0       	rjmp	.+0      	; 0x3ca <main+0x15e>
     3ca:	00 00       	nop

                IR_LED_set_level(0);
                _delay_us(1000); // wait a moment for IR LED and receiver

                // check difference above treshold
                irDifference = abs((int16_t)irOnValue - (int16_t)irOffValue);
     3cc:	8e 19       	sub	r24, r14
     3ce:	9f 09       	sbc	r25, r15
     3d0:	9c 01       	movw	r18, r24
     3d2:	22 f4       	brpl	.+8      	; 0x3dc <main+0x170>
     3d4:	22 27       	eor	r18, r18
     3d6:	33 27       	eor	r19, r19
     3d8:	28 1b       	sub	r18, r24
     3da:	39 0b       	sbc	r19, r25

                if (irDifference >= irThreshold) {
     3dc:	80 91 14 3e 	lds	r24, 0x3E14	; 0x803e14 <irThreshold>
     3e0:	90 e0       	ldi	r25, 0x00	; 0
     3e2:	28 17       	cp	r18, r24
     3e4:	39 07       	cpc	r19, r25
     3e6:	08 f0       	brcs	.+2      	; 0x3ea <main+0x17e>
                    irCounter = irCounter + 1;
     3e8:	0f 5f       	subi	r16, 0xFF	; 255
                }

                for (size_t i = 0; i < irDelay;
     3ea:	20 e0       	ldi	r18, 0x00	; 0
     3ec:	30 e0       	ldi	r19, 0x00	; 0
     3ee:	08 c0       	rjmp	.+16     	; 0x400 <__LOCK_REGION_LENGTH__>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3f0:	87 e8       	ldi	r24, 0x87	; 135
     3f2:	93 e1       	ldi	r25, 0x13	; 19
     3f4:	01 97       	sbiw	r24, 0x01	; 1
     3f6:	f1 f7       	brne	.-4      	; 0x3f4 <main+0x188>
     3f8:	00 c0       	rjmp	.+0      	; 0x3fa <main+0x18e>
     3fa:	00 00       	nop
                     i++) // looks weird but is needed because the delay needs a compile time constant
     3fc:	2f 5f       	subi	r18, 0xFF	; 255
     3fe:	3f 4f       	sbci	r19, 0xFF	; 255

                if (irDifference >= irThreshold) {
                    irCounter = irCounter + 1;
                }

                for (size_t i = 0; i < irDelay;
     400:	80 91 47 3e 	lds	r24, 0x3E47	; 0x803e47 <irDelay>
     404:	90 e0       	ldi	r25, 0x00	; 0
     406:	28 17       	cp	r18, r24
     408:	39 07       	cpc	r19, r25
     40a:	90 f3       	brcs	.-28     	; 0x3f0 <main+0x184>
            // reset Status
            irCounter = 0;
            irStatus = 0;

            // sample
            for (size_t i = 0; i < irSamples; i++) {
     40c:	21 96       	adiw	r28, 0x01	; 1
     40e:	03 c0       	rjmp	.+6      	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
     410:	c0 e0       	ldi	r28, 0x00	; 0
     412:	d0 e0       	ldi	r29, 0x00	; 0
     414:	00 e0       	ldi	r16, 0x00	; 0
     416:	80 91 13 3e 	lds	r24, 0x3E13	; 0x803e13 <irSamples>
     41a:	90 e0       	ldi	r25, 0x00	; 0
     41c:	c8 17       	cp	r28, r24
     41e:	d9 07       	cpc	r29, r25
     420:	08 f4       	brcc	.+2      	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
     422:	bd cf       	rjmp	.-134    	; 0x39e <main+0x132>
                {
                    _delay_ms(1); // wait for 1 ms per loop
                }
            }
            // get status
            if ((float)(irCounter /= (float)irSamples) >= 0.5) {
     424:	60 91 13 3e 	lds	r22, 0x3E13	; 0x803e13 <irSamples>
     428:	70 e0       	ldi	r23, 0x00	; 0
     42a:	80 e0       	ldi	r24, 0x00	; 0
     42c:	90 e0       	ldi	r25, 0x00	; 0
     42e:	fd da       	rcall	.-2566   	; 0xfffffa2a <__eeprom_end+0xff7efa2a>
     430:	6b 01       	movw	r12, r22
     432:	7c 01       	movw	r14, r24
     434:	60 2f       	mov	r22, r16
     436:	70 e0       	ldi	r23, 0x00	; 0
     438:	80 e0       	ldi	r24, 0x00	; 0
     43a:	90 e0       	ldi	r25, 0x00	; 0
     43c:	f8 da       	rcall	.-2576   	; 0xfffffa2e <__eeprom_end+0xff7efa2e>
     43e:	a7 01       	movw	r20, r14
     440:	96 01       	movw	r18, r12
     442:	52 da       	rcall	.-2908   	; 0xfffff8e8 <__eeprom_end+0xff7ef8e8>
     444:	c3 da       	rcall	.-2682   	; 0xfffff9cc <__eeprom_end+0xff7ef9cc>
     446:	70 e0       	ldi	r23, 0x00	; 0
     448:	80 e0       	ldi	r24, 0x00	; 0
     44a:	90 e0       	ldi	r25, 0x00	; 0
     44c:	ee da       	rcall	.-2596   	; 0xfffffa2a <__eeprom_end+0xff7efa2a>
     44e:	20 e0       	ldi	r18, 0x00	; 0
     450:	30 e0       	ldi	r19, 0x00	; 0
     452:	40 e0       	ldi	r20, 0x00	; 0
     454:	5f e3       	ldi	r21, 0x3F	; 63
     456:	77 db       	rcall	.-2322   	; 0xfffffb46 <__eeprom_end+0xff7efb46>
     458:	88 23       	and	r24, r24
     45a:	14 f4       	brge	.+4      	; 0x460 <__LOCK_REGION_LENGTH__+0x60>
        else if (mode == RUNIR) {
            //// Infrared ////

            // reset Status
            irCounter = 0;
            irStatus = 0;
     45c:	c0 e0       	ldi	r28, 0x00	; 0
     45e:	01 c0       	rjmp	.+2      	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
                    _delay_ms(1); // wait for 1 ms per loop
                }
            }
            // get status
            if ((float)(irCounter /= (float)irSamples) >= 0.5) {
                irStatus = 1;
     460:	c1 e0       	ldi	r28, 0x01	; 1
            }
        }

        //  check state and call controller
        if (senseState != (touchStatus | irStatus)) {
     462:	81 2f       	mov	r24, r17
     464:	8c 2b       	or	r24, r28
     466:	90 91 42 3e 	lds	r25, 0x3E42	; 0x803e42 <senseState>
     46a:	89 17       	cp	r24, r25
     46c:	09 f4       	brne	.+2      	; 0x470 <__LOCK_REGION_LENGTH__+0x70>
     46e:	65 cf       	rjmp	.-310    	; 0x33a <main+0xce>
            senseState = touchStatus | irStatus;
     470:	80 93 42 3e 	sts	0x3E42, r24	; 0x803e42 <senseState>
 *                  false = Pin level set to "low" state
 */
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
     474:	89 b1       	in	r24, 0x09	; 9
     476:	88 60       	ori	r24, 0x08	; 8
     478:	89 b9       	out	0x09, r24	; 9
            sense_trig_set_level(1);
            waitForSenseRead = true;
     47a:	81 e0       	ldi	r24, 0x01	; 1
     47c:	80 93 3e 3e 	sts	0x3E3E, r24	; 0x803e3e <__data_end>
            while (waitForSenseRead == true)
     480:	80 91 3e 3e 	lds	r24, 0x3E3E	; 0x803e3e <__data_end>
     484:	81 11       	cpse	r24, r1
     486:	fc cf       	rjmp	.-8      	; 0x480 <__LOCK_REGION_LENGTH__+0x80>
     488:	58 cf       	rjmp	.-336    	; 0x33a <main+0xce>

0000048a <touch_ptc_pin_config>:
uint8_t get_sensor_state(uint16_t sensor_node) {
    return (qtlib_key_set1.qtm_touch_key_data[sensor_node].sensor_state);
}

void update_sensor_state(uint16_t sensor_node, uint8_t new_state) {
    qtlib_key_set1.qtm_touch_key_data[sensor_node].sensor_state = new_state;
     48a:	e4 e1       	ldi	r30, 0x14	; 20
     48c:	f4 e0       	ldi	r31, 0x04	; 4
     48e:	80 81       	ld	r24, Z
     490:	87 7f       	andi	r24, 0xF7	; 247
     492:	80 83       	st	Z, r24
     494:	80 81       	ld	r24, Z
     496:	88 7f       	andi	r24, 0xF8	; 248
     498:	84 60       	ori	r24, 0x04	; 4
     49a:	80 83       	st	Z, r24
     49c:	e5 e1       	ldi	r30, 0x15	; 21
     49e:	f4 e0       	ldi	r31, 0x04	; 4
     4a0:	80 81       	ld	r24, Z
     4a2:	87 7f       	andi	r24, 0xF7	; 247
     4a4:	80 83       	st	Z, r24
     4a6:	80 81       	ld	r24, Z
     4a8:	88 7f       	andi	r24, 0xF8	; 248
     4aa:	84 60       	ori	r24, 0x04	; 4
     4ac:	80 83       	st	Z, r24
     4ae:	e6 e1       	ldi	r30, 0x16	; 22
     4b0:	f4 e0       	ldi	r31, 0x04	; 4
     4b2:	80 81       	ld	r24, Z
     4b4:	87 7f       	andi	r24, 0xF7	; 247
     4b6:	80 83       	st	Z, r24
     4b8:	80 81       	ld	r24, Z
     4ba:	88 7f       	andi	r24, 0xF8	; 248
     4bc:	84 60       	ori	r24, 0x04	; 4
     4be:	80 83       	st	Z, r24
     4c0:	08 95       	ret

000004c2 <qtm_measure_complete_callback>:
     4c2:	81 e0       	ldi	r24, 0x01	; 1
     4c4:	80 93 4a 3e 	sts	0x3E4A, r24	; 0x803e4a <touch_postprocess_request>
     4c8:	08 95       	ret

000004ca <qtm_error_callback>:
     4ca:	8f 5f       	subi	r24, 0xFF	; 255
     4cc:	80 93 48 3e 	sts	0x3E48, r24	; 0x803e48 <module_error_code>
     4d0:	08 95       	ret

000004d2 <touch_sensors_config>:
     4d2:	cf 93       	push	r28
     4d4:	df 93       	push	r29
     4d6:	80 e3       	ldi	r24, 0x30	; 48
     4d8:	9e e3       	ldi	r25, 0x3E	; 62
     4da:	d6 d8       	rcall	.-3668   	; 0xfffff688 <__eeprom_end+0xff7ef688>
     4dc:	89 e6       	ldi	r24, 0x69	; 105
     4de:	9e e3       	ldi	r25, 0x3E	; 62
     4e0:	0b d9       	rcall	.-3562   	; 0xfffff6f8 <__eeprom_end+0xff7ef6f8>
     4e2:	c0 e0       	ldi	r28, 0x00	; 0
     4e4:	d0 e0       	ldi	r29, 0x00	; 0
     4e6:	09 c0       	rjmp	.+18     	; 0x4fa <touch_sensors_config+0x28>
     4e8:	be 01       	movw	r22, r28
     4ea:	80 e3       	ldi	r24, 0x30	; 48
     4ec:	9e e3       	ldi	r25, 0x3E	; 62
     4ee:	72 d9       	rcall	.-3356   	; 0xfffff7d4 <__eeprom_end+0xff7ef7d4>
     4f0:	be 01       	movw	r22, r28
     4f2:	80 e3       	ldi	r24, 0x30	; 48
     4f4:	9e e3       	ldi	r25, 0x3E	; 62
     4f6:	8d d9       	rcall	.-3302   	; 0xfffff812 <__eeprom_end+0xff7ef812>
     4f8:	21 96       	adiw	r28, 0x01	; 1
     4fa:	c3 30       	cpi	r28, 0x03	; 3
     4fc:	d1 05       	cpc	r29, r1
     4fe:	a0 f3       	brcs	.-24     	; 0x4e8 <touch_sensors_config+0x16>
     500:	c0 e0       	ldi	r28, 0x00	; 0
     502:	d0 e0       	ldi	r29, 0x00	; 0
     504:	0e c0       	rjmp	.+28     	; 0x522 <touch_sensors_config+0x50>
     506:	ae 01       	movw	r20, r28
     508:	44 0f       	add	r20, r20
     50a:	55 1f       	adc	r21, r21
     50c:	44 0f       	add	r20, r20
     50e:	55 1f       	adc	r21, r21
     510:	4c 0f       	add	r20, r28
     512:	5d 1f       	adc	r21, r29
     514:	46 5a       	subi	r20, 0xA6	; 166
     516:	51 4c       	sbci	r21, 0xC1	; 193
     518:	6c 2f       	mov	r22, r28
     51a:	85 e1       	ldi	r24, 0x15	; 21
     51c:	9e e3       	ldi	r25, 0x3E	; 62
     51e:	bb d2       	rcall	.+1398   	; 0xa96 <qtm_init_sensor_key>
     520:	21 96       	adiw	r28, 0x01	; 1
     522:	c3 30       	cpi	r28, 0x03	; 3
     524:	d1 05       	cpc	r29, r1
     526:	78 f3       	brcs	.-34     	; 0x506 <touch_sensors_config+0x34>
     528:	80 e0       	ldi	r24, 0x00	; 0
     52a:	df 91       	pop	r29
     52c:	cf 91       	pop	r28
     52e:	08 95       	ret

00000530 <Timer_set_period>:
     530:	90 91 41 01 	lds	r25, 0x0141	; 0x800141 <gain_setting_int_cap+0x7f65a5>
     534:	92 fd       	sbrc	r25, 2
     536:	fc cf       	rjmp	.-8      	; 0x530 <Timer_set_period>
     538:	90 e0       	ldi	r25, 0x00	; 0
     53a:	80 93 4a 01 	sts	0x014A, r24	; 0x80014a <gain_setting_int_cap+0x7f65ae>
     53e:	90 93 4b 01 	sts	0x014B, r25	; 0x80014b <gain_setting_int_cap+0x7f65af>
     542:	08 95       	ret

00000544 <touch_init>:
     544:	80 e2       	ldi	r24, 0x20	; 32
     546:	f4 df       	rcall	.-24     	; 0x530 <Timer_set_period>
     548:	a0 df       	rcall	.-192    	; 0x48a <touch_ptc_pin_config>
     54a:	c3 df       	rcall	.-122    	; 0x4d2 <touch_sensors_config>
     54c:	08 95       	ret

0000054e <touch_process>:
     54e:	80 91 4b 3e 	lds	r24, 0x3E4B	; 0x803e4b <time_to_measure_touch_flag>
     552:	81 30       	cpi	r24, 0x01	; 1
     554:	49 f4       	brne	.+18     	; 0x568 <touch_process+0x1a>
     556:	61 e6       	ldi	r22, 0x61	; 97
     558:	72 e0       	ldi	r23, 0x02	; 2
     55a:	80 e3       	ldi	r24, 0x30	; 48
     55c:	9e e3       	ldi	r25, 0x3E	; 62
     55e:	d6 d8       	rcall	.-3668   	; 0xfffff70c <__eeprom_end+0xff7ef70c>
     560:	81 11       	cpse	r24, r1
     562:	02 c0       	rjmp	.+4      	; 0x568 <touch_process+0x1a>
     564:	10 92 4b 3e 	sts	0x3E4B, r1	; 0x803e4b <time_to_measure_touch_flag>
     568:	80 91 4a 3e 	lds	r24, 0x3E4A	; 0x803e4a <touch_postprocess_request>
     56c:	81 30       	cpi	r24, 0x01	; 1
     56e:	e9 f4       	brne	.+58     	; 0x5aa <touch_process+0x5c>
     570:	10 92 4a 3e 	sts	0x3E4A, r1	; 0x803e4a <touch_postprocess_request>
     574:	0b d7       	rcall	.+3606   	; 0x138c <qtm_acquisition_process>
     576:	81 11       	cpse	r24, r1
     578:	08 c0       	rjmp	.+16     	; 0x58a <touch_process+0x3c>
     57a:	85 e1       	ldi	r24, 0x15	; 21
     57c:	9e e3       	ldi	r25, 0x3E	; 62
     57e:	aa d2       	rcall	.+1364   	; 0xad4 <qtm_key_sensors_process>
     580:	88 23       	and	r24, r24
     582:	29 f0       	breq	.+10     	; 0x58e <touch_process+0x40>
     584:	81 e0       	ldi	r24, 0x01	; 1
     586:	a1 df       	rcall	.-190    	; 0x4ca <qtm_error_callback>
     588:	02 c0       	rjmp	.+4      	; 0x58e <touch_process+0x40>
     58a:	80 e0       	ldi	r24, 0x00	; 0
     58c:	9e df       	rcall	.-196    	; 0x4ca <qtm_error_callback>
     58e:	e0 91 15 3e 	lds	r30, 0x3E15	; 0x803e15 <qtlib_key_set1>
     592:	f0 91 16 3e 	lds	r31, 0x3E16	; 0x803e16 <qtlib_key_set1+0x1>
     596:	80 81       	ld	r24, Z
     598:	88 23       	and	r24, r24
     59a:	24 f4       	brge	.+8      	; 0x5a4 <touch_process+0x56>
     59c:	81 e0       	ldi	r24, 0x01	; 1
     59e:	80 93 4b 3e 	sts	0x3E4B, r24	; 0x803e4b <time_to_measure_touch_flag>
     5a2:	08 95       	ret
     5a4:	81 e0       	ldi	r24, 0x01	; 1
     5a6:	80 93 49 3e 	sts	0x3E49, r24	; 0x803e49 <measurement_done_touch>
     5aa:	08 95       	ret

000005ac <touch_timer_handler>:
     5ac:	80 91 59 3e 	lds	r24, 0x3E59	; 0x803e59 <interrupt_cnt>
     5b0:	8f 5f       	subi	r24, 0xFF	; 255
     5b2:	80 93 59 3e 	sts	0x3E59, r24	; 0x803e59 <interrupt_cnt>
     5b6:	84 31       	cpi	r24, 0x14	; 20
     5b8:	40 f0       	brcs	.+16     	; 0x5ca <touch_timer_handler+0x1e>
     5ba:	10 92 59 3e 	sts	0x3E59, r1	; 0x803e59 <interrupt_cnt>
     5be:	81 e0       	ldi	r24, 0x01	; 1
     5c0:	80 93 4b 3e 	sts	0x3E4B, r24	; 0x803e4b <time_to_measure_touch_flag>
     5c4:	84 e1       	ldi	r24, 0x14	; 20
     5c6:	90 e0       	ldi	r25, 0x00	; 0
     5c8:	5b d2       	rcall	.+1206   	; 0xa80 <qtm_update_qtlib_timer>
     5ca:	08 95       	ret

000005cc <get_sensor_state>:
     5cc:	e0 91 19 3e 	lds	r30, 0x3E19	; 0x803e19 <qtlib_key_set1+0x4>
     5d0:	f0 91 1a 3e 	lds	r31, 0x3E1A	; 0x803e1a <qtlib_key_set1+0x5>
     5d4:	9c 01       	movw	r18, r24
     5d6:	22 0f       	add	r18, r18
     5d8:	33 1f       	adc	r19, r19
     5da:	82 0f       	add	r24, r18
     5dc:	93 1f       	adc	r25, r19
     5de:	88 0f       	add	r24, r24
     5e0:	99 1f       	adc	r25, r25
     5e2:	e8 0f       	add	r30, r24
     5e4:	f9 1f       	adc	r31, r25
     5e6:	80 81       	ld	r24, Z
     5e8:	08 95       	ret

000005ea <calibrate_node>:
}

void calibrate_node(uint16_t sensor_node) {
     5ea:	cf 93       	push	r28
     5ec:	df 93       	push	r29
     5ee:	ec 01       	movw	r28, r24
    /* Calibrate Node */
    qtm_calibrate_sensor_node(&qtlib_acq_set1, sensor_node);
     5f0:	bc 01       	movw	r22, r24
     5f2:	80 e3       	ldi	r24, 0x30	; 48
     5f4:	9e e3       	ldi	r25, 0x3E	; 62
     5f6:	0d d9       	rcall	.-3558   	; 0xfffff812 <__eeprom_end+0xff7ef812>
    /* Initialize key */
    qtm_init_sensor_key(&qtlib_key_set1, sensor_node, &ptc_qtlib_node_stat1[sensor_node]);
     5f8:	ae 01       	movw	r20, r28
     5fa:	44 0f       	add	r20, r20
     5fc:	55 1f       	adc	r21, r21
     5fe:	44 0f       	add	r20, r20
     600:	55 1f       	adc	r21, r21
     602:	4c 0f       	add	r20, r28
     604:	5d 1f       	adc	r21, r29
     606:	46 5a       	subi	r20, 0xA6	; 166
     608:	51 4c       	sbci	r21, 0xC1	; 193
     60a:	6c 2f       	mov	r22, r28
     60c:	85 e1       	ldi	r24, 0x15	; 21
     60e:	9e e3       	ldi	r25, 0x3E	; 62
     610:	42 d2       	rcall	.+1156   	; 0xa96 <qtm_init_sensor_key>
}
     612:	df 91       	pop	r29
     614:	cf 91       	pop	r28
     616:	08 95       	ret

00000618 <__vector_17>:
Purpose:  Interrupt handler for ADC / PTC EOC Interrupt
Input    :  none
Output  :  none
Notes    :  none
============================================================================*/
ISR(ADC0_RESRDY_vect) {
     618:	1f 92       	push	r1
     61a:	0f 92       	push	r0
     61c:	0f b6       	in	r0, 0x3f	; 63
     61e:	0f 92       	push	r0
     620:	11 24       	eor	r1, r1
     622:	2f 93       	push	r18
     624:	3f 93       	push	r19
     626:	4f 93       	push	r20
     628:	5f 93       	push	r21
     62a:	6f 93       	push	r22
     62c:	7f 93       	push	r23
     62e:	8f 93       	push	r24
     630:	9f 93       	push	r25
     632:	af 93       	push	r26
     634:	bf 93       	push	r27
     636:	ef 93       	push	r30
     638:	ff 93       	push	r31
    qtm_t81x_ptc_handler_eoc();
     63a:	2c d9       	rcall	.-3496   	; 0xfffff894 <__eeprom_end+0xff7ef894>
}
     63c:	ff 91       	pop	r31
     63e:	ef 91       	pop	r30
     640:	bf 91       	pop	r27
     642:	af 91       	pop	r26
     644:	9f 91       	pop	r25
     646:	8f 91       	pop	r24
     648:	7f 91       	pop	r23
     64a:	6f 91       	pop	r22
     64c:	5f 91       	pop	r21
     64e:	4f 91       	pop	r20
     650:	3f 91       	pop	r19
     652:	2f 91       	pop	r18
     654:	0f 90       	pop	r0
     656:	0f be       	out	0x3f, r0	; 63
     658:	0f 90       	pop	r0
     65a:	1f 90       	pop	r1
     65c:	18 95       	reti

0000065e <BOD_init>:
	//		 | BOD_VLMCFG_BELOW_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
}
     65e:	80 e0       	ldi	r24, 0x00	; 0
     660:	08 95       	ret

00000662 <CLKCTRL_init>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_IOREG_gc, value);
     662:	40 e0       	ldi	r20, 0x00	; 0
     664:	68 ed       	ldi	r22, 0xD8	; 216
     666:	81 e6       	ldi	r24, 0x61	; 97
     668:	90 e0       	ldi	r25, 0x00	; 0
     66a:	8f d1       	rcall	.+798    	; 0x98a <protected_write_io>
	//		 | 0 << CLKCTRL_CLKOUT_bp /* System clock out: disabled */);

	// ccp_write_io((void*)&(CLKCTRL.MCLKLOCK),0 << CLKCTRL_LOCKEN_bp /* lock enable: disabled */);

	return 0;
}
     66c:	80 e0       	ldi	r24, 0x00	; 0
     66e:	08 95       	ret

00000670 <CPUINT_init>:

	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	ENABLE_INTERRUPTS();
     670:	78 94       	sei

	return 0;
}
     672:	80 e0       	ldi	r24, 0x00	; 0
     674:	08 95       	ret

00000676 <mcu_init>:
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
     676:	80 e0       	ldi	r24, 0x00	; 0
     678:	08 c0       	rjmp	.+16     	; 0x68a <mcu_init+0x14>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
     67a:	e8 2f       	mov	r30, r24
     67c:	f0 e0       	ldi	r31, 0x00	; 0
     67e:	e0 5f       	subi	r30, 0xF0	; 240
     680:	fb 4f       	sbci	r31, 0xFB	; 251
     682:	90 81       	ld	r25, Z
     684:	98 60       	ori	r25, 0x08	; 8
     686:	90 83       	st	Z, r25
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
     688:	8f 5f       	subi	r24, 0xFF	; 255
     68a:	88 30       	cpi	r24, 0x08	; 8
     68c:	b0 f3       	brcs	.-20     	; 0x67a <mcu_init+0x4>
     68e:	80 e0       	ldi	r24, 0x00	; 0
     690:	08 c0       	rjmp	.+16     	; 0x6a2 <mcu_init+0x2c>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
     692:	e8 2f       	mov	r30, r24
     694:	f0 e0       	ldi	r31, 0x00	; 0
     696:	e0 5d       	subi	r30, 0xD0	; 208
     698:	fb 4f       	sbci	r31, 0xFB	; 251
     69a:	90 81       	ld	r25, Z
     69c:	98 60       	ori	r25, 0x08	; 8
     69e:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
     6a0:	8f 5f       	subi	r24, 0xFF	; 255
     6a2:	88 30       	cpi	r24, 0x08	; 8
     6a4:	b0 f3       	brcs	.-20     	; 0x692 <mcu_init+0x1c>
     6a6:	80 e0       	ldi	r24, 0x00	; 0
     6a8:	08 c0       	rjmp	.+16     	; 0x6ba <mcu_init+0x44>
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
     6aa:	e8 2f       	mov	r30, r24
     6ac:	f0 e0       	ldi	r31, 0x00	; 0
     6ae:	e0 5b       	subi	r30, 0xB0	; 176
     6b0:	fb 4f       	sbci	r31, 0xFB	; 251
     6b2:	90 81       	ld	r25, Z
     6b4:	98 60       	ori	r25, 0x08	; 8
     6b6:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
     6b8:	8f 5f       	subi	r24, 0xFF	; 255
     6ba:	88 30       	cpi	r24, 0x08	; 8
     6bc:	b0 f3       	brcs	.-20     	; 0x6aa <mcu_init+0x34>
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}
}
     6be:	08 95       	ret

000006c0 <ADC_0_initialization>:
 */
static inline void PORTB_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
     6c0:	e1 e3       	ldi	r30, 0x31	; 49
     6c2:	f4 e0       	ldi	r31, 0x04	; 4
     6c4:	80 81       	ld	r24, Z
     6c6:	88 7f       	andi	r24, 0xF8	; 248
     6c8:	84 60       	ori	r24, 0x04	; 4
     6ca:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     6cc:	80 81       	ld	r24, Z
     6ce:	87 7f       	andi	r24, 0xF7	; 247
     6d0:	80 83       	st	Z, r24
    // Disable digital input buffer
    IR_SENSE_set_isc(PORT_ISC_INPUT_DISABLE_gc);
    // Disable pull-up resistor
    IR_SENSE_set_pull_mode(PORT_PULL_OFF);

    ADC_0_init();
     6d2:	f4 dc       	rcall	.-1560   	; 0xbc <ADC_0_init>
     6d4:	08 95       	ret

000006d6 <I2C_0_initialization>:
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     6d6:	81 b1       	in	r24, 0x01	; 1
     6d8:	8b 7f       	andi	r24, 0xFB	; 251
     6da:	81 b9       	out	0x01, r24	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     6dc:	80 b1       	in	r24, 0x00	; 0
     6de:	84 60       	ori	r24, 0x04	; 4
     6e0:	80 b9       	out	0x00, r24	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     6e2:	e2 e1       	ldi	r30, 0x12	; 18
     6e4:	f4 e0       	ldi	r31, 0x04	; 4
     6e6:	80 81       	ld	r24, Z
     6e8:	87 7f       	andi	r24, 0xF7	; 247
     6ea:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (inverted) {
		*port_pin_ctrl |= PORT_INVEN_bm;
	} else {
		*port_pin_ctrl &= ~PORT_INVEN_bm;
     6ec:	80 81       	ld	r24, Z
     6ee:	8f 77       	andi	r24, 0x7F	; 127
     6f0:	80 83       	st	Z, r24
 */
static inline void PORTA_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
     6f2:	80 81       	ld	r24, Z
     6f4:	88 7f       	andi	r24, 0xF8	; 248
     6f6:	80 83       	st	Z, r24
        // <PORT_ISC_INPUT_DISABLE_gc"> Digital Input Buffer disabled
        // <PORT_ISC_LEVEL_gc"> Sense low Level
        PORT_ISC_INTDISABLE_gc);

    /* set the alternate pin mux */
    PORTMUX.CTRLB |= PORTMUX_TWI0_bm;
     6f8:	a0 e0       	ldi	r26, 0x00	; 0
     6fa:	b2 e0       	ldi	r27, 0x02	; 2
     6fc:	11 96       	adiw	r26, 0x01	; 1
     6fe:	8c 91       	ld	r24, X
     700:	11 97       	sbiw	r26, 0x01	; 1
     702:	80 61       	ori	r24, 0x10	; 16
     704:	11 96       	adiw	r26, 0x01	; 1
     706:	8c 93       	st	X, r24
     708:	11 97       	sbiw	r26, 0x01	; 1
static inline void PORTA_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTA.OUT |= (1 << pin);
	} else {
		VPORTA.OUT &= ~(1 << pin);
     70a:	81 b1       	in	r24, 0x01	; 1
     70c:	8d 7f       	andi	r24, 0xFD	; 253
     70e:	81 b9       	out	0x01, r24	; 1
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTA.DIR |= (1 << pin);
     710:	80 b1       	in	r24, 0x00	; 0
     712:	82 60       	ori	r24, 0x02	; 2
     714:	80 b9       	out	0x00, r24	; 0
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
     716:	e1 e1       	ldi	r30, 0x11	; 17
     718:	f4 e0       	ldi	r31, 0x04	; 4
     71a:	80 81       	ld	r24, Z
     71c:	87 7f       	andi	r24, 0xF7	; 247
     71e:	80 83       	st	Z, r24
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (inverted) {
		*port_pin_ctrl |= PORT_INVEN_bm;
	} else {
		*port_pin_ctrl &= ~PORT_INVEN_bm;
     720:	80 81       	ld	r24, Z
     722:	8f 77       	andi	r24, 0x7F	; 127
     724:	80 83       	st	Z, r24
 */
static inline void PORTA_pin_set_isc(const uint8_t pin, const PORT_ISC_t isc)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	*port_pin_ctrl = (*port_pin_ctrl & ~PORT_ISC_gm) | isc;
     726:	80 81       	ld	r24, Z
     728:	88 7f       	andi	r24, 0xF8	; 248
     72a:	80 83       	st	Z, r24
        // <PORT_ISC_INPUT_DISABLE_gc"> Digital Input Buffer disabled
        // <PORT_ISC_LEVEL_gc"> Sense low Level
        PORT_ISC_INTDISABLE_gc);

    /* set the alternate pin mux */
    PORTMUX.CTRLB |= PORTMUX_TWI0_bm;
     72c:	11 96       	adiw	r26, 0x01	; 1
     72e:	8c 91       	ld	r24, X
     730:	11 97       	sbiw	r26, 0x01	; 1
     732:	80 61       	ori	r24, 0x10	; 16
     734:	11 96       	adiw	r26, 0x01	; 1
     736:	8c 93       	st	X, r24

    I2C_0_init();
     738:	12 d1       	rcall	.+548    	; 0x95e <I2C_0_init>
     73a:	08 95       	ret

0000073c <system_init>:

/**
 * \brief System initialization
 */
void system_init() {
    mcu_init();
     73c:	9c df       	rcall	.-200    	; 0x676 <mcu_init>
 */
static inline void PORTA_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTA.DIR &= ~(1 << pin);
     73e:	80 b1       	in	r24, 0x00	; 0
     740:	8f 77       	andi	r24, 0x7F	; 127
     742:	80 b9       	out	0x00, r24	; 0
static inline void PORTA_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTA + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     744:	e7 e1       	ldi	r30, 0x17	; 23
     746:	f4 e0       	ldi	r31, 0x04	; 4
     748:	80 81       	ld	r24, Z
     74a:	88 60       	ori	r24, 0x08	; 8
     74c:	80 83       	st	Z, r24
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
	} else {
		VPORTB.OUT &= ~(1 << pin);
     74e:	85 b1       	in	r24, 0x05	; 5
     750:	8e 7f       	andi	r24, 0xFE	; 254
     752:	85 b9       	out	0x05, r24	; 5
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
     754:	84 b1       	in	r24, 0x04	; 4
     756:	81 60       	ori	r24, 0x01	; 1
     758:	84 b9       	out	0x04, r24	; 4
 */
static inline void PORTB_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
     75a:	84 b1       	in	r24, 0x04	; 4
     75c:	8b 7f       	andi	r24, 0xFB	; 251
     75e:	84 b9       	out	0x04, r24	; 4
static inline void PORTB_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     760:	e2 e3       	ldi	r30, 0x32	; 50
     762:	f4 e0       	ldi	r31, 0x04	; 4
     764:	80 81       	ld	r24, Z
     766:	88 60       	ori	r24, 0x08	; 8
     768:	80 83       	st	Z, r24
 */
static inline void PORTB_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
     76a:	84 b1       	in	r24, 0x04	; 4
     76c:	87 7f       	andi	r24, 0xF7	; 247
     76e:	84 b9       	out	0x04, r24	; 4
static inline void PORTB_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     770:	e3 e3       	ldi	r30, 0x33	; 51
     772:	f4 e0       	ldi	r31, 0x04	; 4
     774:	80 81       	ld	r24, Z
     776:	88 60       	ori	r24, 0x08	; 8
     778:	80 83       	st	Z, r24
 */
static inline void PORTB_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
     77a:	84 b1       	in	r24, 0x04	; 4
     77c:	8f 7e       	andi	r24, 0xEF	; 239
     77e:	84 b9       	out	0x04, r24	; 4
static inline void PORTB_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     780:	e4 e3       	ldi	r30, 0x34	; 52
     782:	f4 e0       	ldi	r31, 0x04	; 4
     784:	80 81       	ld	r24, Z
     786:	88 60       	ori	r24, 0x08	; 8
     788:	80 83       	st	Z, r24
 */
static inline void PORTB_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
     78a:	84 b1       	in	r24, 0x04	; 4
     78c:	8f 7d       	andi	r24, 0xDF	; 223
     78e:	84 b9       	out	0x04, r24	; 4
static inline void PORTB_set_pin_pull_mode(const uint8_t pin, const enum port_pull_mode pull_mode)
{
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
     790:	e5 e3       	ldi	r30, 0x35	; 53
     792:	f4 e0       	ldi	r31, 0x04	; 4
     794:	80 81       	ld	r24, Z
     796:	88 60       	ori	r24, 0x08	; 8
     798:	80 83       	st	Z, r24
static inline void PORTC_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTC.OUT |= (1 << pin);
	} else {
		VPORTC.OUT &= ~(1 << pin);
     79a:	89 b1       	in	r24, 0x09	; 9
     79c:	87 7f       	andi	r24, 0xF7	; 247
     79e:	89 b9       	out	0x09, r24	; 9
	switch (dir) {
	case PORT_DIR_IN:
		VPORTC.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTC.DIR |= (1 << pin);
     7a0:	88 b1       	in	r24, 0x08	; 8
     7a2:	88 60       	ori	r24, 0x08	; 8
     7a4:	88 b9       	out	0x08, r24	; 8
        // <true"> High
        false);

    sense_trig_set_dir(PORT_DIR_OUT);

    CLKCTRL_init();
     7a6:	5d df       	rcall	.-326    	; 0x662 <CLKCTRL_init>

    Timer_init();
     7a8:	f4 d0       	rcall	.+488    	; 0x992 <Timer_init>

    ADC_0_initialization();
     7aa:	8a df       	rcall	.-236    	; 0x6c0 <ADC_0_initialization>

    CPUINT_init();
     7ac:	61 df       	rcall	.-318    	; 0x670 <CPUINT_init>

    SLPCTRL_init();
     7ae:	fd d0       	rcall	.+506    	; 0x9aa <SLPCTRL_init>

    I2C_0_initialization();
     7b0:	92 df       	rcall	.-220    	; 0x6d6 <I2C_0_initialization>

    BOD_init();
     7b2:	55 df       	rcall	.-342    	; 0x65e <BOD_init>
     7b4:	08 95       	ret

000007b6 <I2C_0_open>:
 *
 * \return Nothing
 */
void I2C_0_send_nack(void)
{
	TWI0.SCTRLB = TWI_ACKACT_NACK_gc | TWI_SCMD_COMPTRANS_gc;
     7b6:	e0 e1       	ldi	r30, 0x10	; 16
     7b8:	f8 e0       	ldi	r31, 0x08	; 8
     7ba:	81 85       	ldd	r24, Z+9	; 0x09
     7bc:	81 60       	ori	r24, 0x01	; 1
     7be:	81 87       	std	Z+9, r24	; 0x09
     7c0:	08 95       	ret

000007c2 <I2C_0_read>:
     7c2:	80 91 1d 08 	lds	r24, 0x081D	; 0x80081d <gain_setting_int_cap+0x7f6c81>
     7c6:	08 95       	ret

000007c8 <I2C_0_write>:
     7c8:	e0 e1       	ldi	r30, 0x10	; 16
     7ca:	f8 e0       	ldi	r31, 0x08	; 8
     7cc:	85 87       	std	Z+13, r24	; 0x0d
     7ce:	82 85       	ldd	r24, Z+10	; 0x0a
     7d0:	83 60       	ori	r24, 0x03	; 3
     7d2:	82 87       	std	Z+10, r24	; 0x0a
     7d4:	08 95       	ret

000007d6 <I2C_0_enable>:
     7d6:	e0 e1       	ldi	r30, 0x10	; 16
     7d8:	f8 e0       	ldi	r31, 0x08	; 8
     7da:	81 85       	ldd	r24, Z+9	; 0x09
     7dc:	81 60       	ori	r24, 0x01	; 1
     7de:	81 87       	std	Z+9, r24	; 0x09
     7e0:	08 95       	ret

000007e2 <I2C_0_send_ack>:
     7e2:	83 e0       	ldi	r24, 0x03	; 3
     7e4:	80 93 1a 08 	sts	0x081A, r24	; 0x80081a <gain_setting_int_cap+0x7f6c7e>
     7e8:	08 95       	ret

000007ea <I2C_0_goto_unaddressed>:
 * \return Nothing
 */
void I2C_0_goto_unaddressed(void)
{
	// Reset module
	TWI0.SSTATUS |= (TWI_DIF_bm | TWI_APIF_bm);
     7ea:	e0 e1       	ldi	r30, 0x10	; 16
     7ec:	f8 e0       	ldi	r31, 0x08	; 8
     7ee:	83 85       	ldd	r24, Z+11	; 0x0b
     7f0:	80 6c       	ori	r24, 0xC0	; 192
     7f2:	83 87       	std	Z+11, r24	; 0x0b
	TWI0.SCTRLB = TWI_SCMD_COMPTRANS_gc;
     7f4:	82 e0       	ldi	r24, 0x02	; 2
     7f6:	82 87       	std	Z+10, r24	; 0x0a
     7f8:	08 95       	ret

000007fa <I2C_0_read_callback>:
}

// Read Event Interrupt Handlers
void I2C_0_read_callback(void)
{
	if (I2C_0_read_interrupt_handler) {
     7fa:	e0 91 85 3e 	lds	r30, 0x3E85	; 0x803e85 <I2C_0_read_interrupt_handler>
     7fe:	f0 91 86 3e 	lds	r31, 0x3E86	; 0x803e86 <I2C_0_read_interrupt_handler+0x1>
     802:	30 97       	sbiw	r30, 0x00	; 0
     804:	09 f0       	breq	.+2      	; 0x808 <I2C_0_read_callback+0xe>
		I2C_0_read_interrupt_handler();
     806:	09 95       	icall
     808:	08 95       	ret

0000080a <I2C_0_set_read_callback>:
 *
 * \return Nothing
 */
void I2C_0_set_read_callback(I2C_0_callback handler)
{
	I2C_0_read_interrupt_handler = handler;
     80a:	80 93 85 3e 	sts	0x3E85, r24	; 0x803e85 <I2C_0_read_interrupt_handler>
     80e:	90 93 86 3e 	sts	0x3E86, r25	; 0x803e86 <I2C_0_read_interrupt_handler+0x1>
     812:	08 95       	ret

00000814 <I2C_0_write_callback>:
}

// Write Event Interrupt Handlers
void I2C_0_write_callback(void)
{
	if (I2C_0_write_interrupt_handler) {
     814:	e0 91 83 3e 	lds	r30, 0x3E83	; 0x803e83 <I2C_0_write_interrupt_handler>
     818:	f0 91 84 3e 	lds	r31, 0x3E84	; 0x803e84 <I2C_0_write_interrupt_handler+0x1>
     81c:	30 97       	sbiw	r30, 0x00	; 0
     81e:	09 f0       	breq	.+2      	; 0x822 <I2C_0_write_callback+0xe>
		I2C_0_write_interrupt_handler();
     820:	09 95       	icall
     822:	08 95       	ret

00000824 <I2C_0_set_write_callback>:
 *
 * \return Nothing
 */
void I2C_0_set_write_callback(I2C_0_callback handler)
{
	I2C_0_write_interrupt_handler = handler;
     824:	80 93 83 3e 	sts	0x3E83, r24	; 0x803e83 <I2C_0_write_interrupt_handler>
     828:	90 93 84 3e 	sts	0x3E84, r25	; 0x803e84 <I2C_0_write_interrupt_handler+0x1>
     82c:	08 95       	ret

0000082e <I2C_0_address_callback>:
}

// Address Event Interrupt Handlers
void I2C_0_address_callback(void)
{
	if (I2C_0_address_interrupt_handler) {
     82e:	e0 91 87 3e 	lds	r30, 0x3E87	; 0x803e87 <I2C_0_address_interrupt_handler>
     832:	f0 91 88 3e 	lds	r31, 0x3E88	; 0x803e88 <I2C_0_address_interrupt_handler+0x1>
     836:	30 97       	sbiw	r30, 0x00	; 0
     838:	09 f0       	breq	.+2      	; 0x83c <I2C_0_address_callback+0xe>
		I2C_0_address_interrupt_handler();
     83a:	09 95       	icall
     83c:	08 95       	ret

0000083e <I2C_0_set_address_callback>:
 *
 * \return Nothing
 */
void I2C_0_set_address_callback(I2C_0_callback handler)
{
	I2C_0_address_interrupt_handler = handler;
     83e:	80 93 87 3e 	sts	0x3E87, r24	; 0x803e87 <I2C_0_address_interrupt_handler>
     842:	90 93 88 3e 	sts	0x3E88, r25	; 0x803e88 <I2C_0_address_interrupt_handler+0x1>
     846:	08 95       	ret

00000848 <I2C_0_stop_callback>:
}

// Stop Event Interrupt Handlers
void I2C_0_stop_callback(void)
{
	if (I2C_0_stop_interrupt_handler) {
     848:	e0 91 81 3e 	lds	r30, 0x3E81	; 0x803e81 <I2C_0_stop_interrupt_handler>
     84c:	f0 91 82 3e 	lds	r31, 0x3E82	; 0x803e82 <I2C_0_stop_interrupt_handler+0x1>
     850:	30 97       	sbiw	r30, 0x00	; 0
     852:	09 f0       	breq	.+2      	; 0x856 <I2C_0_stop_callback+0xe>
		I2C_0_stop_interrupt_handler();
     854:	09 95       	icall
     856:	08 95       	ret

00000858 <I2C_0_set_stop_callback>:
 *
 * \return Nothing
 */
void I2C_0_set_stop_callback(I2C_0_callback handler)
{
	I2C_0_stop_interrupt_handler = handler;
     858:	80 93 81 3e 	sts	0x3E81, r24	; 0x803e81 <I2C_0_stop_interrupt_handler>
     85c:	90 93 82 3e 	sts	0x3E82, r25	; 0x803e82 <I2C_0_stop_interrupt_handler+0x1>
     860:	08 95       	ret

00000862 <I2C_0_collision_callback>:
}

// Bus Collision Event Interrupt Handlers
void I2C_0_collision_callback(void)
{
	if (I2C_0_collision_interrupt_handler) {
     862:	e0 91 8b 3e 	lds	r30, 0x3E8B	; 0x803e8b <I2C_0_collision_interrupt_handler>
     866:	f0 91 8c 3e 	lds	r31, 0x3E8C	; 0x803e8c <I2C_0_collision_interrupt_handler+0x1>
     86a:	30 97       	sbiw	r30, 0x00	; 0
     86c:	09 f0       	breq	.+2      	; 0x870 <I2C_0_collision_callback+0xe>
		I2C_0_collision_interrupt_handler();
     86e:	09 95       	icall
     870:	08 95       	ret

00000872 <I2C_0_set_collision_callback>:
 *
 * \return Nothing
 */
void I2C_0_set_collision_callback(I2C_0_callback handler)
{
	I2C_0_collision_interrupt_handler = handler;
     872:	80 93 8b 3e 	sts	0x3E8B, r24	; 0x803e8b <I2C_0_collision_interrupt_handler>
     876:	90 93 8c 3e 	sts	0x3E8C, r25	; 0x803e8c <I2C_0_collision_interrupt_handler+0x1>
     87a:	08 95       	ret

0000087c <I2C_0_bus_error_callback>:
}

// Bus Error Event Interrupt Handlers
void I2C_0_bus_error_callback(void)
{
	if (I2C_0_bus_error_interrupt_handler) {
     87c:	e0 91 89 3e 	lds	r30, 0x3E89	; 0x803e89 <I2C_0_bus_error_interrupt_handler>
     880:	f0 91 8a 3e 	lds	r31, 0x3E8A	; 0x803e8a <I2C_0_bus_error_interrupt_handler+0x1>
     884:	30 97       	sbiw	r30, 0x00	; 0
     886:	09 f0       	breq	.+2      	; 0x88a <I2C_0_bus_error_callback+0xe>
		I2C_0_bus_error_interrupt_handler();
     888:	09 95       	icall
     88a:	08 95       	ret

0000088c <I2C_0_isr>:
 */
void I2C_0_isr()
{
	static char isFirstByte = true; // to bypass the NACK flag for the first byte in a transaction

	if (TWI0.SSTATUS & TWI_COLL_bm) {
     88c:	80 91 1b 08 	lds	r24, 0x081B	; 0x80081b <gain_setting_int_cap+0x7f6c7f>
     890:	83 ff       	sbrs	r24, 3
     892:	02 c0       	rjmp	.+4      	; 0x898 <I2C_0_isr+0xc>
		I2C_0_collision_callback();
     894:	e6 df       	rcall	.-52     	; 0x862 <I2C_0_collision_callback>
		return;
     896:	08 95       	ret
	}

	if (TWI0.SSTATUS & TWI_BUSERR_bm) {
     898:	80 91 1b 08 	lds	r24, 0x081B	; 0x80081b <gain_setting_int_cap+0x7f6c7f>
     89c:	82 ff       	sbrs	r24, 2
     89e:	02 c0       	rjmp	.+4      	; 0x8a4 <I2C_0_isr+0x18>
		I2C_0_bus_error_callback();
     8a0:	ed df       	rcall	.-38     	; 0x87c <I2C_0_bus_error_callback>
		return;
     8a2:	08 95       	ret
	}

	if ((TWI0.SSTATUS & TWI_APIF_bm) && (TWI0.SSTATUS & TWI_AP_bm)) {
     8a4:	80 91 1b 08 	lds	r24, 0x081B	; 0x80081b <gain_setting_int_cap+0x7f6c7f>
     8a8:	86 ff       	sbrs	r24, 6
     8aa:	09 c0       	rjmp	.+18     	; 0x8be <I2C_0_isr+0x32>
     8ac:	80 91 1b 08 	lds	r24, 0x081B	; 0x80081b <gain_setting_int_cap+0x7f6c7f>
     8b0:	80 ff       	sbrs	r24, 0
     8b2:	05 c0       	rjmp	.+10     	; 0x8be <I2C_0_isr+0x32>
		I2C_0_address_callback();
     8b4:	bc df       	rcall	.-136    	; 0x82e <I2C_0_address_callback>
		isFirstByte = true;
     8b6:	81 e0       	ldi	r24, 0x01	; 1
     8b8:	80 93 3b 3e 	sts	0x3E3B, r24	; 0x803e3b <isFirstByte.3804>
		return;
     8bc:	08 95       	ret
	}

	if (TWI0.SSTATUS & TWI_DIF_bm) {
     8be:	80 91 1b 08 	lds	r24, 0x081B	; 0x80081b <gain_setting_int_cap+0x7f6c7f>
     8c2:	88 23       	and	r24, r24
     8c4:	bc f4       	brge	.+46     	; 0x8f4 <I2C_0_isr+0x68>
		if (TWI0.SSTATUS & TWI_DIR_bm) {
     8c6:	80 91 1b 08 	lds	r24, 0x081B	; 0x80081b <gain_setting_int_cap+0x7f6c7f>
     8ca:	81 ff       	sbrs	r24, 1
     8cc:	11 c0       	rjmp	.+34     	; 0x8f0 <I2C_0_isr+0x64>
			// Master wishes to read from slave
			if (!(TWI0.SSTATUS & TWI_RXACK_bm) || isFirstByte) {
     8ce:	80 91 1b 08 	lds	r24, 0x081B	; 0x80081b <gain_setting_int_cap+0x7f6c7f>
     8d2:	84 ff       	sbrs	r24, 4
     8d4:	04 c0       	rjmp	.+8      	; 0x8de <I2C_0_isr+0x52>
     8d6:	80 91 3b 3e 	lds	r24, 0x3E3B	; 0x803e3b <isFirstByte.3804>
     8da:	88 23       	and	r24, r24
     8dc:	39 f0       	breq	.+14     	; 0x8ec <I2C_0_isr+0x60>
				// Received ACK from master or First byte of transaction
				isFirstByte = false;
     8de:	10 92 3b 3e 	sts	0x3E3B, r1	; 0x803e3b <isFirstByte.3804>
				I2C_0_read_callback();
     8e2:	8b df       	rcall	.-234    	; 0x7fa <I2C_0_read_callback>
				TWI0.SCTRLB = TWI_ACKACT_ACK_gc | TWI_SCMD_RESPONSE_gc;
     8e4:	83 e0       	ldi	r24, 0x03	; 3
     8e6:	80 93 1a 08 	sts	0x081A, r24	; 0x80081a <gain_setting_int_cap+0x7f6c7e>
     8ea:	08 95       	ret
			} else {
				// Received NACK from master
				I2C_0_goto_unaddressed();
     8ec:	7e df       	rcall	.-260    	; 0x7ea <I2C_0_goto_unaddressed>
     8ee:	08 95       	ret
			}
		} else // Master wishes to write to slave
		{
			I2C_0_write_callback();
     8f0:	91 df       	rcall	.-222    	; 0x814 <I2C_0_write_callback>
     8f2:	08 95       	ret
		}
		return;
	}

	// Check if STOP was received
	if ((TWI0.SSTATUS & TWI_APIF_bm) && (!(TWI0.SSTATUS & TWI_AP_bm))) {
     8f4:	80 91 1b 08 	lds	r24, 0x081B	; 0x80081b <gain_setting_int_cap+0x7f6c7f>
     8f8:	86 ff       	sbrs	r24, 6
     8fa:	08 c0       	rjmp	.+16     	; 0x90c <I2C_0_isr+0x80>
     8fc:	80 91 1b 08 	lds	r24, 0x081B	; 0x80081b <gain_setting_int_cap+0x7f6c7f>
     900:	80 fd       	sbrc	r24, 0
     902:	04 c0       	rjmp	.+8      	; 0x90c <I2C_0_isr+0x80>
		I2C_0_stop_callback();
     904:	a1 df       	rcall	.-190    	; 0x848 <I2C_0_stop_callback>
		TWI0.SCTRLB = TWI_SCMD_COMPTRANS_gc;
     906:	82 e0       	ldi	r24, 0x02	; 2
     908:	80 93 1a 08 	sts	0x081A, r24	; 0x80081a <gain_setting_int_cap+0x7f6c7e>
     90c:	08 95       	ret

0000090e <__vector_19>:
		return;
	}
}

ISR(TWI0_TWIS_vect)
{
     90e:	1f 92       	push	r1
     910:	0f 92       	push	r0
     912:	0f b6       	in	r0, 0x3f	; 63
     914:	0f 92       	push	r0
     916:	11 24       	eor	r1, r1
     918:	2f 93       	push	r18
     91a:	3f 93       	push	r19
     91c:	4f 93       	push	r20
     91e:	5f 93       	push	r21
     920:	6f 93       	push	r22
     922:	7f 93       	push	r23
     924:	8f 93       	push	r24
     926:	9f 93       	push	r25
     928:	af 93       	push	r26
     92a:	bf 93       	push	r27
     92c:	ef 93       	push	r30
     92e:	ff 93       	push	r31
	I2C_0_isr();
     930:	ad df       	rcall	.-166    	; 0x88c <I2C_0_isr>
}
     932:	ff 91       	pop	r31
     934:	ef 91       	pop	r30
     936:	bf 91       	pop	r27
     938:	af 91       	pop	r26
     93a:	9f 91       	pop	r25
     93c:	8f 91       	pop	r24
     93e:	7f 91       	pop	r23
     940:	6f 91       	pop	r22
     942:	5f 91       	pop	r21
     944:	4f 91       	pop	r20
     946:	3f 91       	pop	r19
     948:	2f 91       	pop	r18
     94a:	0f 90       	pop	r0
     94c:	0f be       	out	0x3f, r0	; 63
     94e:	0f 90       	pop	r0
     950:	1f 90       	pop	r1
     952:	18 95       	reti

00000954 <I2C_0_set_bus_error_callback>:
 *
 * \return Nothing
 */
void I2C_0_set_bus_error_callback(I2C_0_callback handler)
{
	I2C_0_bus_error_interrupt_handler = handler;
     954:	80 93 89 3e 	sts	0x3E89, r24	; 0x803e89 <I2C_0_bus_error_interrupt_handler>
     958:	90 93 8a 3e 	sts	0x3E8A, r25	; 0x803e8a <I2C_0_bus_error_interrupt_handler+0x1>
     95c:	08 95       	ret

0000095e <I2C_0_init>:
	//		 | 0 << TWI_ADDREN_bp; /* General Call Recognition Enable: disabled */

	// TWI0.SADDRMASK = 0 << TWI_ADDREN_bp /* Address Mask Enable: disabled */
	//		 | 0x0 << TWI_ADDRMASK_gp; /* Address Mask: 0x0 */

	TWI0.SCTRLA = 1 << TWI_APIEN_bp    /* Address/Stop Interrupt Enable: enabled */
     95e:	81 ee       	ldi	r24, 0xE1	; 225
     960:	80 93 19 08 	sts	0x0819, r24	; 0x800819 <gain_setting_int_cap+0x7f6c7d>
	              | 1 << TWI_ENABLE_bp /* Enable TWI Slave: enabled */
	              | 1 << TWI_PIEN_bp   /* Stop Interrupt Enable: enabled */
	              | 0 << TWI_PMEN_bp   /* Promiscuous Mode Enable: disabled */
	              | 0 << TWI_SMEN_bp;  /* Smart Mode Enable: disabled */

	I2C_0_set_write_callback(NULL);
     964:	80 e0       	ldi	r24, 0x00	; 0
     966:	90 e0       	ldi	r25, 0x00	; 0
     968:	5d df       	rcall	.-326    	; 0x824 <I2C_0_set_write_callback>
	I2C_0_set_read_callback(NULL);
     96a:	80 e0       	ldi	r24, 0x00	; 0
     96c:	90 e0       	ldi	r25, 0x00	; 0
     96e:	4d df       	rcall	.-358    	; 0x80a <I2C_0_set_read_callback>
	I2C_0_set_address_callback(NULL);
     970:	80 e0       	ldi	r24, 0x00	; 0
     972:	90 e0       	ldi	r25, 0x00	; 0
     974:	64 df       	rcall	.-312    	; 0x83e <I2C_0_set_address_callback>
	I2C_0_set_stop_callback(NULL);
     976:	80 e0       	ldi	r24, 0x00	; 0
     978:	90 e0       	ldi	r25, 0x00	; 0
     97a:	6e df       	rcall	.-292    	; 0x858 <I2C_0_set_stop_callback>
	I2C_0_set_collision_callback(NULL);
     97c:	80 e0       	ldi	r24, 0x00	; 0
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	78 df       	rcall	.-272    	; 0x872 <I2C_0_set_collision_callback>
	I2C_0_set_bus_error_callback(NULL);
     982:	80 e0       	ldi	r24, 0x00	; 0
     984:	90 e0       	ldi	r25, 0x00	; 0
     986:	e6 df       	rcall	.-52     	; 0x954 <I2C_0_set_bus_error_callback>
     988:	08 95       	ret

0000098a <protected_write_io>:
#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
#endif
	movw    r30, r24                // Load addr into Z
     98a:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
     98c:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
     98e:	40 83       	st	Z, r20
	ret                             // Return to caller
     990:	08 95       	ret

00000992 <Timer_init>:
 * \return Initialization status.
 */
int8_t Timer_init()
{

	while (RTC.STATUS > 0) { /* Wait for all register to be synchronized */
     992:	80 91 41 01 	lds	r24, 0x0141	; 0x800141 <gain_setting_int_cap+0x7f65a5>
     996:	81 11       	cpse	r24, r1
     998:	fc cf       	rjmp	.-8      	; 0x992 <Timer_init>

	// RTC.CMP = 0x0; /* Compare: 0x0 */

	// RTC.CNT = 0x0; /* Counter: 0x0 */

	RTC.CTRLA = RTC_PRESCALER_DIV1_gc   /* 1 */
     99a:	e0 e4       	ldi	r30, 0x40	; 64
     99c:	f1 e0       	ldi	r31, 0x01	; 1
     99e:	81 e8       	ldi	r24, 0x81	; 129
     9a0:	80 83       	st	Z, r24

	// RTC.CLKSEL = RTC_CLKSEL_INT32K_gc; /* 32KHz Internal Ultra Low Power Oscillator (OSCULP32K) */

	// RTC.DBGCTRL = 0 << RTC_DBGRUN_bp; /* Run in debug: disabled */

	RTC.INTCTRL = 1 << RTC_CMP_bp    /* Compare Match Interrupt enable: enabled */
     9a2:	82 e0       	ldi	r24, 0x02	; 2
     9a4:	82 83       	std	Z+2, r24	; 0x02
	// RTC.PITDBGCTRL = 0 << RTC_DBGRUN_bp; /* Run in debug: disabled */

	// RTC.PITINTCTRL = 0 << RTC_PI_bp; /* Periodic Interrupt: disabled */

	return 0;
}
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	08 95       	ret

000009aa <SLPCTRL_init>:

	// SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp /* Sleep enable: disabled */
	//		 | SLPCTRL_SMODE_IDLE_gc; /* Idle mode */

	return 0;
}
     9aa:	80 e0       	ldi	r24, 0x00	; 0
     9ac:	08 95       	ret

000009ae <check_for_aks_block>:
     9ae:	cf 92       	push	r12
     9b0:	df 92       	push	r13
     9b2:	ff 92       	push	r15
     9b4:	0f 93       	push	r16
     9b6:	1f 93       	push	r17
     9b8:	cf 93       	push	r28
     9ba:	df 93       	push	r29
     9bc:	ec 01       	movw	r28, r24
     9be:	ae 81       	ldd	r26, Y+6	; 0x06
     9c0:	bf 81       	ldd	r27, Y+7	; 0x07
     9c2:	eb 01       	movw	r28, r22
     9c4:	cc 0f       	add	r28, r28
     9c6:	dd 1f       	adc	r29, r29
     9c8:	c6 0f       	add	r28, r22
     9ca:	d7 1f       	adc	r29, r23
     9cc:	ca 0f       	add	r28, r26
     9ce:	db 1f       	adc	r29, r27
     9d0:	fa 80       	ldd	r15, Y+2	; 0x02
     9d2:	fc 01       	movw	r30, r24
     9d4:	44 81       	ldd	r20, Z+4	; 0x04
     9d6:	55 81       	ldd	r21, Z+5	; 0x05
     9d8:	e6 e0       	ldi	r30, 0x06	; 6
     9da:	e6 9f       	mul	r30, r22
     9dc:	90 01       	movw	r18, r0
     9de:	e7 9f       	mul	r30, r23
     9e0:	30 0d       	add	r19, r0
     9e2:	11 24       	eor	r1, r1
     9e4:	8a 01       	movw	r16, r20
     9e6:	02 0f       	add	r16, r18
     9e8:	13 1f       	adc	r17, r19
     9ea:	f8 01       	movw	r30, r16
     9ec:	22 81       	ldd	r18, Z+2	; 0x02
     9ee:	33 81       	ldd	r19, Z+3	; 0x03
     9f0:	f9 01       	movw	r30, r18
     9f2:	21 81       	ldd	r18, Z+1	; 0x01
     9f4:	32 81       	ldd	r19, Z+2	; 0x02
     9f6:	f8 01       	movw	r30, r16
     9f8:	04 81       	ldd	r16, Z+4	; 0x04
     9fa:	15 81       	ldd	r17, Z+5	; 0x05
     9fc:	20 1b       	sub	r18, r16
     9fe:	31 0b       	sbc	r19, r17
     a00:	e8 81       	ld	r30, Y
     a02:	2e 1b       	sub	r18, r30
     a04:	31 09       	sbc	r19, r1
     a06:	ec 01       	movw	r28, r24
     a08:	ea 81       	ldd	r30, Y+2	; 0x02
     a0a:	fb 81       	ldd	r31, Y+3	; 0x03
     a0c:	00 81       	ld	r16, Z
     a0e:	11 81       	ldd	r17, Z+1	; 0x01
     a10:	fa 01       	movw	r30, r20
     a12:	40 e0       	ldi	r20, 0x00	; 0
     a14:	50 e0       	ldi	r21, 0x00	; 0
     a16:	40 17       	cp	r20, r16
     a18:	51 07       	cpc	r21, r17
     a1a:	39 f1       	breq	.+78     	; 0xa6a <check_for_aks_block+0xbc>
     a1c:	46 17       	cp	r20, r22
     a1e:	57 07       	cpc	r21, r23
     a20:	f9 f0       	breq	.+62     	; 0xa60 <check_for_aks_block+0xb2>
     a22:	12 96       	adiw	r26, 0x02	; 2
     a24:	8c 91       	ld	r24, X
     a26:	12 97       	sbiw	r26, 0x02	; 2
     a28:	f8 12       	cpse	r15, r24
     a2a:	1a c0       	rjmp	.+52     	; 0xa60 <check_for_aks_block+0xb2>
     a2c:	80 81       	ld	r24, Z
     a2e:	85 58       	subi	r24, 0x85	; 133
     a30:	82 30       	cpi	r24, 0x02	; 2
     a32:	e8 f0       	brcs	.+58     	; 0xa6e <check_for_aks_block+0xc0>
     a34:	c4 80       	ldd	r12, Z+4	; 0x04
     a36:	d5 80       	ldd	r13, Z+5	; 0x05
     a38:	82 81       	ldd	r24, Z+2	; 0x02
     a3a:	93 81       	ldd	r25, Z+3	; 0x03
     a3c:	ec 01       	movw	r28, r24
     a3e:	89 81       	ldd	r24, Y+1	; 0x01
     a40:	9a 81       	ldd	r25, Y+2	; 0x02
     a42:	c8 16       	cp	r12, r24
     a44:	d9 06       	cpc	r13, r25
     a46:	60 f4       	brcc	.+24     	; 0xa60 <check_for_aks_block+0xb2>
     a48:	8c 19       	sub	r24, r12
     a4a:	9d 09       	sbc	r25, r13
     a4c:	cc 91       	ld	r28, X
     a4e:	d0 e0       	ldi	r29, 0x00	; 0
     a50:	c8 17       	cp	r28, r24
     a52:	d9 07       	cpc	r29, r25
     a54:	28 f4       	brcc	.+10     	; 0xa60 <check_for_aks_block+0xb2>
     a56:	8c 1b       	sub	r24, r28
     a58:	9d 0b       	sbc	r25, r29
     a5a:	28 17       	cp	r18, r24
     a5c:	39 07       	cpc	r19, r25
     a5e:	38 f0       	brcs	.+14     	; 0xa6e <check_for_aks_block+0xc0>
     a60:	4f 5f       	subi	r20, 0xFF	; 255
     a62:	5f 4f       	sbci	r21, 0xFF	; 255
     a64:	13 96       	adiw	r26, 0x03	; 3
     a66:	36 96       	adiw	r30, 0x06	; 6
     a68:	d6 cf       	rjmp	.-84     	; 0xa16 <check_for_aks_block+0x68>
     a6a:	80 e0       	ldi	r24, 0x00	; 0
     a6c:	01 c0       	rjmp	.+2      	; 0xa70 <check_for_aks_block+0xc2>
     a6e:	81 e0       	ldi	r24, 0x01	; 1
     a70:	df 91       	pop	r29
     a72:	cf 91       	pop	r28
     a74:	1f 91       	pop	r17
     a76:	0f 91       	pop	r16
     a78:	ff 90       	pop	r15
     a7a:	df 90       	pop	r13
     a7c:	cf 90       	pop	r12
     a7e:	08 95       	ret

00000a80 <qtm_update_qtlib_timer>:
     a80:	20 91 4c 3e 	lds	r18, 0x3E4C	; 0x803e4c <qtm_local_ms_timecount>
     a84:	30 91 4d 3e 	lds	r19, 0x3E4D	; 0x803e4d <qtm_local_ms_timecount+0x1>
     a88:	82 0f       	add	r24, r18
     a8a:	93 1f       	adc	r25, r19
     a8c:	80 93 4c 3e 	sts	0x3E4C, r24	; 0x803e4c <qtm_local_ms_timecount>
     a90:	90 93 4d 3e 	sts	0x3E4D, r25	; 0x803e4d <qtm_local_ms_timecount+0x1>
     a94:	08 95       	ret

00000a96 <qtm_init_sensor_key>:
     a96:	00 97       	sbiw	r24, 0x00	; 0
     a98:	d9 f0       	breq	.+54     	; 0xad0 <qtm_init_sensor_key+0x3a>
     a9a:	41 15       	cp	r20, r1
     a9c:	51 05       	cpc	r21, r1
     a9e:	c1 f0       	breq	.+48     	; 0xad0 <qtm_init_sensor_key+0x3a>
     aa0:	26 e0       	ldi	r18, 0x06	; 6
     aa2:	62 9f       	mul	r22, r18
     aa4:	b0 01       	movw	r22, r0
     aa6:	11 24       	eor	r1, r1
     aa8:	dc 01       	movw	r26, r24
     aaa:	14 96       	adiw	r26, 0x04	; 4
     aac:	ed 91       	ld	r30, X+
     aae:	fc 91       	ld	r31, X
     ab0:	15 97       	sbiw	r26, 0x05	; 5
     ab2:	e6 0f       	add	r30, r22
     ab4:	f7 1f       	adc	r31, r23
     ab6:	21 e0       	ldi	r18, 0x01	; 1
     ab8:	20 83       	st	Z, r18
     aba:	14 96       	adiw	r26, 0x04	; 4
     abc:	8d 91       	ld	r24, X+
     abe:	9c 91       	ld	r25, X
     ac0:	15 97       	sbiw	r26, 0x05	; 5
     ac2:	fc 01       	movw	r30, r24
     ac4:	e6 0f       	add	r30, r22
     ac6:	f7 1f       	adc	r31, r23
     ac8:	42 83       	std	Z+2, r20	; 0x02
     aca:	53 83       	std	Z+3, r21	; 0x03
     acc:	80 e0       	ldi	r24, 0x00	; 0
     ace:	08 95       	ret
     ad0:	8b e0       	ldi	r24, 0x0B	; 11
     ad2:	08 95       	ret

00000ad4 <qtm_key_sensors_process>:
     ad4:	2f 92       	push	r2
     ad6:	3f 92       	push	r3
     ad8:	4f 92       	push	r4
     ada:	5f 92       	push	r5
     adc:	6f 92       	push	r6
     ade:	7f 92       	push	r7
     ae0:	8f 92       	push	r8
     ae2:	9f 92       	push	r9
     ae4:	af 92       	push	r10
     ae6:	bf 92       	push	r11
     ae8:	cf 92       	push	r12
     aea:	df 92       	push	r13
     aec:	ef 92       	push	r14
     aee:	ff 92       	push	r15
     af0:	0f 93       	push	r16
     af2:	1f 93       	push	r17
     af4:	cf 93       	push	r28
     af6:	df 93       	push	r29
     af8:	00 97       	sbiw	r24, 0x00	; 0
     afa:	09 f4       	brne	.+2      	; 0xafe <qtm_key_sensors_process+0x2a>
     afc:	7c c3       	rjmp	.+1784   	; 0x11f6 <qtm_key_sensors_process+0x722>
     afe:	ec 01       	movw	r28, r24
     b00:	a1 2c       	mov	r10, r1
     b02:	b1 2c       	mov	r11, r1
     b04:	81 2c       	mov	r8, r1
     b06:	91 2c       	mov	r9, r1
     b08:	21 2c       	mov	r2, r1
     b0a:	d1 2c       	mov	r13, r1
     b0c:	55 24       	eor	r5, r5
     b0e:	53 94       	inc	r5
     b10:	33 e0       	ldi	r19, 0x03	; 3
     b12:	c3 2e       	mov	r12, r19
     b14:	45 e8       	ldi	r20, 0x85	; 133
     b16:	64 2e       	mov	r6, r20
     b18:	56 e8       	ldi	r21, 0x86	; 134
     b1a:	75 2e       	mov	r7, r21
     b1c:	62 e0       	ldi	r22, 0x02	; 2
     b1e:	36 2e       	mov	r3, r22
     b20:	78 e0       	ldi	r23, 0x08	; 8
     b22:	47 2e       	mov	r4, r23
     b24:	ea 81       	ldd	r30, Y+2	; 0x02
     b26:	fb 81       	ldd	r31, Y+3	; 0x03
     b28:	80 81       	ld	r24, Z
     b2a:	91 81       	ldd	r25, Z+1	; 0x01
     b2c:	88 16       	cp	r8, r24
     b2e:	99 06       	cpc	r9, r25
     b30:	08 f0       	brcs	.+2      	; 0xb34 <qtm_key_sensors_process+0x60>
     b32:	a4 c1       	rjmp	.+840    	; 0xe7c <qtm_key_sensors_process+0x3a8>
     b34:	75 01       	movw	r14, r10
     b36:	ee 0c       	add	r14, r14
     b38:	ff 1c       	adc	r15, r15
     b3a:	ec 81       	ldd	r30, Y+4	; 0x04
     b3c:	fd 81       	ldd	r31, Y+5	; 0x05
     b3e:	ee 0d       	add	r30, r14
     b40:	ff 1d       	adc	r31, r15
     b42:	a2 81       	ldd	r26, Z+2	; 0x02
     b44:	b3 81       	ldd	r27, Z+3	; 0x03
     b46:	9c 91       	ld	r25, X
     b48:	9e 71       	andi	r25, 0x1E	; 30
     b4a:	09 f0       	breq	.+2      	; 0xb4e <qtm_key_sensors_process+0x7a>
     b4c:	50 82       	st	Z, r5
     b4e:	0c 81       	ldd	r16, Y+4	; 0x04
     b50:	1d 81       	ldd	r17, Y+5	; 0x05
     b52:	0e 0d       	add	r16, r14
     b54:	1f 1d       	adc	r17, r15
     b56:	d8 01       	movw	r26, r16
     b58:	8c 91       	ld	r24, X
     b5a:	84 30       	cpi	r24, 0x04	; 4
     b5c:	09 f4       	brne	.+2      	; 0xb60 <qtm_key_sensors_process+0x8c>
     b5e:	9d c0       	rjmp	.+314    	; 0xc9a <qtm_key_sensors_process+0x1c6>
     b60:	38 f4       	brcc	.+14     	; 0xb70 <qtm_key_sensors_process+0x9c>
     b62:	82 30       	cpi	r24, 0x02	; 2
     b64:	d1 f0       	breq	.+52     	; 0xb9a <qtm_key_sensors_process+0xc6>
     b66:	08 f0       	brcs	.+2      	; 0xb6a <qtm_key_sensors_process+0x96>
     b68:	45 c0       	rjmp	.+138    	; 0xbf4 <qtm_key_sensors_process+0x120>
     b6a:	81 30       	cpi	r24, 0x01	; 1
     b6c:	59 f0       	breq	.+22     	; 0xb84 <qtm_key_sensors_process+0xb0>
     b6e:	7f c1       	rjmp	.+766    	; 0xe6e <qtm_key_sensors_process+0x39a>
     b70:	85 38       	cpi	r24, 0x85	; 133
     b72:	09 f4       	brne	.+2      	; 0xb76 <qtm_key_sensors_process+0xa2>
     b74:	bd c0       	rjmp	.+378    	; 0xcf0 <qtm_key_sensors_process+0x21c>
     b76:	86 38       	cpi	r24, 0x86	; 134
     b78:	09 f4       	brne	.+2      	; 0xb7c <qtm_key_sensors_process+0xa8>
     b7a:	f3 c0       	rjmp	.+486    	; 0xd62 <qtm_key_sensors_process+0x28e>
     b7c:	87 30       	cpi	r24, 0x07	; 7
     b7e:	09 f0       	breq	.+2      	; 0xb82 <qtm_key_sensors_process+0xae>
     b80:	76 c1       	rjmp	.+748    	; 0xe6e <qtm_key_sensors_process+0x39a>
     b82:	34 c1       	rjmp	.+616    	; 0xdec <qtm_key_sensors_process+0x318>
     b84:	91 11       	cpse	r25, r1
     b86:	65 c1       	rjmp	.+714    	; 0xe52 <qtm_key_sensors_process+0x37e>
     b88:	f8 01       	movw	r30, r16
     b8a:	30 82       	st	Z, r3
     b8c:	8c 81       	ldd	r24, Y+4	; 0x04
     b8e:	9d 81       	ldd	r25, Y+5	; 0x05
     b90:	fc 01       	movw	r30, r24
     b92:	ee 0d       	add	r30, r14
     b94:	ff 1d       	adc	r31, r15
     b96:	41 82       	std	Z+1, r4	; 0x01
     b98:	5c c1       	rjmp	.+696    	; 0xe52 <qtm_key_sensors_process+0x37e>
     b9a:	d8 01       	movw	r26, r16
     b9c:	11 96       	adiw	r26, 0x01	; 1
     b9e:	2c 91       	ld	r18, X
     ba0:	11 97       	sbiw	r26, 0x01	; 1
     ba2:	22 23       	and	r18, r18
     ba4:	29 f1       	breq	.+74     	; 0xbf0 <qtm_key_sensors_process+0x11c>
     ba6:	12 96       	adiw	r26, 0x02	; 2
     ba8:	ed 91       	ld	r30, X+
     baa:	fc 91       	ld	r31, X
     bac:	13 97       	sbiw	r26, 0x03	; 3
     bae:	25 30       	cpi	r18, 0x05	; 5
     bb0:	18 f0       	brcs	.+6      	; 0xbb8 <qtm_key_sensors_process+0xe4>
     bb2:	81 81       	ldd	r24, Z+1	; 0x01
     bb4:	92 81       	ldd	r25, Z+2	; 0x02
     bb6:	0e c0       	rjmp	.+28     	; 0xbd4 <qtm_key_sensors_process+0x100>
     bb8:	d8 01       	movw	r26, r16
     bba:	14 96       	adiw	r26, 0x04	; 4
     bbc:	8d 91       	ld	r24, X+
     bbe:	9c 91       	ld	r25, X
     bc0:	15 97       	sbiw	r26, 0x05	; 5
     bc2:	41 81       	ldd	r20, Z+1	; 0x01
     bc4:	52 81       	ldd	r21, Z+2	; 0x02
     bc6:	84 17       	cp	r24, r20
     bc8:	95 07       	cpc	r25, r21
     bca:	69 f0       	breq	.+26     	; 0xbe6 <qtm_key_sensors_process+0x112>
     bcc:	48 17       	cp	r20, r24
     bce:	59 07       	cpc	r21, r25
     bd0:	30 f4       	brcc	.+12     	; 0xbde <qtm_key_sensors_process+0x10a>
     bd2:	01 97       	sbiw	r24, 0x01	; 1
     bd4:	14 96       	adiw	r26, 0x04	; 4
     bd6:	8d 93       	st	X+, r24
     bd8:	9c 93       	st	X, r25
     bda:	15 97       	sbiw	r26, 0x05	; 5
     bdc:	04 c0       	rjmp	.+8      	; 0xbe6 <qtm_key_sensors_process+0x112>
     bde:	01 96       	adiw	r24, 0x01	; 1
     be0:	f8 01       	movw	r30, r16
     be2:	84 83       	std	Z+4, r24	; 0x04
     be4:	95 83       	std	Z+5, r25	; 0x05
     be6:	21 50       	subi	r18, 0x01	; 1
     be8:	d8 01       	movw	r26, r16
     bea:	11 96       	adiw	r26, 0x01	; 1
     bec:	2c 93       	st	X, r18
     bee:	31 c1       	rjmp	.+610    	; 0xe52 <qtm_key_sensors_process+0x37e>
     bf0:	f8 01       	movw	r30, r16
     bf2:	2b c1       	rjmp	.+598    	; 0xe4a <qtm_key_sensors_process+0x376>
     bf4:	d8 01       	movw	r26, r16
     bf6:	14 96       	adiw	r26, 0x04	; 4
     bf8:	2d 91       	ld	r18, X+
     bfa:	3c 91       	ld	r19, X
     bfc:	15 97       	sbiw	r26, 0x05	; 5
     bfe:	12 96       	adiw	r26, 0x02	; 2
     c00:	ed 91       	ld	r30, X+
     c02:	fc 91       	ld	r31, X
     c04:	13 97       	sbiw	r26, 0x03	; 3
     c06:	41 81       	ldd	r20, Z+1	; 0x01
     c08:	52 81       	ldd	r21, Z+2	; 0x02
     c0a:	24 17       	cp	r18, r20
     c0c:	35 07       	cpc	r19, r21
     c0e:	09 f4       	brne	.+2      	; 0xc12 <qtm_key_sensors_process+0x13e>
     c10:	2e c1       	rjmp	.+604    	; 0xe6e <qtm_key_sensors_process+0x39a>
     c12:	8e 81       	ldd	r24, Y+6	; 0x06
     c14:	9f 81       	ldd	r25, Y+7	; 0x07
     c16:	42 17       	cp	r20, r18
     c18:	53 07       	cpc	r21, r19
     c1a:	f8 f4       	brcc	.+62     	; 0xc5a <qtm_key_sensors_process+0x186>
     c1c:	ea 81       	ldd	r30, Y+2	; 0x02
     c1e:	fb 81       	ldd	r31, Y+3	; 0x03
     c20:	24 1b       	sub	r18, r20
     c22:	35 0b       	sbc	r19, r21
     c24:	dc 01       	movw	r26, r24
     c26:	aa 0d       	add	r26, r10
     c28:	bb 1d       	adc	r27, r11
     c2a:	8c 91       	ld	r24, X
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	05 80       	ldd	r0, Z+5	; 0x05
     c30:	02 c0       	rjmp	.+4      	; 0xc36 <qtm_key_sensors_process+0x162>
     c32:	95 95       	asr	r25
     c34:	87 95       	ror	r24
     c36:	0a 94       	dec	r0
     c38:	e2 f7       	brpl	.-8      	; 0xc32 <qtm_key_sensors_process+0x15e>
     c3a:	99 27       	eor	r25, r25
     c3c:	28 17       	cp	r18, r24
     c3e:	39 07       	cpc	r19, r25
     c40:	08 f4       	brcc	.+2      	; 0xc44 <qtm_key_sensors_process+0x170>
     c42:	15 c1       	rjmp	.+554    	; 0xe6e <qtm_key_sensors_process+0x39a>
     c44:	84 81       	ldd	r24, Z+4	; 0x04
     c46:	88 23       	and	r24, r24
     c48:	09 f4       	brne	.+2      	; 0xc4c <qtm_key_sensors_process+0x178>
     c4a:	11 c1       	rjmp	.+546    	; 0xe6e <qtm_key_sensors_process+0x39a>
     c4c:	87 e0       	ldi	r24, 0x07	; 7
     c4e:	f8 01       	movw	r30, r16
     c50:	80 83       	st	Z, r24
     c52:	ea 81       	ldd	r30, Y+2	; 0x02
     c54:	fb 81       	ldd	r31, Y+3	; 0x03
     c56:	24 81       	ldd	r18, Z+4	; 0x04
     c58:	19 c0       	rjmp	.+50     	; 0xc8c <qtm_key_sensors_process+0x1b8>
     c5a:	fc 01       	movw	r30, r24
     c5c:	ea 0d       	add	r30, r10
     c5e:	fb 1d       	adc	r31, r11
     c60:	42 1b       	sub	r20, r18
     c62:	53 0b       	sbc	r21, r19
     c64:	80 81       	ld	r24, Z
     c66:	90 e0       	ldi	r25, 0x00	; 0
     c68:	48 17       	cp	r20, r24
     c6a:	59 07       	cpc	r21, r25
     c6c:	08 f4       	brcc	.+2      	; 0xc70 <qtm_key_sensors_process+0x19c>
     c6e:	ff c0       	rjmp	.+510    	; 0xe6e <qtm_key_sensors_process+0x39a>
     c70:	82 81       	ldd	r24, Z+2	; 0x02
     c72:	88 23       	and	r24, r24
     c74:	29 f0       	breq	.+10     	; 0xc80 <qtm_key_sensors_process+0x1ac>
     c76:	b4 01       	movw	r22, r8
     c78:	ce 01       	movw	r24, r28
     c7a:	99 de       	rcall	.-718    	; 0x9ae <check_for_aks_block>
     c7c:	81 11       	cpse	r24, r1
     c7e:	f7 c0       	rjmp	.+494    	; 0xe6e <qtm_key_sensors_process+0x39a>
     c80:	e4 e0       	ldi	r30, 0x04	; 4
     c82:	d8 01       	movw	r26, r16
     c84:	ec 93       	st	X, r30
     c86:	ea 81       	ldd	r30, Y+2	; 0x02
     c88:	fb 81       	ldd	r31, Y+3	; 0x03
     c8a:	22 81       	ldd	r18, Z+2	; 0x02
     c8c:	8c 81       	ldd	r24, Y+4	; 0x04
     c8e:	9d 81       	ldd	r25, Y+5	; 0x05
     c90:	fc 01       	movw	r30, r24
     c92:	ee 0d       	add	r30, r14
     c94:	ff 1d       	adc	r31, r15
     c96:	21 83       	std	Z+1, r18	; 0x01
     c98:	dc c0       	rjmp	.+440    	; 0xe52 <qtm_key_sensors_process+0x37e>
     c9a:	d8 01       	movw	r26, r16
     c9c:	14 96       	adiw	r26, 0x04	; 4
     c9e:	2d 91       	ld	r18, X+
     ca0:	3c 91       	ld	r19, X
     ca2:	15 97       	sbiw	r26, 0x05	; 5
     ca4:	12 96       	adiw	r26, 0x02	; 2
     ca6:	ed 91       	ld	r30, X+
     ca8:	fc 91       	ld	r31, X
     caa:	13 97       	sbiw	r26, 0x03	; 3
     cac:	81 81       	ldd	r24, Z+1	; 0x01
     cae:	92 81       	ldd	r25, Z+2	; 0x02
     cb0:	82 17       	cp	r24, r18
     cb2:	93 07       	cpc	r25, r19
     cb4:	08 f4       	brcc	.+2      	; 0xcb8 <qtm_key_sensors_process+0x1e4>
     cb6:	ba c0       	rjmp	.+372    	; 0xe2c <qtm_key_sensors_process+0x358>
     cb8:	ee 81       	ldd	r30, Y+6	; 0x06
     cba:	ff 81       	ldd	r31, Y+7	; 0x07
     cbc:	ea 0d       	add	r30, r10
     cbe:	fb 1d       	adc	r31, r11
     cc0:	82 1b       	sub	r24, r18
     cc2:	93 0b       	sbc	r25, r19
     cc4:	20 81       	ld	r18, Z
     cc6:	30 e0       	ldi	r19, 0x00	; 0
     cc8:	28 17       	cp	r18, r24
     cca:	39 07       	cpc	r19, r25
     ccc:	08 f0       	brcs	.+2      	; 0xcd0 <qtm_key_sensors_process+0x1fc>
     cce:	c4 c0       	rjmp	.+392    	; 0xe58 <qtm_key_sensors_process+0x384>
     cd0:	82 81       	ldd	r24, Z+2	; 0x02
     cd2:	88 23       	and	r24, r24
     cd4:	29 f0       	breq	.+10     	; 0xce0 <qtm_key_sensors_process+0x20c>
     cd6:	b4 01       	movw	r22, r8
     cd8:	ce 01       	movw	r24, r28
     cda:	69 de       	rcall	.-814    	; 0x9ae <check_for_aks_block>
     cdc:	81 11       	cpse	r24, r1
     cde:	c7 c0       	rjmp	.+398    	; 0xe6e <qtm_key_sensors_process+0x39a>
     ce0:	f8 01       	movw	r30, r16
     ce2:	81 81       	ldd	r24, Z+1	; 0x01
     ce4:	88 23       	and	r24, r24
     ce6:	09 f4       	brne	.+2      	; 0xcea <qtm_key_sensors_process+0x216>
     ce8:	6a c0       	rjmp	.+212    	; 0xdbe <qtm_key_sensors_process+0x2ea>
     cea:	81 50       	subi	r24, 0x01	; 1
     cec:	81 83       	std	Z+1, r24	; 0x01
     cee:	b1 c0       	rjmp	.+354    	; 0xe52 <qtm_key_sensors_process+0x37e>
     cf0:	e8 81       	ld	r30, Y
     cf2:	f9 81       	ldd	r31, Y+1	; 0x01
     cf4:	aa 81       	ldd	r26, Y+2	; 0x02
     cf6:	bb 81       	ldd	r27, Y+3	; 0x03
     cf8:	18 96       	adiw	r26, 0x08	; 8
     cfa:	8c 91       	ld	r24, X
     cfc:	83 83       	std	Z+3, r24	; 0x03
     cfe:	ec 81       	ldd	r30, Y+4	; 0x04
     d00:	fd 81       	ldd	r31, Y+5	; 0x05
     d02:	ee 0d       	add	r30, r14
     d04:	ff 1d       	adc	r31, r15
     d06:	44 81       	ldd	r20, Z+4	; 0x04
     d08:	55 81       	ldd	r21, Z+5	; 0x05
     d0a:	a2 81       	ldd	r26, Z+2	; 0x02
     d0c:	b3 81       	ldd	r27, Z+3	; 0x03
     d0e:	11 96       	adiw	r26, 0x01	; 1
     d10:	8d 91       	ld	r24, X+
     d12:	9c 91       	ld	r25, X
     d14:	12 97       	sbiw	r26, 0x02	; 2
     d16:	84 17       	cp	r24, r20
     d18:	95 07       	cpc	r25, r21
     d1a:	c0 f0       	brcs	.+48     	; 0xd4c <qtm_key_sensors_process+0x278>
     d1c:	ae 81       	ldd	r26, Y+6	; 0x06
     d1e:	bf 81       	ldd	r27, Y+7	; 0x07
     d20:	aa 0d       	add	r26, r10
     d22:	bb 1d       	adc	r27, r11
     d24:	6c 91       	ld	r22, X
     d26:	26 2f       	mov	r18, r22
     d28:	30 e0       	ldi	r19, 0x00	; 0
     d2a:	11 96       	adiw	r26, 0x01	; 1
     d2c:	7c 91       	ld	r23, X
     d2e:	7f 5f       	subi	r23, 0xFF	; 255
     d30:	02 c0       	rjmp	.+4      	; 0xd36 <qtm_key_sensors_process+0x262>
     d32:	35 95       	asr	r19
     d34:	27 95       	ror	r18
     d36:	7a 95       	dec	r23
     d38:	e2 f7       	brpl	.-8      	; 0xd32 <qtm_key_sensors_process+0x25e>
     d3a:	84 1b       	sub	r24, r20
     d3c:	95 0b       	sbc	r25, r21
     d3e:	62 1b       	sub	r22, r18
     d40:	26 2f       	mov	r18, r22
     d42:	30 e0       	ldi	r19, 0x00	; 0
     d44:	28 17       	cp	r18, r24
     d46:	39 07       	cpc	r19, r25
     d48:	08 f4       	brcc	.+2      	; 0xd4c <qtm_key_sensors_process+0x278>
     d4a:	8f c0       	rjmp	.+286    	; 0xe6a <qtm_key_sensors_process+0x396>
     d4c:	70 82       	st	Z, r7
     d4e:	ea 81       	ldd	r30, Y+2	; 0x02
     d50:	fb 81       	ldd	r31, Y+3	; 0x03
     d52:	22 81       	ldd	r18, Z+2	; 0x02
     d54:	8c 81       	ldd	r24, Y+4	; 0x04
     d56:	9d 81       	ldd	r25, Y+5	; 0x05
     d58:	fc 01       	movw	r30, r24
     d5a:	ee 0d       	add	r30, r14
     d5c:	ff 1d       	adc	r31, r15
     d5e:	21 83       	std	Z+1, r18	; 0x01
     d60:	42 c0       	rjmp	.+132    	; 0xde6 <qtm_key_sensors_process+0x312>
     d62:	d8 01       	movw	r26, r16
     d64:	14 96       	adiw	r26, 0x04	; 4
     d66:	6d 91       	ld	r22, X+
     d68:	7c 91       	ld	r23, X
     d6a:	15 97       	sbiw	r26, 0x05	; 5
     d6c:	12 96       	adiw	r26, 0x02	; 2
     d6e:	ed 91       	ld	r30, X+
     d70:	fc 91       	ld	r31, X
     d72:	13 97       	sbiw	r26, 0x03	; 3
     d74:	21 81       	ldd	r18, Z+1	; 0x01
     d76:	32 81       	ldd	r19, Z+2	; 0x02
     d78:	26 17       	cp	r18, r22
     d7a:	37 07       	cpc	r19, r23
     d7c:	58 f4       	brcc	.+22     	; 0xd94 <qtm_key_sensors_process+0x2c0>
     d7e:	11 96       	adiw	r26, 0x01	; 1
     d80:	8c 91       	ld	r24, X
     d82:	11 97       	sbiw	r26, 0x01	; 1
     d84:	81 11       	cpse	r24, r1
     d86:	02 c0       	rjmp	.+4      	; 0xd8c <qtm_key_sensors_process+0x2b8>
     d88:	cc 92       	st	X, r12
     d8a:	6f c0       	rjmp	.+222    	; 0xe6a <qtm_key_sensors_process+0x396>
     d8c:	81 50       	subi	r24, 0x01	; 1
     d8e:	f8 01       	movw	r30, r16
     d90:	81 83       	std	Z+1, r24	; 0x01
     d92:	6b c0       	rjmp	.+214    	; 0xe6a <qtm_key_sensors_process+0x396>
     d94:	ee 81       	ldd	r30, Y+6	; 0x06
     d96:	ff 81       	ldd	r31, Y+7	; 0x07
     d98:	ea 0d       	add	r30, r10
     d9a:	fb 1d       	adc	r31, r11
     d9c:	80 81       	ld	r24, Z
     d9e:	48 2f       	mov	r20, r24
     da0:	50 e0       	ldi	r21, 0x00	; 0
     da2:	91 81       	ldd	r25, Z+1	; 0x01
     da4:	9f 5f       	subi	r25, 0xFF	; 255
     da6:	02 c0       	rjmp	.+4      	; 0xdac <qtm_key_sensors_process+0x2d8>
     da8:	55 95       	asr	r21
     daa:	47 95       	ror	r20
     dac:	9a 95       	dec	r25
     dae:	e2 f7       	brpl	.-8      	; 0xda8 <qtm_key_sensors_process+0x2d4>
     db0:	26 1b       	sub	r18, r22
     db2:	37 0b       	sbc	r19, r23
     db4:	84 1b       	sub	r24, r20
     db6:	90 e0       	ldi	r25, 0x00	; 0
     db8:	82 17       	cp	r24, r18
     dba:	93 07       	cpc	r25, r19
     dbc:	60 f4       	brcc	.+24     	; 0xdd6 <qtm_key_sensors_process+0x302>
     dbe:	d8 01       	movw	r26, r16
     dc0:	6c 92       	st	X, r6
     dc2:	ea 81       	ldd	r30, Y+2	; 0x02
     dc4:	fb 81       	ldd	r31, Y+3	; 0x03
     dc6:	23 81       	ldd	r18, Z+3	; 0x03
     dc8:	8c 81       	ldd	r24, Y+4	; 0x04
     dca:	9d 81       	ldd	r25, Y+5	; 0x05
     dcc:	fc 01       	movw	r30, r24
     dce:	ee 0d       	add	r30, r14
     dd0:	ff 1d       	adc	r31, r15
     dd2:	21 83       	std	Z+1, r18	; 0x01
     dd4:	4a c0       	rjmp	.+148    	; 0xe6a <qtm_key_sensors_process+0x396>
     dd6:	f8 01       	movw	r30, r16
     dd8:	81 81       	ldd	r24, Z+1	; 0x01
     dda:	81 11       	cpse	r24, r1
     ddc:	02 c0       	rjmp	.+4      	; 0xde2 <qtm_key_sensors_process+0x30e>
     dde:	c0 82       	st	Z, r12
     de0:	44 c0       	rjmp	.+136    	; 0xe6a <qtm_key_sensors_process+0x396>
     de2:	81 50       	subi	r24, 0x01	; 1
     de4:	81 83       	std	Z+1, r24	; 0x01
     de6:	22 24       	eor	r2, r2
     de8:	23 94       	inc	r2
     dea:	33 c0       	rjmp	.+102    	; 0xe52 <qtm_key_sensors_process+0x37e>
     dec:	f8 01       	movw	r30, r16
     dee:	24 81       	ldd	r18, Z+4	; 0x04
     df0:	35 81       	ldd	r19, Z+5	; 0x05
     df2:	02 80       	ldd	r0, Z+2	; 0x02
     df4:	f3 81       	ldd	r31, Z+3	; 0x03
     df6:	e0 2d       	mov	r30, r0
     df8:	81 81       	ldd	r24, Z+1	; 0x01
     dfa:	92 81       	ldd	r25, Z+2	; 0x02
     dfc:	82 17       	cp	r24, r18
     dfe:	93 07       	cpc	r25, r19
     e00:	58 f5       	brcc	.+86     	; 0xe58 <qtm_key_sensors_process+0x384>
     e02:	28 1b       	sub	r18, r24
     e04:	39 0b       	sbc	r19, r25
     e06:	ee 81       	ldd	r30, Y+6	; 0x06
     e08:	ff 81       	ldd	r31, Y+7	; 0x07
     e0a:	ea 0d       	add	r30, r10
     e0c:	fb 1d       	adc	r31, r11
     e0e:	80 81       	ld	r24, Z
     e10:	90 e0       	ldi	r25, 0x00	; 0
     e12:	ea 81       	ldd	r30, Y+2	; 0x02
     e14:	fb 81       	ldd	r31, Y+3	; 0x03
     e16:	05 80       	ldd	r0, Z+5	; 0x05
     e18:	02 c0       	rjmp	.+4      	; 0xe1e <qtm_key_sensors_process+0x34a>
     e1a:	95 95       	asr	r25
     e1c:	87 95       	ror	r24
     e1e:	0a 94       	dec	r0
     e20:	e2 f7       	brpl	.-8      	; 0xe1a <qtm_key_sensors_process+0x346>
     e22:	99 27       	eor	r25, r25
     e24:	28 17       	cp	r18, r24
     e26:	39 07       	cpc	r19, r25
     e28:	18 f4       	brcc	.+6      	; 0xe30 <qtm_key_sensors_process+0x35c>
     e2a:	d8 01       	movw	r26, r16
     e2c:	cc 92       	st	X, r12
     e2e:	16 c0       	rjmp	.+44     	; 0xe5c <qtm_key_sensors_process+0x388>
     e30:	f8 01       	movw	r30, r16
     e32:	81 81       	ldd	r24, Z+1	; 0x01
     e34:	81 11       	cpse	r24, r1
     e36:	0b c0       	rjmp	.+22     	; 0xe4e <qtm_key_sensors_process+0x37a>
     e38:	50 82       	st	Z, r5
     e3a:	8c 81       	ldd	r24, Y+4	; 0x04
     e3c:	9d 81       	ldd	r25, Y+5	; 0x05
     e3e:	fc 01       	movw	r30, r24
     e40:	ee 0d       	add	r30, r14
     e42:	ff 1d       	adc	r31, r15
     e44:	02 80       	ldd	r0, Z+2	; 0x02
     e46:	f3 81       	ldd	r31, Z+3	; 0x03
     e48:	e0 2d       	mov	r30, r0
     e4a:	c0 82       	st	Z, r12
     e4c:	10 c0       	rjmp	.+32     	; 0xe6e <qtm_key_sensors_process+0x39a>
     e4e:	81 50       	subi	r24, 0x01	; 1
     e50:	81 83       	std	Z+1, r24	; 0x01
     e52:	dd 24       	eor	r13, r13
     e54:	d3 94       	inc	r13
     e56:	0b c0       	rjmp	.+22     	; 0xe6e <qtm_key_sensors_process+0x39a>
     e58:	f8 01       	movw	r30, r16
     e5a:	c0 82       	st	Z, r12
     e5c:	8c 81       	ldd	r24, Y+4	; 0x04
     e5e:	9d 81       	ldd	r25, Y+5	; 0x05
     e60:	fc 01       	movw	r30, r24
     e62:	ee 0d       	add	r30, r14
     e64:	ff 1d       	adc	r31, r15
     e66:	11 82       	std	Z+1, r1	; 0x01
     e68:	02 c0       	rjmp	.+4      	; 0xe6e <qtm_key_sensors_process+0x39a>
     e6a:	22 24       	eor	r2, r2
     e6c:	23 94       	inc	r2
     e6e:	ff ef       	ldi	r31, 0xFF	; 255
     e70:	8f 1a       	sub	r8, r31
     e72:	9f 0a       	sbc	r9, r31
     e74:	83 e0       	ldi	r24, 0x03	; 3
     e76:	a8 0e       	add	r10, r24
     e78:	b1 1c       	adc	r11, r1
     e7a:	54 ce       	rjmp	.-856    	; 0xb24 <qtm_key_sensors_process+0x50>
     e7c:	e8 81       	ld	r30, Y
     e7e:	f9 81       	ldd	r31, Y+1	; 0x01
     e80:	80 81       	ld	r24, Z
     e82:	87 ff       	sbrs	r24, 7
     e84:	23 c0       	rjmp	.+70     	; 0xecc <qtm_key_sensors_process+0x3f8>
     e86:	40 e0       	ldi	r20, 0x00	; 0
     e88:	50 e0       	ldi	r21, 0x00	; 0
     e8a:	20 e0       	ldi	r18, 0x00	; 0
     e8c:	30 e0       	ldi	r19, 0x00	; 0
     e8e:	ea 81       	ldd	r30, Y+2	; 0x02
     e90:	fb 81       	ldd	r31, Y+3	; 0x03
     e92:	80 81       	ld	r24, Z
     e94:	91 81       	ldd	r25, Z+1	; 0x01
     e96:	28 17       	cp	r18, r24
     e98:	39 07       	cpc	r19, r25
     e9a:	98 f4       	brcc	.+38     	; 0xec2 <qtm_key_sensors_process+0x3ee>
     e9c:	ec 81       	ldd	r30, Y+4	; 0x04
     e9e:	fd 81       	ldd	r31, Y+5	; 0x05
     ea0:	e4 0f       	add	r30, r20
     ea2:	f5 1f       	adc	r31, r21
     ea4:	a2 81       	ldd	r26, Z+2	; 0x02
     ea6:	b3 81       	ldd	r27, Z+3	; 0x03
     ea8:	8c 91       	ld	r24, X
     eaa:	80 fd       	sbrc	r24, 0
     eac:	05 c0       	rjmp	.+10     	; 0xeb8 <qtm_key_sensors_process+0x3e4>
     eae:	90 81       	ld	r25, Z
     eb0:	97 7f       	andi	r25, 0xF7	; 247
     eb2:	11 f0       	breq	.+4      	; 0xeb8 <qtm_key_sensors_process+0x3e4>
     eb4:	81 60       	ori	r24, 0x01	; 1
     eb6:	8c 93       	st	X, r24
     eb8:	2f 5f       	subi	r18, 0xFF	; 255
     eba:	3f 4f       	sbci	r19, 0xFF	; 255
     ebc:	4a 5f       	subi	r20, 0xFA	; 250
     ebe:	5f 4f       	sbci	r21, 0xFF	; 255
     ec0:	e6 cf       	rjmp	.-52     	; 0xe8e <qtm_key_sensors_process+0x3ba>
     ec2:	e8 81       	ld	r30, Y
     ec4:	f9 81       	ldd	r31, Y+1	; 0x01
     ec6:	80 81       	ld	r24, Z
     ec8:	8f 77       	andi	r24, 0x7F	; 127
     eca:	80 83       	st	Z, r24
     ecc:	d1 10       	cpse	r13, r1
     ece:	07 c0       	rjmp	.+14     	; 0xede <qtm_key_sensors_process+0x40a>
     ed0:	e8 81       	ld	r30, Y
     ed2:	f9 81       	ldd	r31, Y+1	; 0x01
     ed4:	21 10       	cpse	r2, r1
     ed6:	6f c0       	rjmp	.+222    	; 0xfb6 <qtm_key_sensors_process+0x4e2>
     ed8:	80 81       	ld	r24, Z
     eda:	8e 7f       	andi	r24, 0xFE	; 254
     edc:	6e c0       	rjmp	.+220    	; 0xfba <qtm_key_sensors_process+0x4e6>
     ede:	ea 81       	ldd	r30, Y+2	; 0x02
     ee0:	fb 81       	ldd	r31, Y+3	; 0x03
     ee2:	81 85       	ldd	r24, Z+9	; 0x09
     ee4:	88 23       	and	r24, r24
     ee6:	a1 f3       	breq	.-24     	; 0xed0 <qtm_key_sensors_process+0x3fc>
     ee8:	e8 81       	ld	r30, Y
     eea:	f9 81       	ldd	r31, Y+1	; 0x01
     eec:	80 81       	ld	r24, Z
     eee:	80 68       	ori	r24, 0x80	; 128
     ef0:	80 83       	st	Z, r24
     ef2:	ea 81       	ldd	r30, Y+2	; 0x02
     ef4:	fb 81       	ldd	r31, Y+3	; 0x03
     ef6:	81 85       	ldd	r24, Z+9	; 0x09
     ef8:	81 30       	cpi	r24, 0x01	; 1
     efa:	51 f7       	brne	.-44     	; 0xed0 <qtm_key_sensors_process+0x3fc>
     efc:	40 e0       	ldi	r20, 0x00	; 0
     efe:	50 e0       	ldi	r21, 0x00	; 0
     f00:	20 e0       	ldi	r18, 0x00	; 0
     f02:	30 e0       	ldi	r19, 0x00	; 0
     f04:	96 e0       	ldi	r25, 0x06	; 6
     f06:	d9 2e       	mov	r13, r25
     f08:	ea 81       	ldd	r30, Y+2	; 0x02
     f0a:	fb 81       	ldd	r31, Y+3	; 0x03
     f0c:	60 81       	ld	r22, Z
     f0e:	71 81       	ldd	r23, Z+1	; 0x01
     f10:	26 17       	cp	r18, r22
     f12:	37 07       	cpc	r19, r23
     f14:	e8 f6       	brcc	.-70     	; 0xed0 <qtm_key_sensors_process+0x3fc>
     f16:	0c 81       	ldd	r16, Y+4	; 0x04
     f18:	1d 81       	ldd	r17, Y+5	; 0x05
     f1a:	fa 01       	movw	r30, r20
     f1c:	ee 0f       	add	r30, r30
     f1e:	ff 1f       	adc	r31, r31
     f20:	e0 0f       	add	r30, r16
     f22:	f1 1f       	adc	r31, r17
     f24:	80 81       	ld	r24, Z
     f26:	98 2f       	mov	r25, r24
     f28:	97 7f       	andi	r25, 0xF7	; 247
     f2a:	a1 f1       	breq	.+104    	; 0xf94 <qtm_key_sensors_process+0x4c0>
     f2c:	85 38       	cpi	r24, 0x85	; 133
     f2e:	11 f0       	breq	.+4      	; 0xf34 <qtm_key_sensors_process+0x460>
     f30:	83 30       	cpi	r24, 0x03	; 3
     f32:	b1 f5       	brne	.+108    	; 0xfa0 <qtm_key_sensors_process+0x4cc>
     f34:	ee 80       	ldd	r14, Y+6	; 0x06
     f36:	ff 80       	ldd	r15, Y+7	; 0x07
     f38:	d7 01       	movw	r26, r14
     f3a:	a4 0f       	add	r26, r20
     f3c:	b5 1f       	adc	r27, r21
     f3e:	12 96       	adiw	r26, 0x02	; 2
     f40:	bc 90       	ld	r11, X
     f42:	bb 20       	and	r11, r11
     f44:	39 f1       	breq	.+78     	; 0xf94 <qtm_key_sensors_process+0x4c0>
     f46:	80 e0       	ldi	r24, 0x00	; 0
     f48:	90 e0       	ldi	r25, 0x00	; 0
     f4a:	c1 2c       	mov	r12, r1
     f4c:	86 17       	cp	r24, r22
     f4e:	97 07       	cpc	r25, r23
     f50:	f8 f4       	brcc	.+62     	; 0xf90 <qtm_key_sensors_process+0x4bc>
     f52:	28 17       	cp	r18, r24
     f54:	39 07       	cpc	r19, r25
     f56:	d1 f0       	breq	.+52     	; 0xf8c <qtm_key_sensors_process+0x4b8>
     f58:	d8 9e       	mul	r13, r24
     f5a:	d0 01       	movw	r26, r0
     f5c:	d9 9e       	mul	r13, r25
     f5e:	b0 0d       	add	r27, r0
     f60:	11 24       	eor	r1, r1
     f62:	a0 0f       	add	r26, r16
     f64:	b1 1f       	adc	r27, r17
     f66:	ac 91       	ld	r26, X
     f68:	a4 30       	cpi	r26, 0x04	; 4
     f6a:	11 f0       	breq	.+4      	; 0xf70 <qtm_key_sensors_process+0x49c>
     f6c:	a6 38       	cpi	r26, 0x86	; 134
     f6e:	71 f4       	brne	.+28     	; 0xf8c <qtm_key_sensors_process+0x4b8>
     f70:	dc 01       	movw	r26, r24
     f72:	aa 0f       	add	r26, r26
     f74:	bb 1f       	adc	r27, r27
     f76:	a8 0f       	add	r26, r24
     f78:	b9 1f       	adc	r27, r25
     f7a:	ae 0d       	add	r26, r14
     f7c:	bf 1d       	adc	r27, r15
     f7e:	12 96       	adiw	r26, 0x02	; 2
     f80:	ac 91       	ld	r26, X
     f82:	ba 12       	cpse	r11, r26
     f84:	03 c0       	rjmp	.+6      	; 0xf8c <qtm_key_sensors_process+0x4b8>
     f86:	cb 01       	movw	r24, r22
     f88:	cc 24       	eor	r12, r12
     f8a:	c3 94       	inc	r12
     f8c:	01 96       	adiw	r24, 0x01	; 1
     f8e:	de cf       	rjmp	.-68     	; 0xf4c <qtm_key_sensors_process+0x478>
     f90:	c1 10       	cpse	r12, r1
     f92:	06 c0       	rjmp	.+12     	; 0xfa0 <qtm_key_sensors_process+0x4cc>
     f94:	02 80       	ldd	r0, Z+2	; 0x02
     f96:	f3 81       	ldd	r31, Z+3	; 0x03
     f98:	e0 2d       	mov	r30, r0
     f9a:	80 81       	ld	r24, Z
     f9c:	8e 7f       	andi	r24, 0xFE	; 254
     f9e:	05 c0       	rjmp	.+10     	; 0xfaa <qtm_key_sensors_process+0x4d6>
     fa0:	02 80       	ldd	r0, Z+2	; 0x02
     fa2:	f3 81       	ldd	r31, Z+3	; 0x03
     fa4:	e0 2d       	mov	r30, r0
     fa6:	80 81       	ld	r24, Z
     fa8:	81 60       	ori	r24, 0x01	; 1
     faa:	80 83       	st	Z, r24
     fac:	2f 5f       	subi	r18, 0xFF	; 255
     fae:	3f 4f       	sbci	r19, 0xFF	; 255
     fb0:	4d 5f       	subi	r20, 0xFD	; 253
     fb2:	5f 4f       	sbci	r21, 0xFF	; 255
     fb4:	a9 cf       	rjmp	.-174    	; 0xf08 <qtm_key_sensors_process+0x434>
     fb6:	80 81       	ld	r24, Z
     fb8:	81 60       	ori	r24, 0x01	; 1
     fba:	80 83       	st	Z, r24
     fbc:	80 91 4c 3e 	lds	r24, 0x3E4C	; 0x803e4c <qtm_local_ms_timecount>
     fc0:	90 91 4d 3e 	lds	r25, 0x3E4D	; 0x803e4d <qtm_local_ms_timecount+0x1>
     fc4:	e8 81       	ld	r30, Y
     fc6:	f9 81       	ldd	r31, Y+1	; 0x01
     fc8:	21 81       	ldd	r18, Z+1	; 0x01
     fca:	32 81       	ldd	r19, Z+2	; 0x02
     fcc:	a9 01       	movw	r20, r18
     fce:	48 53       	subi	r20, 0x38	; 56
     fd0:	5f 4f       	sbci	r21, 0xFF	; 255
     fd2:	48 17       	cp	r20, r24
     fd4:	59 07       	cpc	r21, r25
     fd6:	38 f4       	brcc	.+14     	; 0xfe6 <qtm_key_sensors_process+0x512>
     fd8:	82 1b       	sub	r24, r18
     fda:	93 0b       	sbc	r25, r19
     fdc:	aa 24       	eor	r10, r10
     fde:	a3 94       	inc	r10
     fe0:	a3 e0       	ldi	r26, 0x03	; 3
     fe2:	ba 2e       	mov	r11, r26
     fe4:	44 c0       	rjmp	.+136    	; 0x106e <qtm_key_sensors_process+0x59a>
     fe6:	82 17       	cp	r24, r18
     fe8:	93 07       	cpc	r25, r19
     fea:	10 f0       	brcs	.+4      	; 0xff0 <qtm_key_sensors_process+0x51c>
     fec:	80 e0       	ldi	r24, 0x00	; 0
     fee:	04 c1       	rjmp	.+520    	; 0x11f8 <qtm_key_sensors_process+0x724>
     ff0:	82 1b       	sub	r24, r18
     ff2:	93 0b       	sbc	r25, r19
     ff4:	01 97       	sbiw	r24, 0x01	; 1
     ff6:	89 3c       	cpi	r24, 0xC9	; 201
     ff8:	91 05       	cpc	r25, r1
     ffa:	c0 f3       	brcs	.-16     	; 0xfec <qtm_key_sensors_process+0x518>
     ffc:	ef cf       	rjmp	.-34     	; 0xfdc <qtm_key_sensors_process+0x508>
     ffe:	88 5c       	subi	r24, 0xC8	; 200
    1000:	91 09       	sbc	r25, r1
    1002:	e8 81       	ld	r30, Y
    1004:	f9 81       	ldd	r31, Y+1	; 0x01
    1006:	21 81       	ldd	r18, Z+1	; 0x01
    1008:	32 81       	ldd	r19, Z+2	; 0x02
    100a:	28 53       	subi	r18, 0x38	; 56
    100c:	3f 4f       	sbci	r19, 0xFF	; 255
    100e:	21 83       	std	Z+1, r18	; 0x01
    1010:	32 83       	std	Z+2, r19	; 0x02
    1012:	23 81       	ldd	r18, Z+3	; 0x03
    1014:	21 11       	cpse	r18, r1
    1016:	96 c0       	rjmp	.+300    	; 0x1144 <qtm_key_sensors_process+0x670>
    1018:	24 81       	ldd	r18, Z+4	; 0x04
    101a:	22 23       	and	r18, r18
    101c:	11 f0       	breq	.+4      	; 0x1022 <qtm_key_sensors_process+0x54e>
    101e:	21 50       	subi	r18, 0x01	; 1
    1020:	24 83       	std	Z+4, r18	; 0x04
    1022:	e8 81       	ld	r30, Y
    1024:	f9 81       	ldd	r31, Y+1	; 0x01
    1026:	25 81       	ldd	r18, Z+5	; 0x05
    1028:	22 23       	and	r18, r18
    102a:	11 f0       	breq	.+4      	; 0x1030 <qtm_key_sensors_process+0x55c>
    102c:	21 50       	subi	r18, 0x01	; 1
    102e:	25 83       	std	Z+5, r18	; 0x05
    1030:	8a 80       	ldd	r8, Y+2	; 0x02
    1032:	9b 80       	ldd	r9, Y+3	; 0x03
    1034:	d4 01       	movw	r26, r8
    1036:	16 96       	adiw	r26, 0x06	; 6
    1038:	2c 91       	ld	r18, X
    103a:	16 97       	sbiw	r26, 0x06	; 6
    103c:	21 11       	cpse	r18, r1
    103e:	1b c0       	rjmp	.+54     	; 0x1076 <qtm_key_sensors_process+0x5a2>
    1040:	8a 80       	ldd	r8, Y+2	; 0x02
    1042:	9b 80       	ldd	r9, Y+3	; 0x03
    1044:	f4 01       	movw	r30, r8
    1046:	27 81       	ldd	r18, Z+7	; 0x07
    1048:	21 11       	cpse	r18, r1
    104a:	48 c0       	rjmp	.+144    	; 0x10dc <qtm_key_sensors_process+0x608>
    104c:	ea 81       	ldd	r30, Y+2	; 0x02
    104e:	fb 81       	ldd	r31, Y+3	; 0x03
    1050:	23 81       	ldd	r18, Z+3	; 0x03
    1052:	22 23       	and	r18, r18
    1054:	61 f0       	breq	.+24     	; 0x106e <qtm_key_sensors_process+0x59a>
    1056:	20 e0       	ldi	r18, 0x00	; 0
    1058:	30 e0       	ldi	r19, 0x00	; 0
    105a:	a0 e0       	ldi	r26, 0x00	; 0
    105c:	b0 e0       	ldi	r27, 0x00	; 0
    105e:	ea 81       	ldd	r30, Y+2	; 0x02
    1060:	fb 81       	ldd	r31, Y+3	; 0x03
    1062:	40 81       	ld	r20, Z
    1064:	51 81       	ldd	r21, Z+1	; 0x01
    1066:	a4 17       	cp	r26, r20
    1068:	b5 07       	cpc	r27, r21
    106a:	08 f4       	brcc	.+2      	; 0x106e <qtm_key_sensors_process+0x59a>
    106c:	6e c0       	rjmp	.+220    	; 0x114a <qtm_key_sensors_process+0x676>
    106e:	89 3c       	cpi	r24, 0xC9	; 201
    1070:	91 05       	cpc	r25, r1
    1072:	28 f6       	brcc	.-118    	; 0xffe <qtm_key_sensors_process+0x52a>
    1074:	bb cf       	rjmp	.-138    	; 0xfec <qtm_key_sensors_process+0x518>
    1076:	08 81       	ld	r16, Y
    1078:	19 81       	ldd	r17, Y+1	; 0x01
    107a:	f8 01       	movw	r30, r16
    107c:	24 81       	ldd	r18, Z+4	; 0x04
    107e:	21 11       	cpse	r18, r1
    1080:	df cf       	rjmp	.-66     	; 0x1040 <qtm_key_sensors_process+0x56c>
    1082:	ed 90       	ld	r14, X+
    1084:	fc 90       	ld	r15, X
    1086:	60 e0       	ldi	r22, 0x00	; 0
    1088:	70 e0       	ldi	r23, 0x00	; 0
    108a:	40 e0       	ldi	r20, 0x00	; 0
    108c:	50 e0       	ldi	r21, 0x00	; 0
    108e:	4e 15       	cp	r20, r14
    1090:	5f 05       	cpc	r21, r15
    1092:	f1 f0       	breq	.+60     	; 0x10d0 <qtm_key_sensors_process+0x5fc>
    1094:	ec 81       	ldd	r30, Y+4	; 0x04
    1096:	fd 81       	ldd	r31, Y+5	; 0x05
    1098:	e6 0f       	add	r30, r22
    109a:	f7 1f       	adc	r31, r23
    109c:	20 81       	ld	r18, Z
    109e:	23 30       	cpi	r18, 0x03	; 3
    10a0:	11 f0       	breq	.+4      	; 0x10a6 <qtm_key_sensors_process+0x5d2>
    10a2:	28 30       	cpi	r18, 0x08	; 8
    10a4:	81 f4       	brne	.+32     	; 0x10c6 <qtm_key_sensors_process+0x5f2>
    10a6:	24 81       	ldd	r18, Z+4	; 0x04
    10a8:	35 81       	ldd	r19, Z+5	; 0x05
    10aa:	c2 80       	ldd	r12, Z+2	; 0x02
    10ac:	d3 80       	ldd	r13, Z+3	; 0x03
    10ae:	d6 01       	movw	r26, r12
    10b0:	11 96       	adiw	r26, 0x01	; 1
    10b2:	cd 90       	ld	r12, X+
    10b4:	dc 90       	ld	r13, X
    10b6:	12 97       	sbiw	r26, 0x02	; 2
    10b8:	2c 15       	cp	r18, r12
    10ba:	3d 05       	cpc	r19, r13
    10bc:	20 f4       	brcc	.+8      	; 0x10c6 <qtm_key_sensors_process+0x5f2>
    10be:	2f 5f       	subi	r18, 0xFF	; 255
    10c0:	3f 4f       	sbci	r19, 0xFF	; 255
    10c2:	24 83       	std	Z+4, r18	; 0x04
    10c4:	35 83       	std	Z+5, r19	; 0x05
    10c6:	4f 5f       	subi	r20, 0xFF	; 255
    10c8:	5f 4f       	sbci	r21, 0xFF	; 255
    10ca:	6a 5f       	subi	r22, 0xFA	; 250
    10cc:	7f 4f       	sbci	r23, 0xFF	; 255
    10ce:	df cf       	rjmp	.-66     	; 0x108e <qtm_key_sensors_process+0x5ba>
    10d0:	f4 01       	movw	r30, r8
    10d2:	26 81       	ldd	r18, Z+6	; 0x06
    10d4:	d8 01       	movw	r26, r16
    10d6:	14 96       	adiw	r26, 0x04	; 4
    10d8:	2c 93       	st	X, r18
    10da:	b2 cf       	rjmp	.-156    	; 0x1040 <qtm_key_sensors_process+0x56c>
    10dc:	08 81       	ld	r16, Y
    10de:	19 81       	ldd	r17, Y+1	; 0x01
    10e0:	d8 01       	movw	r26, r16
    10e2:	15 96       	adiw	r26, 0x05	; 5
    10e4:	2c 91       	ld	r18, X
    10e6:	21 11       	cpse	r18, r1
    10e8:	b1 cf       	rjmp	.-158    	; 0x104c <qtm_key_sensors_process+0x578>
    10ea:	e0 80       	ld	r14, Z
    10ec:	f1 80       	ldd	r15, Z+1	; 0x01
    10ee:	60 e0       	ldi	r22, 0x00	; 0
    10f0:	70 e0       	ldi	r23, 0x00	; 0
    10f2:	40 e0       	ldi	r20, 0x00	; 0
    10f4:	50 e0       	ldi	r21, 0x00	; 0
    10f6:	4e 15       	cp	r20, r14
    10f8:	5f 05       	cpc	r21, r15
    10fa:	f1 f0       	breq	.+60     	; 0x1138 <qtm_key_sensors_process+0x664>
    10fc:	ec 81       	ldd	r30, Y+4	; 0x04
    10fe:	fd 81       	ldd	r31, Y+5	; 0x05
    1100:	e6 0f       	add	r30, r22
    1102:	f7 1f       	adc	r31, r23
    1104:	20 81       	ld	r18, Z
    1106:	23 30       	cpi	r18, 0x03	; 3
    1108:	11 f0       	breq	.+4      	; 0x110e <qtm_key_sensors_process+0x63a>
    110a:	28 30       	cpi	r18, 0x08	; 8
    110c:	81 f4       	brne	.+32     	; 0x112e <qtm_key_sensors_process+0x65a>
    110e:	24 81       	ldd	r18, Z+4	; 0x04
    1110:	35 81       	ldd	r19, Z+5	; 0x05
    1112:	c2 80       	ldd	r12, Z+2	; 0x02
    1114:	d3 80       	ldd	r13, Z+3	; 0x03
    1116:	d6 01       	movw	r26, r12
    1118:	11 96       	adiw	r26, 0x01	; 1
    111a:	cd 90       	ld	r12, X+
    111c:	dc 90       	ld	r13, X
    111e:	12 97       	sbiw	r26, 0x02	; 2
    1120:	c2 16       	cp	r12, r18
    1122:	d3 06       	cpc	r13, r19
    1124:	20 f4       	brcc	.+8      	; 0x112e <qtm_key_sensors_process+0x65a>
    1126:	21 50       	subi	r18, 0x01	; 1
    1128:	31 09       	sbc	r19, r1
    112a:	24 83       	std	Z+4, r18	; 0x04
    112c:	35 83       	std	Z+5, r19	; 0x05
    112e:	4f 5f       	subi	r20, 0xFF	; 255
    1130:	5f 4f       	sbci	r21, 0xFF	; 255
    1132:	6a 5f       	subi	r22, 0xFA	; 250
    1134:	7f 4f       	sbci	r23, 0xFF	; 255
    1136:	df cf       	rjmp	.-66     	; 0x10f6 <qtm_key_sensors_process+0x622>
    1138:	f4 01       	movw	r30, r8
    113a:	27 81       	ldd	r18, Z+7	; 0x07
    113c:	d8 01       	movw	r26, r16
    113e:	15 96       	adiw	r26, 0x05	; 5
    1140:	2c 93       	st	X, r18
    1142:	84 cf       	rjmp	.-248    	; 0x104c <qtm_key_sensors_process+0x578>
    1144:	21 50       	subi	r18, 0x01	; 1
    1146:	23 83       	std	Z+3, r18	; 0x03
    1148:	81 cf       	rjmp	.-254    	; 0x104c <qtm_key_sensors_process+0x578>
    114a:	a9 01       	movw	r20, r18
    114c:	44 0f       	add	r20, r20
    114e:	55 1f       	adc	r21, r21
    1150:	ec 81       	ldd	r30, Y+4	; 0x04
    1152:	fd 81       	ldd	r31, Y+5	; 0x05
    1154:	e4 0f       	add	r30, r20
    1156:	f5 1f       	adc	r31, r21
    1158:	60 81       	ld	r22, Z
    115a:	65 38       	cpi	r22, 0x85	; 133
    115c:	09 f0       	breq	.+2      	; 0x1160 <qtm_key_sensors_process+0x68c>
    115e:	47 c0       	rjmp	.+142    	; 0x11ee <qtm_key_sensors_process+0x71a>
    1160:	61 81       	ldd	r22, Z+1	; 0x01
    1162:	66 23       	and	r22, r22
    1164:	19 f0       	breq	.+6      	; 0x116c <qtm_key_sensors_process+0x698>
    1166:	61 50       	subi	r22, 0x01	; 1
    1168:	61 83       	std	Z+1, r22	; 0x01
    116a:	41 c0       	rjmp	.+130    	; 0x11ee <qtm_key_sensors_process+0x71a>
    116c:	a0 82       	st	Z, r10
    116e:	6c 81       	ldd	r22, Y+4	; 0x04
    1170:	7d 81       	ldd	r23, Y+5	; 0x05
    1172:	fb 01       	movw	r30, r22
    1174:	e4 0f       	add	r30, r20
    1176:	f5 1f       	adc	r31, r21
    1178:	02 80       	ldd	r0, Z+2	; 0x02
    117a:	f3 81       	ldd	r31, Z+3	; 0x03
    117c:	e0 2d       	mov	r30, r0
    117e:	b0 82       	st	Z, r11
    1180:	ee 81       	ldd	r30, Y+6	; 0x06
    1182:	ff 81       	ldd	r31, Y+7	; 0x07
    1184:	e2 0f       	add	r30, r18
    1186:	f3 1f       	adc	r31, r19
    1188:	d2 80       	ldd	r13, Z+2	; 0x02
    118a:	dd 20       	and	r13, r13
    118c:	81 f1       	breq	.+96     	; 0x11ee <qtm_key_sensors_process+0x71a>
    118e:	40 e0       	ldi	r20, 0x00	; 0
    1190:	50 e0       	ldi	r21, 0x00	; 0
    1192:	00 e0       	ldi	r16, 0x00	; 0
    1194:	10 e0       	ldi	r17, 0x00	; 0
    1196:	ea 81       	ldd	r30, Y+2	; 0x02
    1198:	fb 81       	ldd	r31, Y+3	; 0x03
    119a:	60 81       	ld	r22, Z
    119c:	71 81       	ldd	r23, Z+1	; 0x01
    119e:	06 17       	cp	r16, r22
    11a0:	17 07       	cpc	r17, r23
    11a2:	28 f5       	brcc	.+74     	; 0x11ee <qtm_key_sensors_process+0x71a>
    11a4:	ee 81       	ldd	r30, Y+6	; 0x06
    11a6:	ff 81       	ldd	r31, Y+7	; 0x07
    11a8:	e4 0f       	add	r30, r20
    11aa:	f5 1f       	adc	r31, r21
    11ac:	62 81       	ldd	r22, Z+2	; 0x02
    11ae:	d6 12       	cpse	r13, r22
    11b0:	19 c0       	rjmp	.+50     	; 0x11e4 <qtm_key_sensors_process+0x710>
    11b2:	ba 01       	movw	r22, r20
    11b4:	66 0f       	add	r22, r22
    11b6:	77 1f       	adc	r23, r23
    11b8:	ec 81       	ldd	r30, Y+4	; 0x04
    11ba:	fd 81       	ldd	r31, Y+5	; 0x05
    11bc:	4f 01       	movw	r8, r30
    11be:	86 0e       	add	r8, r22
    11c0:	97 1e       	adc	r9, r23
    11c2:	f4 01       	movw	r30, r8
    11c4:	e2 80       	ldd	r14, Z+2	; 0x02
    11c6:	f3 80       	ldd	r15, Z+3	; 0x03
    11c8:	f7 01       	movw	r30, r14
    11ca:	f0 80       	ld	r15, Z
    11cc:	f0 fe       	sbrs	r15, 0
    11ce:	0a c0       	rjmp	.+20     	; 0x11e4 <qtm_key_sensors_process+0x710>
    11d0:	f4 01       	movw	r30, r8
    11d2:	a0 82       	st	Z, r10
    11d4:	ec 81       	ldd	r30, Y+4	; 0x04
    11d6:	fd 81       	ldd	r31, Y+5	; 0x05
    11d8:	e6 0f       	add	r30, r22
    11da:	f7 1f       	adc	r31, r23
    11dc:	02 80       	ldd	r0, Z+2	; 0x02
    11de:	f3 81       	ldd	r31, Z+3	; 0x03
    11e0:	e0 2d       	mov	r30, r0
    11e2:	b0 82       	st	Z, r11
    11e4:	0f 5f       	subi	r16, 0xFF	; 255
    11e6:	1f 4f       	sbci	r17, 0xFF	; 255
    11e8:	4d 5f       	subi	r20, 0xFD	; 253
    11ea:	5f 4f       	sbci	r21, 0xFF	; 255
    11ec:	d4 cf       	rjmp	.-88     	; 0x1196 <qtm_key_sensors_process+0x6c2>
    11ee:	11 96       	adiw	r26, 0x01	; 1
    11f0:	2d 5f       	subi	r18, 0xFD	; 253
    11f2:	3f 4f       	sbci	r19, 0xFF	; 255
    11f4:	34 cf       	rjmp	.-408    	; 0x105e <qtm_key_sensors_process+0x58a>
    11f6:	8b e0       	ldi	r24, 0x0B	; 11
    11f8:	df 91       	pop	r29
    11fa:	cf 91       	pop	r28
    11fc:	1f 91       	pop	r17
    11fe:	0f 91       	pop	r16
    1200:	ff 90       	pop	r15
    1202:	ef 90       	pop	r14
    1204:	df 90       	pop	r13
    1206:	cf 90       	pop	r12
    1208:	bf 90       	pop	r11
    120a:	af 90       	pop	r10
    120c:	9f 90       	pop	r9
    120e:	8f 90       	pop	r8
    1210:	7f 90       	pop	r7
    1212:	6f 90       	pop	r6
    1214:	5f 90       	pop	r5
    1216:	4f 90       	pop	r4
    1218:	3f 90       	pop	r3
    121a:	2f 90       	pop	r2
    121c:	08 95       	ret

0000121e <select_next_channel_to_measure>:
    121e:	80 91 51 3e 	lds	r24, 0x3E51	; 0x803e51 <current_measure_channel>
    1222:	90 91 52 3e 	lds	r25, 0x3E52	; 0x803e52 <current_measure_channel+0x1>
    1226:	a0 91 8d 3e 	lds	r26, 0x3E8D	; 0x803e8d <qtm_acquisition_control_working_set_ptr>
    122a:	b0 91 8e 3e 	lds	r27, 0x3E8E	; 0x803e8e <qtm_acquisition_control_working_set_ptr+0x1>
    122e:	ed 91       	ld	r30, X+
    1230:	fc 91       	ld	r31, X
    1232:	11 97       	sbiw	r26, 0x01	; 1
    1234:	40 81       	ld	r20, Z
    1236:	51 81       	ldd	r21, Z+1	; 0x01
    1238:	25 e0       	ldi	r18, 0x05	; 5
    123a:	28 9f       	mul	r18, r24
    123c:	b0 01       	movw	r22, r0
    123e:	29 9f       	mul	r18, r25
    1240:	70 0d       	add	r23, r0
    1242:	11 24       	eor	r1, r1
    1244:	20 e0       	ldi	r18, 0x00	; 0
    1246:	30 e0       	ldi	r19, 0x00	; 0
    1248:	84 17       	cp	r24, r20
    124a:	95 07       	cpc	r25, r21
    124c:	a8 f4       	brcc	.+42     	; 0x1278 <select_next_channel_to_measure+0x5a>
    124e:	14 96       	adiw	r26, 0x04	; 4
    1250:	ed 91       	ld	r30, X+
    1252:	fc 91       	ld	r31, X
    1254:	15 97       	sbiw	r26, 0x05	; 5
    1256:	e2 0f       	add	r30, r18
    1258:	f3 1f       	adc	r31, r19
    125a:	e6 0f       	add	r30, r22
    125c:	f7 1f       	adc	r31, r23
    125e:	e0 81       	ld	r30, Z
    1260:	2b 5f       	subi	r18, 0xFB	; 251
    1262:	3f 4f       	sbci	r19, 0xFF	; 255
    1264:	e0 fd       	sbrc	r30, 0
    1266:	02 c0       	rjmp	.+4      	; 0x126c <select_next_channel_to_measure+0x4e>
    1268:	01 96       	adiw	r24, 0x01	; 1
    126a:	ee cf       	rjmp	.-36     	; 0x1248 <select_next_channel_to_measure+0x2a>
    126c:	80 93 51 3e 	sts	0x3E51, r24	; 0x803e51 <current_measure_channel>
    1270:	90 93 52 3e 	sts	0x3E52, r25	; 0x803e52 <current_measure_channel+0x1>
    1274:	80 e0       	ldi	r24, 0x00	; 0
    1276:	08 95       	ret
    1278:	10 92 51 3e 	sts	0x3E51, r1	; 0x803e51 <current_measure_channel>
    127c:	10 92 52 3e 	sts	0x3E52, r1	; 0x803e52 <current_measure_channel+0x1>
    1280:	81 e0       	ldi	r24, 0x01	; 1
    1282:	08 95       	ret

00001284 <qtm_measure_node>:
    1284:	bc 01       	movw	r22, r24
    1286:	e0 91 8d 3e 	lds	r30, 0x3E8D	; 0x803e8d <qtm_acquisition_control_working_set_ptr>
    128a:	f0 91 8e 3e 	lds	r31, 0x3E8E	; 0x803e8e <qtm_acquisition_control_working_set_ptr+0x1>
    128e:	86 e0       	ldi	r24, 0x06	; 6
    1290:	86 9f       	mul	r24, r22
    1292:	90 01       	movw	r18, r0
    1294:	87 9f       	mul	r24, r23
    1296:	30 0d       	add	r19, r0
    1298:	11 24       	eor	r1, r1
    129a:	a2 81       	ldd	r26, Z+2	; 0x02
    129c:	b3 81       	ldd	r27, Z+3	; 0x03
    129e:	a2 0f       	add	r26, r18
    12a0:	b3 1f       	adc	r27, r19
    12a2:	11 96       	adiw	r26, 0x01	; 1
    12a4:	8c 91       	ld	r24, X
    12a6:	80 93 2a 06 	sts	0x062A, r24	; 0x80062a <gain_setting_int_cap+0x7f6a8e>
    12aa:	a2 81       	ldd	r26, Z+2	; 0x02
    12ac:	b3 81       	ldd	r27, Z+3	; 0x03
    12ae:	a2 0f       	add	r26, r18
    12b0:	b3 1f       	adc	r27, r19
    12b2:	8c 91       	ld	r24, X
    12b4:	80 93 26 06 	sts	0x0626, r24	; 0x800626 <gain_setting_int_cap+0x7f6a8a>
    12b8:	95 e0       	ldi	r25, 0x05	; 5
    12ba:	96 9f       	mul	r25, r22
    12bc:	a0 01       	movw	r20, r0
    12be:	97 9f       	mul	r25, r23
    12c0:	50 0d       	add	r21, r0
    12c2:	11 24       	eor	r1, r1
    12c4:	a4 81       	ldd	r26, Z+4	; 0x04
    12c6:	b5 81       	ldd	r27, Z+5	; 0x05
    12c8:	a4 0f       	add	r26, r20
    12ca:	b5 1f       	adc	r27, r21
    12cc:	13 96       	adiw	r26, 0x03	; 3
    12ce:	8c 91       	ld	r24, X
    12d0:	80 93 1a 06 	sts	0x061A, r24	; 0x80061a <gain_setting_int_cap+0x7f6a7e>
    12d4:	a4 81       	ldd	r26, Z+4	; 0x04
    12d6:	b5 81       	ldd	r27, Z+5	; 0x05
    12d8:	a4 0f       	add	r26, r20
    12da:	b5 1f       	adc	r27, r21
    12dc:	14 96       	adiw	r26, 0x04	; 4
    12de:	8c 91       	ld	r24, X
    12e0:	80 93 1b 06 	sts	0x061B, r24	; 0x80061b <gain_setting_int_cap+0x7f6a7f>
    12e4:	a4 81       	ldd	r26, Z+4	; 0x04
    12e6:	b5 81       	ldd	r27, Z+5	; 0x05
    12e8:	a4 0f       	add	r26, r20
    12ea:	b5 1f       	adc	r27, r21
    12ec:	8c 91       	ld	r24, X
    12ee:	81 fd       	sbrc	r24, 1
    12f0:	9c 93       	st	X, r25
    12f2:	84 81       	ldd	r24, Z+4	; 0x04
    12f4:	95 81       	ldd	r25, Z+5	; 0x05
    12f6:	dc 01       	movw	r26, r24
    12f8:	a4 0f       	add	r26, r20
    12fa:	b5 1f       	adc	r27, r21
    12fc:	8c 91       	ld	r24, X
    12fe:	8c 71       	andi	r24, 0x1C	; 28
    1300:	69 f4       	brne	.+26     	; 0x131c <qtm_measure_node+0x98>
    1302:	a2 81       	ldd	r26, Z+2	; 0x02
    1304:	b3 81       	ldd	r27, Z+3	; 0x03
    1306:	a2 0f       	add	r26, r18
    1308:	b3 1f       	adc	r27, r19
    130a:	14 96       	adiw	r26, 0x04	; 4
    130c:	ac 91       	ld	r26, X
    130e:	a2 95       	swap	r26
    1310:	af 70       	andi	r26, 0x0F	; 15
    1312:	b0 e0       	ldi	r27, 0x00	; 0
    1314:	a4 56       	subi	r26, 0x64	; 100
    1316:	b4 46       	sbci	r27, 0x64	; 100
    1318:	8c 91       	ld	r24, X
    131a:	01 c0       	rjmp	.+2      	; 0x131e <qtm_measure_node+0x9a>
    131c:	8f e3       	ldi	r24, 0x3F	; 63
    131e:	80 93 1c 06 	sts	0x061C, r24	; 0x80061c <gain_setting_int_cap+0x7f6a80>
    1322:	a2 81       	ldd	r26, Z+2	; 0x02
    1324:	b3 81       	ldd	r27, Z+3	; 0x03
    1326:	a2 0f       	add	r26, r18
    1328:	b3 1f       	adc	r27, r19
    132a:	12 96       	adiw	r26, 0x02	; 2
    132c:	8c 91       	ld	r24, X
    132e:	8b 31       	cpi	r24, 0x1B	; 27
    1330:	10 f4       	brcc	.+4      	; 0x1336 <qtm_measure_node+0xb2>
    1332:	8c 5f       	subi	r24, 0xFC	; 252
    1334:	01 c0       	rjmp	.+2      	; 0x1338 <qtm_measure_node+0xb4>
    1336:	8f e1       	ldi	r24, 0x1F	; 31
    1338:	80 93 05 06 	sts	0x0605, r24	; 0x800605 <gain_setting_int_cap+0x7f6a69>
    133c:	a2 81       	ldd	r26, Z+2	; 0x02
    133e:	b3 81       	ldd	r27, Z+3	; 0x03
    1340:	a2 0f       	add	r26, r18
    1342:	b3 1f       	adc	r27, r19
    1344:	15 96       	adiw	r26, 0x05	; 5
    1346:	8c 91       	ld	r24, X
    1348:	80 93 01 06 	sts	0x0601, r24	; 0x800601 <gain_setting_int_cap+0x7f6a65>
    134c:	a2 81       	ldd	r26, Z+2	; 0x02
    134e:	b3 81       	ldd	r27, Z+3	; 0x03
    1350:	a2 0f       	add	r26, r18
    1352:	b3 1f       	adc	r27, r19
    1354:	13 96       	adiw	r26, 0x03	; 3
    1356:	8c 91       	ld	r24, X
    1358:	82 95       	swap	r24
    135a:	8f 70       	andi	r24, 0x0F	; 15
    135c:	80 93 19 06 	sts	0x0619, r24	; 0x800619 <gain_setting_int_cap+0x7f6a7d>
    1360:	82 81       	ldd	r24, Z+2	; 0x02
    1362:	93 81       	ldd	r25, Z+3	; 0x03
    1364:	fc 01       	movw	r30, r24
    1366:	e2 0f       	add	r30, r18
    1368:	f3 1f       	adc	r31, r19
    136a:	83 81       	ldd	r24, Z+3	; 0x03
    136c:	8f 70       	andi	r24, 0x0F	; 15
    136e:	80 61       	ori	r24, 0x10	; 16
    1370:	80 93 02 06 	sts	0x0602, r24	; 0x800602 <gain_setting_int_cap+0x7f6a66>
    1374:	80 91 18 06 	lds	r24, 0x0618	; 0x800618 <gain_setting_int_cap+0x7f6a7c>
    1378:	83 60       	ori	r24, 0x03	; 3
    137a:	80 93 18 06 	sts	0x0618, r24	; 0x800618 <gain_setting_int_cap+0x7f6a7c>
    137e:	81 e8       	ldi	r24, 0x81	; 129
    1380:	80 93 00 06 	sts	0x0600, r24	; 0x800600 <gain_setting_int_cap+0x7f6a64>
    1384:	81 e0       	ldi	r24, 0x01	; 1
    1386:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <gain_setting_int_cap+0x7f6a6c>
    138a:	08 95       	ret

0000138c <qtm_acquisition_process>:
    138c:	3f 92       	push	r3
    138e:	4f 92       	push	r4
    1390:	5f 92       	push	r5
    1392:	6f 92       	push	r6
    1394:	7f 92       	push	r7
    1396:	8f 92       	push	r8
    1398:	9f 92       	push	r9
    139a:	af 92       	push	r10
    139c:	bf 92       	push	r11
    139e:	cf 92       	push	r12
    13a0:	df 92       	push	r13
    13a2:	ef 92       	push	r14
    13a4:	ff 92       	push	r15
    13a6:	0f 93       	push	r16
    13a8:	1f 93       	push	r17
    13aa:	cf 93       	push	r28
    13ac:	df 93       	push	r29
    13ae:	80 91 50 3e 	lds	r24, 0x3E50	; 0x803e50 <touch_seq_lib_state>
    13b2:	88 23       	and	r24, r24
    13b4:	09 f4       	brne	.+2      	; 0x13b8 <qtm_acquisition_process+0x2c>
    13b6:	48 c1       	rjmp	.+656    	; 0x1648 <qtm_acquisition_process+0x2bc>
    13b8:	a0 91 8d 3e 	lds	r26, 0x3E8D	; 0x803e8d <qtm_acquisition_control_working_set_ptr>
    13bc:	b0 91 8e 3e 	lds	r27, 0x3E8E	; 0x803e8e <qtm_acquisition_control_working_set_ptr+0x1>
    13c0:	c0 90 8f 3e 	lds	r12, 0x3E8F	; 0x803e8f <qtm_raw_data_measurements_ptr>
    13c4:	d0 90 90 3e 	lds	r13, 0x3E90	; 0x803e90 <qtm_raw_data_measurements_ptr+0x1>
    13c8:	00 e0       	ldi	r16, 0x00	; 0
    13ca:	10 e0       	ldi	r17, 0x00	; 0
    13cc:	60 e0       	ldi	r22, 0x00	; 0
    13ce:	70 e0       	ldi	r23, 0x00	; 0
    13d0:	e1 2c       	mov	r14, r1
    13d2:	f1 2c       	mov	r15, r1
    13d4:	80 e0       	ldi	r24, 0x00	; 0
    13d6:	33 24       	eor	r3, r3
    13d8:	33 94       	inc	r3
    13da:	d1 e8       	ldi	r29, 0x81	; 129
    13dc:	4d 2e       	mov	r4, r29
    13de:	88 24       	eor	r8, r8
    13e0:	8a 94       	dec	r8
    13e2:	99 24       	eor	r9, r9
    13e4:	93 94       	inc	r9
    13e6:	6d 90       	ld	r6, X+
    13e8:	7c 90       	ld	r7, X
    13ea:	11 97       	sbiw	r26, 0x01	; 1
    13ec:	f3 01       	movw	r30, r6
    13ee:	20 81       	ld	r18, Z
    13f0:	31 81       	ldd	r19, Z+1	; 0x01
    13f2:	e2 16       	cp	r14, r18
    13f4:	f3 06       	cpc	r15, r19
    13f6:	08 f0       	brcs	.+2      	; 0x13fa <qtm_acquisition_process+0x6e>
    13f8:	23 c1       	rjmp	.+582    	; 0x1640 <qtm_acquisition_process+0x2b4>
    13fa:	e6 01       	movw	r28, r12
    13fc:	29 91       	ld	r18, Y+
    13fe:	39 91       	ld	r19, Y+
    1400:	6e 01       	movw	r12, r28
    1402:	14 96       	adiw	r26, 0x04	; 4
    1404:	ed 91       	ld	r30, X+
    1406:	fc 91       	ld	r31, X
    1408:	15 97       	sbiw	r26, 0x05	; 5
    140a:	e6 0f       	add	r30, r22
    140c:	f7 1f       	adc	r31, r23
    140e:	40 81       	ld	r20, Z
    1410:	4c 71       	andi	r20, 0x1C	; 28
    1412:	50 e0       	ldi	r21, 0x00	; 0
    1414:	56 95       	lsr	r21
    1416:	47 95       	ror	r20
    1418:	56 95       	lsr	r21
    141a:	47 95       	ror	r20
    141c:	41 15       	cp	r20, r1
    141e:	51 05       	cpc	r21, r1
    1420:	21 f0       	breq	.+8      	; 0x142a <qtm_acquisition_process+0x9e>
    1422:	41 30       	cpi	r20, 0x01	; 1
    1424:	51 05       	cpc	r21, r1
    1426:	b9 f0       	breq	.+46     	; 0x1456 <qtm_acquisition_process+0xca>
    1428:	02 c1       	rjmp	.+516    	; 0x162e <qtm_acquisition_process+0x2a2>
    142a:	12 96       	adiw	r26, 0x02	; 2
    142c:	cd 91       	ld	r28, X+
    142e:	dc 91       	ld	r29, X
    1430:	13 97       	sbiw	r26, 0x03	; 3
    1432:	c0 0f       	add	r28, r16
    1434:	d1 1f       	adc	r29, r17
    1436:	4c 81       	ldd	r20, Y+4	; 0x04
    1438:	4f 70       	andi	r20, 0x0F	; 15
    143a:	9d 81       	ldd	r25, Y+5	; 0x05
    143c:	49 17       	cp	r20, r25
    143e:	10 f4       	brcc	.+4      	; 0x1444 <qtm_acquisition_process+0xb8>
    1440:	94 1b       	sub	r25, r20
    1442:	01 c0       	rjmp	.+2      	; 0x1446 <qtm_acquisition_process+0xba>
    1444:	90 e0       	ldi	r25, 0x00	; 0
    1446:	02 c0       	rjmp	.+4      	; 0x144c <qtm_acquisition_process+0xc0>
    1448:	36 95       	lsr	r19
    144a:	27 95       	ror	r18
    144c:	9a 95       	dec	r25
    144e:	e2 f7       	brpl	.-8      	; 0x1448 <qtm_acquisition_process+0xbc>
    1450:	21 83       	std	Z+1, r18	; 0x01
    1452:	32 83       	std	Z+2, r19	; 0x02
    1454:	ed c0       	rjmp	.+474    	; 0x1630 <qtm_acquisition_process+0x2a4>
    1456:	12 96       	adiw	r26, 0x02	; 2
    1458:	4d 91       	ld	r20, X+
    145a:	5c 91       	ld	r21, X
    145c:	13 97       	sbiw	r26, 0x03	; 3
    145e:	40 0f       	add	r20, r16
    1460:	51 1f       	adc	r21, r17
    1462:	ea 01       	movw	r28, r20
    1464:	0d 80       	ldd	r0, Y+5	; 0x05
    1466:	02 c0       	rjmp	.+4      	; 0x146c <qtm_acquisition_process+0xe0>
    1468:	36 95       	lsr	r19
    146a:	27 95       	ror	r18
    146c:	0a 94       	dec	r0
    146e:	e2 f7       	brpl	.-8      	; 0x1468 <qtm_acquisition_process+0xdc>
    1470:	21 83       	std	Z+1, r18	; 0x01
    1472:	32 83       	std	Z+2, r19	; 0x02
    1474:	a3 80       	ldd	r10, Z+3	; 0x03
    1476:	b4 80       	ldd	r11, Z+4	; 0x04
    1478:	21 15       	cp	r18, r1
    147a:	d2 e0       	ldi	r29, 0x02	; 2
    147c:	3d 07       	cpc	r19, r29
    147e:	20 f0       	brcs	.+8      	; 0x1488 <qtm_acquisition_process+0xfc>
    1480:	2f 5f       	subi	r18, 0xFF	; 255
    1482:	31 40       	sbci	r19, 0x01	; 1
    1484:	91 e0       	ldi	r25, 0x01	; 1
    1486:	05 c0       	rjmp	.+10     	; 0x1492 <qtm_acquisition_process+0x106>
    1488:	a4 01       	movw	r20, r8
    148a:	42 1b       	sub	r20, r18
    148c:	53 0b       	sbc	r21, r19
    148e:	9a 01       	movw	r18, r20
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	e3 01       	movw	r28, r6
    1494:	5a 80       	ldd	r5, Y+2	; 0x02
    1496:	d0 e4       	ldi	r29, 0x40	; 64
    1498:	5d 12       	cpse	r5, r29
    149a:	05 c0       	rjmp	.+10     	; 0x14a6 <qtm_acquisition_process+0x11a>
    149c:	36 95       	lsr	r19
    149e:	27 95       	ror	r18
    14a0:	99 23       	and	r25, r25
    14a2:	19 f0       	breq	.+6      	; 0x14aa <qtm_acquisition_process+0x11e>
    14a4:	09 c0       	rjmp	.+18     	; 0x14b8 <qtm_acquisition_process+0x12c>
    14a6:	99 23       	and	r25, r25
    14a8:	39 f0       	breq	.+14     	; 0x14b8 <qtm_acquisition_process+0x12c>
    14aa:	4f ef       	ldi	r20, 0xFF	; 255
    14ac:	a4 16       	cp	r10, r20
    14ae:	b4 06       	cpc	r11, r20
    14b0:	31 f4       	brne	.+12     	; 0x14be <qtm_acquisition_process+0x132>
    14b2:	40 82       	st	Z, r4
    14b4:	8e e0       	ldi	r24, 0x0E	; 14
    14b6:	07 c0       	rjmp	.+14     	; 0x14c6 <qtm_acquisition_process+0x13a>
    14b8:	77 24       	eor	r7, r7
    14ba:	73 94       	inc	r7
    14bc:	01 c0       	rjmp	.+2      	; 0x14c0 <qtm_acquisition_process+0x134>
    14be:	71 2c       	mov	r7, r1
    14c0:	2a 30       	cpi	r18, 0x0A	; 10
    14c2:	31 05       	cpc	r19, r1
    14c4:	90 f4       	brcc	.+36     	; 0x14ea <qtm_acquisition_process+0x15e>
    14c6:	14 96       	adiw	r26, 0x04	; 4
    14c8:	ed 91       	ld	r30, X+
    14ca:	fc 91       	ld	r31, X
    14cc:	15 97       	sbiw	r26, 0x05	; 5
    14ce:	e6 0f       	add	r30, r22
    14d0:	f7 1f       	adc	r31, r23
    14d2:	90 81       	ld	r25, Z
    14d4:	97 ff       	sbrs	r25, 7
    14d6:	30 82       	st	Z, r3
    14d8:	14 96       	adiw	r26, 0x04	; 4
    14da:	ed 91       	ld	r30, X+
    14dc:	fc 91       	ld	r31, X
    14de:	15 97       	sbiw	r26, 0x05	; 5
    14e0:	e6 0f       	add	r30, r22
    14e2:	f7 1f       	adc	r31, r23
    14e4:	a3 82       	std	Z+3, r10	; 0x03
    14e6:	b4 82       	std	Z+4, r11	; 0x04
    14e8:	a3 c0       	rjmp	.+326    	; 0x1630 <qtm_acquisition_process+0x2a4>
    14ea:	e5 01       	movw	r28, r10
    14ec:	cd 2f       	mov	r28, r29
    14ee:	dd 27       	eor	r29, r29
    14f0:	c2 95       	swap	r28
    14f2:	cf 70       	andi	r28, 0x0F	; 15
    14f4:	9c 2f       	mov	r25, r28
    14f6:	a5 01       	movw	r20, r10
    14f8:	44 27       	eor	r20, r20
    14fa:	5f 70       	andi	r21, 0x0F	; 15
    14fc:	65 2e       	mov	r6, r21
    14fe:	a5 01       	movw	r20, r10
    1500:	40 7f       	andi	r20, 0xF0	; 240
    1502:	55 27       	eor	r21, r21
    1504:	52 95       	swap	r21
    1506:	42 95       	swap	r20
    1508:	4f 70       	andi	r20, 0x0F	; 15
    150a:	45 27       	eor	r20, r21
    150c:	5f 70       	andi	r21, 0x0F	; 15
    150e:	45 27       	eor	r20, r21
    1510:	5a 2d       	mov	r21, r10
    1512:	5f 70       	andi	r21, 0x0F	; 15
    1514:	a5 2e       	mov	r10, r21
    1516:	c4 30       	cpi	r28, 0x04	; 4
    1518:	30 f0       	brcs	.+12     	; 0x1526 <qtm_acquisition_process+0x19a>
    151a:	93 70       	andi	r25, 0x03	; 3
    151c:	d6 95       	lsr	r29
    151e:	c7 95       	ror	r28
    1520:	d6 95       	lsr	r29
    1522:	c7 95       	ror	r28
    1524:	9c 0f       	add	r25, r28
    1526:	71 10       	cpse	r7, r1
    1528:	3c c0       	rjmp	.+120    	; 0x15a2 <qtm_acquisition_process+0x216>
    152a:	50 e8       	ldi	r21, 0x80	; 128
    152c:	55 0d       	add	r21, r5
    152e:	52 30       	cpi	r21, 0x02	; 2
    1530:	10 f4       	brcc	.+4      	; 0x1536 <qtm_acquisition_process+0x1aa>
    1532:	56 e0       	ldi	r21, 0x06	; 6
    1534:	07 c0       	rjmp	.+14     	; 0x1544 <qtm_acquisition_process+0x1b8>
    1536:	53 e0       	ldi	r21, 0x03	; 3
    1538:	05 c0       	rjmp	.+10     	; 0x1544 <qtm_acquisition_process+0x1b8>
    153a:	95 17       	cp	r25, r21
    153c:	68 f4       	brcc	.+26     	; 0x1558 <qtm_acquisition_process+0x1cc>
    153e:	9f 5f       	subi	r25, 0xFF	; 255
    1540:	2f 5c       	subi	r18, 0xCF	; 207
    1542:	31 09       	sbc	r19, r1
    1544:	20 3d       	cpi	r18, 0xD0	; 208
    1546:	31 05       	cpc	r19, r1
    1548:	c0 f7       	brcc	.-16     	; 0x153a <qtm_acquisition_process+0x1ae>
    154a:	06 c0       	rjmp	.+12     	; 0x1558 <qtm_acquisition_process+0x1cc>
    154c:	cf e0       	ldi	r28, 0x0F	; 15
    154e:	6c 16       	cp	r6, r28
    1550:	49 f0       	breq	.+18     	; 0x1564 <qtm_acquisition_process+0x1d8>
    1552:	63 94       	inc	r6
    1554:	25 51       	subi	r18, 0x15	; 21
    1556:	31 09       	sbc	r19, r1
    1558:	26 31       	cpi	r18, 0x16	; 22
    155a:	31 05       	cpc	r19, r1
    155c:	b8 f7       	brcc	.-18     	; 0x154c <qtm_acquisition_process+0x1c0>
    155e:	df e0       	ldi	r29, 0x0F	; 15
    1560:	6d 12       	cpse	r6, r29
    1562:	0e c0       	rjmp	.+28     	; 0x1580 <qtm_acquisition_process+0x1f4>
    1564:	95 17       	cp	r25, r21
    1566:	20 f4       	brcc	.+8      	; 0x1570 <qtm_acquisition_process+0x1e4>
    1568:	9f 5f       	subi	r25, 0xFF	; 255
    156a:	d5 e0       	ldi	r29, 0x05	; 5
    156c:	6d 2e       	mov	r6, r29
    156e:	08 c0       	rjmp	.+16     	; 0x1580 <qtm_acquisition_process+0x1f4>
    1570:	cf e0       	ldi	r28, 0x0F	; 15
    1572:	6c 2e       	mov	r6, r28
    1574:	05 c0       	rjmp	.+10     	; 0x1580 <qtm_acquisition_process+0x1f4>
    1576:	4f 30       	cpi	r20, 0x0F	; 15
    1578:	49 f0       	breq	.+18     	; 0x158c <qtm_acquisition_process+0x200>
    157a:	4f 5f       	subi	r20, 0xFF	; 255
    157c:	22 50       	subi	r18, 0x02	; 2
    157e:	31 09       	sbc	r19, r1
    1580:	23 30       	cpi	r18, 0x03	; 3
    1582:	31 05       	cpc	r19, r1
    1584:	c0 f7       	brcc	.-16     	; 0x1576 <qtm_acquisition_process+0x1ea>
    1586:	4f 30       	cpi	r20, 0x0F	; 15
    1588:	09 f0       	breq	.+2      	; 0x158c <qtm_acquisition_process+0x200>
    158a:	65 c0       	rjmp	.+202    	; 0x1656 <qtm_acquisition_process+0x2ca>
    158c:	4f e0       	ldi	r20, 0x0F	; 15
    158e:	64 16       	cp	r6, r20
    1590:	81 f1       	breq	.+96     	; 0x15f2 <qtm_acquisition_process+0x266>
    1592:	63 94       	inc	r6
    1594:	45 e0       	ldi	r20, 0x05	; 5
    1596:	5f c0       	rjmp	.+190    	; 0x1656 <qtm_acquisition_process+0x2ca>
    1598:	99 23       	and	r25, r25
    159a:	61 f0       	breq	.+24     	; 0x15b4 <qtm_acquisition_process+0x228>
    159c:	91 50       	subi	r25, 0x01	; 1
    159e:	2f 5c       	subi	r18, 0xCF	; 207
    15a0:	31 09       	sbc	r19, r1
    15a2:	20 3d       	cpi	r18, 0xD0	; 208
    15a4:	31 05       	cpc	r19, r1
    15a6:	c0 f7       	brcc	.-16     	; 0x1598 <qtm_acquisition_process+0x20c>
    15a8:	05 c0       	rjmp	.+10     	; 0x15b4 <qtm_acquisition_process+0x228>
    15aa:	66 20       	and	r6, r6
    15ac:	41 f0       	breq	.+16     	; 0x15be <qtm_acquisition_process+0x232>
    15ae:	6a 94       	dec	r6
    15b0:	25 51       	subi	r18, 0x15	; 21
    15b2:	31 09       	sbc	r19, r1
    15b4:	26 31       	cpi	r18, 0x16	; 22
    15b6:	31 05       	cpc	r19, r1
    15b8:	c0 f7       	brcc	.-16     	; 0x15aa <qtm_acquisition_process+0x21e>
    15ba:	61 10       	cpse	r6, r1
    15bc:	0d c0       	rjmp	.+26     	; 0x15d8 <qtm_acquisition_process+0x24c>
    15be:	99 23       	and	r25, r25
    15c0:	21 f0       	breq	.+8      	; 0x15ca <qtm_acquisition_process+0x23e>
    15c2:	91 50       	subi	r25, 0x01	; 1
    15c4:	5a e0       	ldi	r21, 0x0A	; 10
    15c6:	65 2e       	mov	r6, r21
    15c8:	07 c0       	rjmp	.+14     	; 0x15d8 <qtm_acquisition_process+0x24c>
    15ca:	61 2c       	mov	r6, r1
    15cc:	05 c0       	rjmp	.+10     	; 0x15d8 <qtm_acquisition_process+0x24c>
    15ce:	44 23       	and	r20, r20
    15d0:	41 f0       	breq	.+16     	; 0x15e2 <qtm_acquisition_process+0x256>
    15d2:	41 50       	subi	r20, 0x01	; 1
    15d4:	22 50       	subi	r18, 0x02	; 2
    15d6:	31 09       	sbc	r19, r1
    15d8:	23 30       	cpi	r18, 0x03	; 3
    15da:	31 05       	cpc	r19, r1
    15dc:	c0 f7       	brcc	.-16     	; 0x15ce <qtm_acquisition_process+0x242>
    15de:	41 11       	cpse	r20, r1
    15e0:	10 c0       	rjmp	.+32     	; 0x1602 <qtm_acquisition_process+0x276>
    15e2:	66 20       	and	r6, r6
    15e4:	e9 f1       	breq	.+122    	; 0x1660 <qtm_acquisition_process+0x2d4>
    15e6:	6a 94       	dec	r6
    15e8:	4a e0       	ldi	r20, 0x0A	; 10
    15ea:	23 30       	cpi	r18, 0x03	; 3
    15ec:	31 05       	cpc	r19, r1
    15ee:	c8 f6       	brcc	.-78     	; 0x15a2 <qtm_acquisition_process+0x216>
    15f0:	08 c0       	rjmp	.+16     	; 0x1602 <qtm_acquisition_process+0x276>
    15f2:	59 13       	cpse	r21, r25
    15f4:	2f c0       	rjmp	.+94     	; 0x1654 <qtm_acquisition_process+0x2c8>
    15f6:	23 30       	cpi	r18, 0x03	; 3
    15f8:	31 05       	cpc	r19, r1
    15fa:	40 f1       	brcs	.+80     	; 0x164c <qtm_acquisition_process+0x2c0>
    15fc:	4f e0       	ldi	r20, 0x0F	; 15
    15fe:	a4 2e       	mov	r10, r20
    1600:	4f e0       	ldi	r20, 0x0F	; 15
    1602:	94 30       	cpi	r25, 0x04	; 4
    1604:	18 f0       	brcs	.+6      	; 0x160c <qtm_acquisition_process+0x280>
    1606:	99 0f       	add	r25, r25
    1608:	99 0f       	add	r25, r25
    160a:	99 50       	subi	r25, 0x09	; 9
    160c:	c0 e1       	ldi	r28, 0x10	; 16
    160e:	4c 9f       	mul	r20, r28
    1610:	a0 01       	movw	r20, r0
    1612:	11 24       	eor	r1, r1
    1614:	56 29       	or	r21, r6
    1616:	4a 29       	or	r20, r10
    1618:	c9 2f       	mov	r28, r25
    161a:	d0 e0       	ldi	r29, 0x00	; 0
    161c:	dc 2f       	mov	r29, r28
    161e:	cc 27       	eor	r28, r28
    1620:	d2 95       	swap	r29
    1622:	d0 7f       	andi	r29, 0xF0	; 240
    1624:	4c 2b       	or	r20, r28
    1626:	5d 2b       	or	r21, r29
    1628:	43 83       	std	Z+3, r20	; 0x03
    162a:	54 83       	std	Z+4, r21	; 0x04
    162c:	01 c0       	rjmp	.+2      	; 0x1630 <qtm_acquisition_process+0x2a4>
    162e:	ff cf       	rjmp	.-2      	; 0x162e <qtm_acquisition_process+0x2a2>
    1630:	df ef       	ldi	r29, 0xFF	; 255
    1632:	ed 1a       	sub	r14, r29
    1634:	fd 0a       	sbc	r15, r29
    1636:	6b 5f       	subi	r22, 0xFB	; 251
    1638:	7f 4f       	sbci	r23, 0xFF	; 255
    163a:	0a 5f       	subi	r16, 0xFA	; 250
    163c:	1f 4f       	sbci	r17, 0xFF	; 255
    163e:	d3 ce       	rjmp	.-602    	; 0x13e6 <qtm_acquisition_process+0x5a>
    1640:	92 e0       	ldi	r25, 0x02	; 2
    1642:	90 93 50 3e 	sts	0x3E50, r25	; 0x803e50 <touch_seq_lib_state>
    1646:	0e c0       	rjmp	.+28     	; 0x1664 <qtm_acquisition_process+0x2d8>
    1648:	83 e0       	ldi	r24, 0x03	; 3
    164a:	0c c0       	rjmp	.+24     	; 0x1664 <qtm_acquisition_process+0x2d8>
    164c:	4f e0       	ldi	r20, 0x0F	; 15
    164e:	2f e0       	ldi	r18, 0x0F	; 15
    1650:	a2 2e       	mov	r10, r18
    1652:	d7 cf       	rjmp	.-82     	; 0x1602 <qtm_acquisition_process+0x276>
    1654:	4f e0       	ldi	r20, 0x0F	; 15
    1656:	23 30       	cpi	r18, 0x03	; 3
    1658:	31 05       	cpc	r19, r1
    165a:	08 f0       	brcs	.+2      	; 0x165e <qtm_acquisition_process+0x2d2>
    165c:	73 cf       	rjmp	.-282    	; 0x1544 <qtm_acquisition_process+0x1b8>
    165e:	d1 cf       	rjmp	.-94     	; 0x1602 <qtm_acquisition_process+0x276>
    1660:	40 e0       	ldi	r20, 0x00	; 0
    1662:	cf cf       	rjmp	.-98     	; 0x1602 <qtm_acquisition_process+0x276>
    1664:	df 91       	pop	r29
    1666:	cf 91       	pop	r28
    1668:	1f 91       	pop	r17
    166a:	0f 91       	pop	r16
    166c:	ff 90       	pop	r15
    166e:	ef 90       	pop	r14
    1670:	df 90       	pop	r13
    1672:	cf 90       	pop	r12
    1674:	bf 90       	pop	r11
    1676:	af 90       	pop	r10
    1678:	9f 90       	pop	r9
    167a:	8f 90       	pop	r8
    167c:	7f 90       	pop	r7
    167e:	6f 90       	pop	r6
    1680:	5f 90       	pop	r5
    1682:	4f 90       	pop	r4
    1684:	3f 90       	pop	r3
    1686:	08 95       	ret

00001688 <qtm_ptc_init_acquisition_module>:
    1688:	cf 93       	push	r28
    168a:	dc 01       	movw	r26, r24
    168c:	89 2b       	or	r24, r25
    168e:	79 f1       	breq	.+94     	; 0x16ee <qtm_ptc_init_acquisition_module+0x66>
    1690:	ed 91       	ld	r30, X+
    1692:	fc 91       	ld	r31, X
    1694:	11 97       	sbiw	r26, 0x01	; 1
    1696:	60 81       	ld	r22, Z
    1698:	71 81       	ldd	r23, Z+1	; 0x01
    169a:	40 e0       	ldi	r20, 0x00	; 0
    169c:	50 e0       	ldi	r21, 0x00	; 0
    169e:	20 e0       	ldi	r18, 0x00	; 0
    16a0:	30 e0       	ldi	r19, 0x00	; 0
    16a2:	90 e0       	ldi	r25, 0x00	; 0
    16a4:	26 17       	cp	r18, r22
    16a6:	37 07       	cpc	r19, r23
    16a8:	79 f0       	breq	.+30     	; 0x16c8 <qtm_ptc_init_acquisition_module+0x40>
    16aa:	12 96       	adiw	r26, 0x02	; 2
    16ac:	ed 91       	ld	r30, X+
    16ae:	fc 91       	ld	r31, X
    16b0:	13 97       	sbiw	r26, 0x03	; 3
    16b2:	e4 0f       	add	r30, r20
    16b4:	f5 1f       	adc	r31, r21
    16b6:	c0 81       	ld	r28, Z
    16b8:	81 81       	ldd	r24, Z+1	; 0x01
    16ba:	8c 2b       	or	r24, r28
    16bc:	98 2b       	or	r25, r24
    16be:	2f 5f       	subi	r18, 0xFF	; 255
    16c0:	3f 4f       	sbci	r19, 0xFF	; 255
    16c2:	4a 5f       	subi	r20, 0xFA	; 250
    16c4:	5f 4f       	sbci	r21, 0xFF	; 255
    16c6:	ee cf       	rjmp	.-36     	; 0x16a4 <qtm_ptc_init_acquisition_module+0x1c>
    16c8:	99 23       	and	r25, r25
    16ca:	99 f0       	breq	.+38     	; 0x16f2 <qtm_ptc_init_acquisition_module+0x6a>
    16cc:	80 91 50 3e 	lds	r24, 0x3E50	; 0x803e50 <touch_seq_lib_state>
    16d0:	81 11       	cpse	r24, r1
    16d2:	06 c0       	rjmp	.+12     	; 0x16e0 <qtm_ptc_init_acquisition_module+0x58>
    16d4:	90 93 22 06 	sts	0x0622, r25	; 0x800622 <gain_setting_int_cap+0x7f6a86>
    16d8:	81 e0       	ldi	r24, 0x01	; 1
    16da:	80 93 50 3e 	sts	0x3E50, r24	; 0x803e50 <touch_seq_lib_state>
    16de:	05 c0       	rjmp	.+10     	; 0x16ea <qtm_ptc_init_acquisition_module+0x62>
    16e0:	80 91 22 06 	lds	r24, 0x0622	; 0x800622 <gain_setting_int_cap+0x7f6a86>
    16e4:	98 2b       	or	r25, r24
    16e6:	90 93 22 06 	sts	0x0622, r25	; 0x800622 <gain_setting_int_cap+0x7f6a86>
    16ea:	80 e0       	ldi	r24, 0x00	; 0
    16ec:	03 c0       	rjmp	.+6      	; 0x16f4 <qtm_ptc_init_acquisition_module+0x6c>
    16ee:	8b e0       	ldi	r24, 0x0B	; 11
    16f0:	01 c0       	rjmp	.+2      	; 0x16f4 <qtm_ptc_init_acquisition_module+0x6c>
    16f2:	82 e0       	ldi	r24, 0x02	; 2
    16f4:	cf 91       	pop	r28
    16f6:	08 95       	ret

000016f8 <qtm_ptc_qtlib_assign_signal_memory>:
    16f8:	00 97       	sbiw	r24, 0x00	; 0
    16fa:	31 f0       	breq	.+12     	; 0x1708 <qtm_ptc_qtlib_assign_signal_memory+0x10>
    16fc:	80 93 8f 3e 	sts	0x3E8F, r24	; 0x803e8f <qtm_raw_data_measurements_ptr>
    1700:	90 93 90 3e 	sts	0x3E90, r25	; 0x803e90 <qtm_raw_data_measurements_ptr+0x1>
    1704:	80 e0       	ldi	r24, 0x00	; 0
    1706:	08 95       	ret
    1708:	8b e0       	ldi	r24, 0x0B	; 11
    170a:	08 95       	ret

0000170c <qtm_ptc_start_measurement_seq>:
    170c:	61 15       	cp	r22, r1
    170e:	71 05       	cpc	r23, r1
    1710:	91 f1       	breq	.+100    	; 0x1776 <qtm_ptc_start_measurement_seq+0x6a>
    1712:	00 97       	sbiw	r24, 0x00	; 0
    1714:	81 f1       	breq	.+96     	; 0x1776 <qtm_ptc_start_measurement_seq+0x6a>
    1716:	20 91 50 3e 	lds	r18, 0x3E50	; 0x803e50 <touch_seq_lib_state>
    171a:	22 23       	and	r18, r18
    171c:	71 f1       	breq	.+92     	; 0x177a <qtm_ptc_start_measurement_seq+0x6e>
    171e:	24 30       	cpi	r18, 0x04	; 4
    1720:	71 f1       	breq	.+92     	; 0x177e <qtm_ptc_start_measurement_seq+0x72>
    1722:	80 93 8d 3e 	sts	0x3E8D, r24	; 0x803e8d <qtm_acquisition_control_working_set_ptr>
    1726:	90 93 8e 3e 	sts	0x3E8E, r25	; 0x803e8e <qtm_acquisition_control_working_set_ptr+0x1>
    172a:	60 93 4e 3e 	sts	0x3E4E, r22	; 0x803e4e <ptc_seq_measure_complete_pointer>
    172e:	70 93 4f 3e 	sts	0x3E4F, r23	; 0x803e4f <ptc_seq_measure_complete_pointer+0x1>
    1732:	20 ec       	ldi	r18, 0xC0	; 192
    1734:	20 93 18 06 	sts	0x0618, r18	; 0x800618 <gain_setting_int_cap+0x7f6a7c>
    1738:	dc 01       	movw	r26, r24
    173a:	ed 91       	ld	r30, X+
    173c:	fc 91       	ld	r31, X
    173e:	22 81       	ldd	r18, Z+2	; 0x02
    1740:	20 34       	cpi	r18, 0x40	; 64
    1742:	21 f4       	brne	.+8      	; 0x174c <qtm_ptc_start_measurement_seq+0x40>
    1744:	20 91 18 06 	lds	r18, 0x0618	; 0x800618 <gain_setting_int_cap+0x7f6a7c>
    1748:	20 62       	ori	r18, 0x20	; 32
    174a:	05 c0       	rjmp	.+10     	; 0x1756 <qtm_ptc_start_measurement_seq+0x4a>
    174c:	20 38       	cpi	r18, 0x80	; 128
    174e:	41 f4       	brne	.+16     	; 0x1760 <qtm_ptc_start_measurement_seq+0x54>
    1750:	20 91 18 06 	lds	r18, 0x0618	; 0x800618 <gain_setting_int_cap+0x7f6a7c>
    1754:	28 62       	ori	r18, 0x28	; 40
    1756:	20 93 18 06 	sts	0x0618, r18	; 0x800618 <gain_setting_int_cap+0x7f6a7c>
    175a:	10 92 1e 06 	sts	0x061E, r1	; 0x80061e <gain_setting_int_cap+0x7f6a82>
    175e:	13 c0       	rjmp	.+38     	; 0x1786 <qtm_ptc_start_measurement_seq+0x7a>
    1760:	21 38       	cpi	r18, 0x81	; 129
    1762:	79 f4       	brne	.+30     	; 0x1782 <qtm_ptc_start_measurement_seq+0x76>
    1764:	20 91 18 06 	lds	r18, 0x0618	; 0x800618 <gain_setting_int_cap+0x7f6a7c>
    1768:	28 62       	ori	r18, 0x28	; 40
    176a:	20 93 18 06 	sts	0x0618, r18	; 0x800618 <gain_setting_int_cap+0x7f6a7c>
    176e:	26 e8       	ldi	r18, 0x86	; 134
    1770:	20 93 1e 06 	sts	0x061E, r18	; 0x80061e <gain_setting_int_cap+0x7f6a82>
    1774:	08 c0       	rjmp	.+16     	; 0x1786 <qtm_ptc_start_measurement_seq+0x7a>
    1776:	8b e0       	ldi	r24, 0x0B	; 11
    1778:	08 95       	ret
    177a:	83 e0       	ldi	r24, 0x03	; 3
    177c:	08 95       	ret
    177e:	81 e0       	ldi	r24, 0x01	; 1
    1780:	08 95       	ret
    1782:	82 e0       	ldi	r24, 0x02	; 2
    1784:	08 95       	ret
    1786:	10 92 00 06 	sts	0x0600, r1	; 0x800600 <gain_setting_int_cap+0x7f6a64>
    178a:	dc 01       	movw	r26, r24
    178c:	ed 91       	ld	r30, X+
    178e:	fc 91       	ld	r31, X
    1790:	84 81       	ldd	r24, Z+4	; 0x04
    1792:	80 31       	cpi	r24, 0x10	; 16
    1794:	08 f0       	brcs	.+2      	; 0x1798 <qtm_ptc_start_measurement_seq+0x8c>
    1796:	80 e1       	ldi	r24, 0x10	; 16
    1798:	80 93 03 06 	sts	0x0603, r24	; 0x800603 <gain_setting_int_cap+0x7f6a67>
    179c:	81 e0       	ldi	r24, 0x01	; 1
    179e:	80 93 0b 06 	sts	0x060B, r24	; 0x80060b <gain_setting_int_cap+0x7f6a6f>
    17a2:	80 93 0a 06 	sts	0x060A, r24	; 0x80060a <gain_setting_int_cap+0x7f6a6e>
    17a6:	80 93 3c 3e 	sts	0x3E3C, r24	; 0x803e3c <qtm_which_mode_current>
    17aa:	10 92 51 3e 	sts	0x3E51, r1	; 0x803e51 <current_measure_channel>
    17ae:	10 92 52 3e 	sts	0x3E52, r1	; 0x803e52 <current_measure_channel+0x1>
    17b2:	35 dd       	rcall	.-1430   	; 0x121e <select_next_channel_to_measure>
    17b4:	81 11       	cpse	r24, r1
    17b6:	0a c0       	rjmp	.+20     	; 0x17cc <qtm_ptc_start_measurement_seq+0xc0>
    17b8:	84 e0       	ldi	r24, 0x04	; 4
    17ba:	80 93 50 3e 	sts	0x3E50, r24	; 0x803e50 <touch_seq_lib_state>
    17be:	80 91 51 3e 	lds	r24, 0x3E51	; 0x803e51 <current_measure_channel>
    17c2:	90 91 52 3e 	lds	r25, 0x3E52	; 0x803e52 <current_measure_channel+0x1>
    17c6:	5e dd       	rcall	.-1348   	; 0x1284 <qtm_measure_node>
    17c8:	80 e0       	ldi	r24, 0x00	; 0
    17ca:	08 95       	ret
    17cc:	82 e0       	ldi	r24, 0x02	; 2
    17ce:	80 93 50 3e 	sts	0x3E50, r24	; 0x803e50 <touch_seq_lib_state>
    17d2:	08 95       	ret

000017d4 <qtm_enable_sensor_node>:
    17d4:	00 97       	sbiw	r24, 0x00	; 0
    17d6:	c9 f0       	breq	.+50     	; 0x180a <qtm_enable_sensor_node+0x36>
    17d8:	dc 01       	movw	r26, r24
    17da:	ed 91       	ld	r30, X+
    17dc:	fc 91       	ld	r31, X
    17de:	11 97       	sbiw	r26, 0x01	; 1
    17e0:	20 81       	ld	r18, Z
    17e2:	31 81       	ldd	r19, Z+1	; 0x01
    17e4:	26 17       	cp	r18, r22
    17e6:	37 07       	cpc	r19, r23
    17e8:	90 f0       	brcs	.+36     	; 0x180e <qtm_enable_sensor_node+0x3a>
    17ea:	45 e0       	ldi	r20, 0x05	; 5
    17ec:	46 9f       	mul	r20, r22
    17ee:	90 01       	movw	r18, r0
    17f0:	47 9f       	mul	r20, r23
    17f2:	30 0d       	add	r19, r0
    17f4:	11 24       	eor	r1, r1
    17f6:	14 96       	adiw	r26, 0x04	; 4
    17f8:	ed 91       	ld	r30, X+
    17fa:	fc 91       	ld	r31, X
    17fc:	15 97       	sbiw	r26, 0x05	; 5
    17fe:	e2 0f       	add	r30, r18
    1800:	f3 1f       	adc	r31, r19
    1802:	81 e0       	ldi	r24, 0x01	; 1
    1804:	80 83       	st	Z, r24
    1806:	80 e0       	ldi	r24, 0x00	; 0
    1808:	08 95       	ret
    180a:	8b e0       	ldi	r24, 0x0B	; 11
    180c:	08 95       	ret
    180e:	82 e0       	ldi	r24, 0x02	; 2
    1810:	08 95       	ret

00001812 <qtm_calibrate_sensor_node>:
    1812:	fc 01       	movw	r30, r24
    1814:	89 2b       	or	r24, r25
    1816:	d1 f1       	breq	.+116    	; 0x188c <qtm_calibrate_sensor_node+0x7a>
    1818:	a0 81       	ld	r26, Z
    181a:	b1 81       	ldd	r27, Z+1	; 0x01
    181c:	8d 91       	ld	r24, X+
    181e:	9c 91       	ld	r25, X
    1820:	11 97       	sbiw	r26, 0x01	; 1
    1822:	86 17       	cp	r24, r22
    1824:	97 07       	cpc	r25, r23
    1826:	a0 f1       	brcs	.+104    	; 0x1890 <qtm_calibrate_sensor_node+0x7e>
    1828:	12 96       	adiw	r26, 0x02	; 2
    182a:	9c 91       	ld	r25, X
    182c:	04 80       	ldd	r0, Z+4	; 0x04
    182e:	f5 81       	ldd	r31, Z+5	; 0x05
    1830:	e0 2d       	mov	r30, r0
    1832:	90 34       	cpi	r25, 0x40	; 64
    1834:	59 f4       	brne	.+22     	; 0x184c <qtm_calibrate_sensor_node+0x3a>
    1836:	85 e0       	ldi	r24, 0x05	; 5
    1838:	86 9f       	mul	r24, r22
    183a:	d0 01       	movw	r26, r0
    183c:	87 9f       	mul	r24, r23
    183e:	b0 0d       	add	r27, r0
    1840:	11 24       	eor	r1, r1
    1842:	ae 0f       	add	r26, r30
    1844:	bf 1f       	adc	r27, r31
    1846:	84 e3       	ldi	r24, 0x34	; 52
    1848:	92 e0       	ldi	r25, 0x02	; 2
    184a:	0d c0       	rjmp	.+26     	; 0x1866 <qtm_calibrate_sensor_node+0x54>
    184c:	90 58       	subi	r25, 0x80	; 128
    184e:	92 30       	cpi	r25, 0x02	; 2
    1850:	80 f4       	brcc	.+32     	; 0x1872 <qtm_calibrate_sensor_node+0x60>
    1852:	85 e0       	ldi	r24, 0x05	; 5
    1854:	86 9f       	mul	r24, r22
    1856:	d0 01       	movw	r26, r0
    1858:	87 9f       	mul	r24, r23
    185a:	b0 0d       	add	r27, r0
    185c:	11 24       	eor	r1, r1
    185e:	ae 0f       	add	r26, r30
    1860:	bf 1f       	adc	r27, r31
    1862:	87 e6       	ldi	r24, 0x67	; 103
    1864:	95 e0       	ldi	r25, 0x05	; 5
    1866:	13 96       	adiw	r26, 0x03	; 3
    1868:	8d 93       	st	X+, r24
    186a:	9c 93       	st	X, r25
    186c:	14 97       	sbiw	r26, 0x04	; 4
    186e:	80 e0       	ldi	r24, 0x00	; 0
    1870:	01 c0       	rjmp	.+2      	; 0x1874 <qtm_calibrate_sensor_node+0x62>
    1872:	82 e0       	ldi	r24, 0x02	; 2
    1874:	95 e0       	ldi	r25, 0x05	; 5
    1876:	96 9f       	mul	r25, r22
    1878:	90 01       	movw	r18, r0
    187a:	97 9f       	mul	r25, r23
    187c:	30 0d       	add	r19, r0
    187e:	11 24       	eor	r1, r1
    1880:	e2 0f       	add	r30, r18
    1882:	f3 1f       	adc	r31, r19
    1884:	90 81       	ld	r25, Z
    1886:	92 60       	ori	r25, 0x02	; 2
    1888:	90 83       	st	Z, r25
    188a:	08 95       	ret
    188c:	8b e0       	ldi	r24, 0x0B	; 11
    188e:	08 95       	ret
    1890:	82 e0       	ldi	r24, 0x02	; 2
    1892:	08 95       	ret

00001894 <qtm_t81x_ptc_handler_eoc>:
    1894:	10 92 00 06 	sts	0x0600, r1	; 0x800600 <gain_setting_int_cap+0x7f6a64>
    1898:	40 91 10 06 	lds	r20, 0x0610	; 0x800610 <gain_setting_int_cap+0x7f6a74>
    189c:	50 91 11 06 	lds	r21, 0x0611	; 0x800611 <gain_setting_int_cap+0x7f6a75>
    18a0:	80 91 51 3e 	lds	r24, 0x3E51	; 0x803e51 <current_measure_channel>
    18a4:	90 91 52 3e 	lds	r25, 0x3E52	; 0x803e52 <current_measure_channel+0x1>
    18a8:	9c 01       	movw	r18, r24
    18aa:	22 0f       	add	r18, r18
    18ac:	33 1f       	adc	r19, r19
    18ae:	e0 91 8f 3e 	lds	r30, 0x3E8F	; 0x803e8f <qtm_raw_data_measurements_ptr>
    18b2:	f0 91 90 3e 	lds	r31, 0x3E90	; 0x803e90 <qtm_raw_data_measurements_ptr+0x1>
    18b6:	e2 0f       	add	r30, r18
    18b8:	f3 1f       	adc	r31, r19
    18ba:	40 83       	st	Z, r20
    18bc:	51 83       	std	Z+1, r21	; 0x01
    18be:	01 96       	adiw	r24, 0x01	; 1
    18c0:	80 93 51 3e 	sts	0x3E51, r24	; 0x803e51 <current_measure_channel>
    18c4:	90 93 52 3e 	sts	0x3E52, r25	; 0x803e52 <current_measure_channel+0x1>
    18c8:	aa dc       	rcall	.-1708   	; 0x121e <select_next_channel_to_measure>
    18ca:	81 11       	cpse	r24, r1
    18cc:	08 c0       	rjmp	.+16     	; 0x18de <qtm_t81x_ptc_handler_eoc+0x4a>
    18ce:	84 e0       	ldi	r24, 0x04	; 4
    18d0:	80 93 50 3e 	sts	0x3E50, r24	; 0x803e50 <touch_seq_lib_state>
    18d4:	80 91 51 3e 	lds	r24, 0x3E51	; 0x803e51 <current_measure_channel>
    18d8:	90 91 52 3e 	lds	r25, 0x3E52	; 0x803e52 <current_measure_channel+0x1>
    18dc:	d3 cc       	rjmp	.-1626   	; 0x1284 <qtm_measure_node>
    18de:	e0 91 4e 3e 	lds	r30, 0x3E4E	; 0x803e4e <ptc_seq_measure_complete_pointer>
    18e2:	f0 91 4f 3e 	lds	r31, 0x3E4F	; 0x803e4f <ptc_seq_measure_complete_pointer+0x1>
    18e6:	09 94       	ijmp

000018e8 <__divsf3>:
    18e8:	0e 94 88 0c 	call	0x1910	; 0x1910 <__divsf3x>
    18ec:	0c 94 69 0d 	jmp	0x1ad2	; 0x1ad2 <__fp_round>
    18f0:	0e 94 62 0d 	call	0x1ac4	; 0x1ac4 <__fp_pscB>
    18f4:	58 f0       	brcs	.+22     	; 0x190c <__divsf3+0x24>
    18f6:	0e 94 5b 0d 	call	0x1ab6	; 0x1ab6 <__fp_pscA>
    18fa:	40 f0       	brcs	.+16     	; 0x190c <__divsf3+0x24>
    18fc:	29 f4       	brne	.+10     	; 0x1908 <__divsf3+0x20>
    18fe:	5f 3f       	cpi	r21, 0xFF	; 255
    1900:	29 f0       	breq	.+10     	; 0x190c <__divsf3+0x24>
    1902:	0c 94 52 0d 	jmp	0x1aa4	; 0x1aa4 <__fp_inf>
    1906:	51 11       	cpse	r21, r1
    1908:	0c 94 9d 0d 	jmp	0x1b3a	; 0x1b3a <__fp_szero>
    190c:	0c 94 58 0d 	jmp	0x1ab0	; 0x1ab0 <__fp_nan>

00001910 <__divsf3x>:
    1910:	0e 94 7a 0d 	call	0x1af4	; 0x1af4 <__fp_split3>
    1914:	68 f3       	brcs	.-38     	; 0x18f0 <__divsf3+0x8>

00001916 <__divsf3_pse>:
    1916:	99 23       	and	r25, r25
    1918:	b1 f3       	breq	.-20     	; 0x1906 <__divsf3+0x1e>
    191a:	55 23       	and	r21, r21
    191c:	91 f3       	breq	.-28     	; 0x1902 <__divsf3+0x1a>
    191e:	95 1b       	sub	r25, r21
    1920:	55 0b       	sbc	r21, r21
    1922:	bb 27       	eor	r27, r27
    1924:	aa 27       	eor	r26, r26
    1926:	62 17       	cp	r22, r18
    1928:	73 07       	cpc	r23, r19
    192a:	84 07       	cpc	r24, r20
    192c:	38 f0       	brcs	.+14     	; 0x193c <__divsf3_pse+0x26>
    192e:	9f 5f       	subi	r25, 0xFF	; 255
    1930:	5f 4f       	sbci	r21, 0xFF	; 255
    1932:	22 0f       	add	r18, r18
    1934:	33 1f       	adc	r19, r19
    1936:	44 1f       	adc	r20, r20
    1938:	aa 1f       	adc	r26, r26
    193a:	a9 f3       	breq	.-22     	; 0x1926 <__divsf3_pse+0x10>
    193c:	35 d0       	rcall	.+106    	; 0x19a8 <__divsf3_pse+0x92>
    193e:	0e 2e       	mov	r0, r30
    1940:	3a f0       	brmi	.+14     	; 0x1950 <__divsf3_pse+0x3a>
    1942:	e0 e8       	ldi	r30, 0x80	; 128
    1944:	32 d0       	rcall	.+100    	; 0x19aa <__divsf3_pse+0x94>
    1946:	91 50       	subi	r25, 0x01	; 1
    1948:	50 40       	sbci	r21, 0x00	; 0
    194a:	e6 95       	lsr	r30
    194c:	00 1c       	adc	r0, r0
    194e:	ca f7       	brpl	.-14     	; 0x1942 <__divsf3_pse+0x2c>
    1950:	2b d0       	rcall	.+86     	; 0x19a8 <__divsf3_pse+0x92>
    1952:	fe 2f       	mov	r31, r30
    1954:	29 d0       	rcall	.+82     	; 0x19a8 <__divsf3_pse+0x92>
    1956:	66 0f       	add	r22, r22
    1958:	77 1f       	adc	r23, r23
    195a:	88 1f       	adc	r24, r24
    195c:	bb 1f       	adc	r27, r27
    195e:	26 17       	cp	r18, r22
    1960:	37 07       	cpc	r19, r23
    1962:	48 07       	cpc	r20, r24
    1964:	ab 07       	cpc	r26, r27
    1966:	b0 e8       	ldi	r27, 0x80	; 128
    1968:	09 f0       	breq	.+2      	; 0x196c <__divsf3_pse+0x56>
    196a:	bb 0b       	sbc	r27, r27
    196c:	80 2d       	mov	r24, r0
    196e:	bf 01       	movw	r22, r30
    1970:	ff 27       	eor	r31, r31
    1972:	93 58       	subi	r25, 0x83	; 131
    1974:	5f 4f       	sbci	r21, 0xFF	; 255
    1976:	3a f0       	brmi	.+14     	; 0x1986 <__divsf3_pse+0x70>
    1978:	9e 3f       	cpi	r25, 0xFE	; 254
    197a:	51 05       	cpc	r21, r1
    197c:	78 f0       	brcs	.+30     	; 0x199c <__divsf3_pse+0x86>
    197e:	0c 94 52 0d 	jmp	0x1aa4	; 0x1aa4 <__fp_inf>
    1982:	0c 94 9d 0d 	jmp	0x1b3a	; 0x1b3a <__fp_szero>
    1986:	5f 3f       	cpi	r21, 0xFF	; 255
    1988:	e4 f3       	brlt	.-8      	; 0x1982 <__divsf3_pse+0x6c>
    198a:	98 3e       	cpi	r25, 0xE8	; 232
    198c:	d4 f3       	brlt	.-12     	; 0x1982 <__divsf3_pse+0x6c>
    198e:	86 95       	lsr	r24
    1990:	77 95       	ror	r23
    1992:	67 95       	ror	r22
    1994:	b7 95       	ror	r27
    1996:	f7 95       	ror	r31
    1998:	9f 5f       	subi	r25, 0xFF	; 255
    199a:	c9 f7       	brne	.-14     	; 0x198e <__divsf3_pse+0x78>
    199c:	88 0f       	add	r24, r24
    199e:	91 1d       	adc	r25, r1
    19a0:	96 95       	lsr	r25
    19a2:	87 95       	ror	r24
    19a4:	97 f9       	bld	r25, 7
    19a6:	08 95       	ret
    19a8:	e1 e0       	ldi	r30, 0x01	; 1
    19aa:	66 0f       	add	r22, r22
    19ac:	77 1f       	adc	r23, r23
    19ae:	88 1f       	adc	r24, r24
    19b0:	bb 1f       	adc	r27, r27
    19b2:	62 17       	cp	r22, r18
    19b4:	73 07       	cpc	r23, r19
    19b6:	84 07       	cpc	r24, r20
    19b8:	ba 07       	cpc	r27, r26
    19ba:	20 f0       	brcs	.+8      	; 0x19c4 <__divsf3_pse+0xae>
    19bc:	62 1b       	sub	r22, r18
    19be:	73 0b       	sbc	r23, r19
    19c0:	84 0b       	sbc	r24, r20
    19c2:	ba 0b       	sbc	r27, r26
    19c4:	ee 1f       	adc	r30, r30
    19c6:	88 f7       	brcc	.-30     	; 0x19aa <__divsf3_pse+0x94>
    19c8:	e0 95       	com	r30
    19ca:	08 95       	ret

000019cc <__fixunssfsi>:
    19cc:	0e 94 82 0d 	call	0x1b04	; 0x1b04 <__fp_splitA>
    19d0:	88 f0       	brcs	.+34     	; 0x19f4 <__fixunssfsi+0x28>
    19d2:	9f 57       	subi	r25, 0x7F	; 127
    19d4:	98 f0       	brcs	.+38     	; 0x19fc <__fixunssfsi+0x30>
    19d6:	b9 2f       	mov	r27, r25
    19d8:	99 27       	eor	r25, r25
    19da:	b7 51       	subi	r27, 0x17	; 23
    19dc:	b0 f0       	brcs	.+44     	; 0x1a0a <__fixunssfsi+0x3e>
    19de:	e1 f0       	breq	.+56     	; 0x1a18 <__fixunssfsi+0x4c>
    19e0:	66 0f       	add	r22, r22
    19e2:	77 1f       	adc	r23, r23
    19e4:	88 1f       	adc	r24, r24
    19e6:	99 1f       	adc	r25, r25
    19e8:	1a f0       	brmi	.+6      	; 0x19f0 <__fixunssfsi+0x24>
    19ea:	ba 95       	dec	r27
    19ec:	c9 f7       	brne	.-14     	; 0x19e0 <__fixunssfsi+0x14>
    19ee:	14 c0       	rjmp	.+40     	; 0x1a18 <__fixunssfsi+0x4c>
    19f0:	b1 30       	cpi	r27, 0x01	; 1
    19f2:	91 f0       	breq	.+36     	; 0x1a18 <__fixunssfsi+0x4c>
    19f4:	0e 94 9c 0d 	call	0x1b38	; 0x1b38 <__fp_zero>
    19f8:	b1 e0       	ldi	r27, 0x01	; 1
    19fa:	08 95       	ret
    19fc:	0c 94 9c 0d 	jmp	0x1b38	; 0x1b38 <__fp_zero>
    1a00:	67 2f       	mov	r22, r23
    1a02:	78 2f       	mov	r23, r24
    1a04:	88 27       	eor	r24, r24
    1a06:	b8 5f       	subi	r27, 0xF8	; 248
    1a08:	39 f0       	breq	.+14     	; 0x1a18 <__fixunssfsi+0x4c>
    1a0a:	b9 3f       	cpi	r27, 0xF9	; 249
    1a0c:	cc f3       	brlt	.-14     	; 0x1a00 <__fixunssfsi+0x34>
    1a0e:	86 95       	lsr	r24
    1a10:	77 95       	ror	r23
    1a12:	67 95       	ror	r22
    1a14:	b3 95       	inc	r27
    1a16:	d9 f7       	brne	.-10     	; 0x1a0e <__fixunssfsi+0x42>
    1a18:	3e f4       	brtc	.+14     	; 0x1a28 <__fixunssfsi+0x5c>
    1a1a:	90 95       	com	r25
    1a1c:	80 95       	com	r24
    1a1e:	70 95       	com	r23
    1a20:	61 95       	neg	r22
    1a22:	7f 4f       	sbci	r23, 0xFF	; 255
    1a24:	8f 4f       	sbci	r24, 0xFF	; 255
    1a26:	9f 4f       	sbci	r25, 0xFF	; 255
    1a28:	08 95       	ret

00001a2a <__floatunsisf>:
    1a2a:	e8 94       	clt
    1a2c:	09 c0       	rjmp	.+18     	; 0x1a40 <__floatsisf+0x12>

00001a2e <__floatsisf>:
    1a2e:	97 fb       	bst	r25, 7
    1a30:	3e f4       	brtc	.+14     	; 0x1a40 <__floatsisf+0x12>
    1a32:	90 95       	com	r25
    1a34:	80 95       	com	r24
    1a36:	70 95       	com	r23
    1a38:	61 95       	neg	r22
    1a3a:	7f 4f       	sbci	r23, 0xFF	; 255
    1a3c:	8f 4f       	sbci	r24, 0xFF	; 255
    1a3e:	9f 4f       	sbci	r25, 0xFF	; 255
    1a40:	99 23       	and	r25, r25
    1a42:	a9 f0       	breq	.+42     	; 0x1a6e <__floatsisf+0x40>
    1a44:	f9 2f       	mov	r31, r25
    1a46:	96 e9       	ldi	r25, 0x96	; 150
    1a48:	bb 27       	eor	r27, r27
    1a4a:	93 95       	inc	r25
    1a4c:	f6 95       	lsr	r31
    1a4e:	87 95       	ror	r24
    1a50:	77 95       	ror	r23
    1a52:	67 95       	ror	r22
    1a54:	b7 95       	ror	r27
    1a56:	f1 11       	cpse	r31, r1
    1a58:	f8 cf       	rjmp	.-16     	; 0x1a4a <__floatsisf+0x1c>
    1a5a:	fa f4       	brpl	.+62     	; 0x1a9a <__floatsisf+0x6c>
    1a5c:	bb 0f       	add	r27, r27
    1a5e:	11 f4       	brne	.+4      	; 0x1a64 <__floatsisf+0x36>
    1a60:	60 ff       	sbrs	r22, 0
    1a62:	1b c0       	rjmp	.+54     	; 0x1a9a <__floatsisf+0x6c>
    1a64:	6f 5f       	subi	r22, 0xFF	; 255
    1a66:	7f 4f       	sbci	r23, 0xFF	; 255
    1a68:	8f 4f       	sbci	r24, 0xFF	; 255
    1a6a:	9f 4f       	sbci	r25, 0xFF	; 255
    1a6c:	16 c0       	rjmp	.+44     	; 0x1a9a <__floatsisf+0x6c>
    1a6e:	88 23       	and	r24, r24
    1a70:	11 f0       	breq	.+4      	; 0x1a76 <__floatsisf+0x48>
    1a72:	96 e9       	ldi	r25, 0x96	; 150
    1a74:	11 c0       	rjmp	.+34     	; 0x1a98 <__floatsisf+0x6a>
    1a76:	77 23       	and	r23, r23
    1a78:	21 f0       	breq	.+8      	; 0x1a82 <__floatsisf+0x54>
    1a7a:	9e e8       	ldi	r25, 0x8E	; 142
    1a7c:	87 2f       	mov	r24, r23
    1a7e:	76 2f       	mov	r23, r22
    1a80:	05 c0       	rjmp	.+10     	; 0x1a8c <__floatsisf+0x5e>
    1a82:	66 23       	and	r22, r22
    1a84:	71 f0       	breq	.+28     	; 0x1aa2 <__floatsisf+0x74>
    1a86:	96 e8       	ldi	r25, 0x86	; 134
    1a88:	86 2f       	mov	r24, r22
    1a8a:	70 e0       	ldi	r23, 0x00	; 0
    1a8c:	60 e0       	ldi	r22, 0x00	; 0
    1a8e:	2a f0       	brmi	.+10     	; 0x1a9a <__floatsisf+0x6c>
    1a90:	9a 95       	dec	r25
    1a92:	66 0f       	add	r22, r22
    1a94:	77 1f       	adc	r23, r23
    1a96:	88 1f       	adc	r24, r24
    1a98:	da f7       	brpl	.-10     	; 0x1a90 <__floatsisf+0x62>
    1a9a:	88 0f       	add	r24, r24
    1a9c:	96 95       	lsr	r25
    1a9e:	87 95       	ror	r24
    1aa0:	97 f9       	bld	r25, 7
    1aa2:	08 95       	ret

00001aa4 <__fp_inf>:
    1aa4:	97 f9       	bld	r25, 7
    1aa6:	9f 67       	ori	r25, 0x7F	; 127
    1aa8:	80 e8       	ldi	r24, 0x80	; 128
    1aaa:	70 e0       	ldi	r23, 0x00	; 0
    1aac:	60 e0       	ldi	r22, 0x00	; 0
    1aae:	08 95       	ret

00001ab0 <__fp_nan>:
    1ab0:	9f ef       	ldi	r25, 0xFF	; 255
    1ab2:	80 ec       	ldi	r24, 0xC0	; 192
    1ab4:	08 95       	ret

00001ab6 <__fp_pscA>:
    1ab6:	00 24       	eor	r0, r0
    1ab8:	0a 94       	dec	r0
    1aba:	16 16       	cp	r1, r22
    1abc:	17 06       	cpc	r1, r23
    1abe:	18 06       	cpc	r1, r24
    1ac0:	09 06       	cpc	r0, r25
    1ac2:	08 95       	ret

00001ac4 <__fp_pscB>:
    1ac4:	00 24       	eor	r0, r0
    1ac6:	0a 94       	dec	r0
    1ac8:	12 16       	cp	r1, r18
    1aca:	13 06       	cpc	r1, r19
    1acc:	14 06       	cpc	r1, r20
    1ace:	05 06       	cpc	r0, r21
    1ad0:	08 95       	ret

00001ad2 <__fp_round>:
    1ad2:	09 2e       	mov	r0, r25
    1ad4:	03 94       	inc	r0
    1ad6:	00 0c       	add	r0, r0
    1ad8:	11 f4       	brne	.+4      	; 0x1ade <__fp_round+0xc>
    1ada:	88 23       	and	r24, r24
    1adc:	52 f0       	brmi	.+20     	; 0x1af2 <__fp_round+0x20>
    1ade:	bb 0f       	add	r27, r27
    1ae0:	40 f4       	brcc	.+16     	; 0x1af2 <__fp_round+0x20>
    1ae2:	bf 2b       	or	r27, r31
    1ae4:	11 f4       	brne	.+4      	; 0x1aea <__fp_round+0x18>
    1ae6:	60 ff       	sbrs	r22, 0
    1ae8:	04 c0       	rjmp	.+8      	; 0x1af2 <__fp_round+0x20>
    1aea:	6f 5f       	subi	r22, 0xFF	; 255
    1aec:	7f 4f       	sbci	r23, 0xFF	; 255
    1aee:	8f 4f       	sbci	r24, 0xFF	; 255
    1af0:	9f 4f       	sbci	r25, 0xFF	; 255
    1af2:	08 95       	ret

00001af4 <__fp_split3>:
    1af4:	57 fd       	sbrc	r21, 7
    1af6:	90 58       	subi	r25, 0x80	; 128
    1af8:	44 0f       	add	r20, r20
    1afa:	55 1f       	adc	r21, r21
    1afc:	59 f0       	breq	.+22     	; 0x1b14 <__fp_splitA+0x10>
    1afe:	5f 3f       	cpi	r21, 0xFF	; 255
    1b00:	71 f0       	breq	.+28     	; 0x1b1e <__fp_splitA+0x1a>
    1b02:	47 95       	ror	r20

00001b04 <__fp_splitA>:
    1b04:	88 0f       	add	r24, r24
    1b06:	97 fb       	bst	r25, 7
    1b08:	99 1f       	adc	r25, r25
    1b0a:	61 f0       	breq	.+24     	; 0x1b24 <__fp_splitA+0x20>
    1b0c:	9f 3f       	cpi	r25, 0xFF	; 255
    1b0e:	79 f0       	breq	.+30     	; 0x1b2e <__fp_splitA+0x2a>
    1b10:	87 95       	ror	r24
    1b12:	08 95       	ret
    1b14:	12 16       	cp	r1, r18
    1b16:	13 06       	cpc	r1, r19
    1b18:	14 06       	cpc	r1, r20
    1b1a:	55 1f       	adc	r21, r21
    1b1c:	f2 cf       	rjmp	.-28     	; 0x1b02 <__fp_split3+0xe>
    1b1e:	46 95       	lsr	r20
    1b20:	f1 df       	rcall	.-30     	; 0x1b04 <__fp_splitA>
    1b22:	08 c0       	rjmp	.+16     	; 0x1b34 <__fp_splitA+0x30>
    1b24:	16 16       	cp	r1, r22
    1b26:	17 06       	cpc	r1, r23
    1b28:	18 06       	cpc	r1, r24
    1b2a:	99 1f       	adc	r25, r25
    1b2c:	f1 cf       	rjmp	.-30     	; 0x1b10 <__fp_splitA+0xc>
    1b2e:	86 95       	lsr	r24
    1b30:	71 05       	cpc	r23, r1
    1b32:	61 05       	cpc	r22, r1
    1b34:	08 94       	sec
    1b36:	08 95       	ret

00001b38 <__fp_zero>:
    1b38:	e8 94       	clt

00001b3a <__fp_szero>:
    1b3a:	bb 27       	eor	r27, r27
    1b3c:	66 27       	eor	r22, r22
    1b3e:	77 27       	eor	r23, r23
    1b40:	cb 01       	movw	r24, r22
    1b42:	97 f9       	bld	r25, 7
    1b44:	08 95       	ret

00001b46 <__gesf2>:
    1b46:	0e 94 a8 0d 	call	0x1b50	; 0x1b50 <__fp_cmp>
    1b4a:	08 f4       	brcc	.+2      	; 0x1b4e <__gesf2+0x8>
    1b4c:	8f ef       	ldi	r24, 0xFF	; 255
    1b4e:	08 95       	ret

00001b50 <__fp_cmp>:
    1b50:	99 0f       	add	r25, r25
    1b52:	00 08       	sbc	r0, r0
    1b54:	55 0f       	add	r21, r21
    1b56:	aa 0b       	sbc	r26, r26
    1b58:	e0 e8       	ldi	r30, 0x80	; 128
    1b5a:	fe ef       	ldi	r31, 0xFE	; 254
    1b5c:	16 16       	cp	r1, r22
    1b5e:	17 06       	cpc	r1, r23
    1b60:	e8 07       	cpc	r30, r24
    1b62:	f9 07       	cpc	r31, r25
    1b64:	c0 f0       	brcs	.+48     	; 0x1b96 <__fp_cmp+0x46>
    1b66:	12 16       	cp	r1, r18
    1b68:	13 06       	cpc	r1, r19
    1b6a:	e4 07       	cpc	r30, r20
    1b6c:	f5 07       	cpc	r31, r21
    1b6e:	98 f0       	brcs	.+38     	; 0x1b96 <__fp_cmp+0x46>
    1b70:	62 1b       	sub	r22, r18
    1b72:	73 0b       	sbc	r23, r19
    1b74:	84 0b       	sbc	r24, r20
    1b76:	95 0b       	sbc	r25, r21
    1b78:	39 f4       	brne	.+14     	; 0x1b88 <__fp_cmp+0x38>
    1b7a:	0a 26       	eor	r0, r26
    1b7c:	61 f0       	breq	.+24     	; 0x1b96 <__fp_cmp+0x46>
    1b7e:	23 2b       	or	r18, r19
    1b80:	24 2b       	or	r18, r20
    1b82:	25 2b       	or	r18, r21
    1b84:	21 f4       	brne	.+8      	; 0x1b8e <__fp_cmp+0x3e>
    1b86:	08 95       	ret
    1b88:	0a 26       	eor	r0, r26
    1b8a:	09 f4       	brne	.+2      	; 0x1b8e <__fp_cmp+0x3e>
    1b8c:	a1 40       	sbci	r26, 0x01	; 1
    1b8e:	a6 95       	lsr	r26
    1b90:	8f ef       	ldi	r24, 0xFF	; 255
    1b92:	81 1d       	adc	r24, r1
    1b94:	81 1d       	adc	r24, r1
    1b96:	08 95       	ret

00001b98 <_exit>:
    1b98:	f8 94       	cli

00001b9a <__stop_program>:
    1b9a:	ff cf       	rjmp	.-2      	; 0x1b9a <__stop_program>
