#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Oct 12 18:14:08 2018
# Process ID: 10576
# Current directory: C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/system_ahblite_axi_bridge_1_0_synth_1
# Command line: vivado.exe -log system_ahblite_axi_bridge_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_ahblite_axi_bridge_1_0.tcl
# Log file: C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/system_ahblite_axi_bridge_1_0_synth_1/system_ahblite_axi_bridge_1_0.vds
# Journal file: C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/system_ahblite_axi_bridge_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_ahblite_axi_bridge_1_0.tcl -notrace
Command: synth_design -top system_ahblite_axi_bridge_1_0 -part xcvu9p-flga2104-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 883.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_ahblite_axi_bridge_1_0' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_ahblite_axi_bridge_1_0/synth/system_ahblite_axi_bridge_1_0.vhd:113]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_INSTANCE bound to: system_ahblite_axi_bridge_1_0 - type: string 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_M_AXI_NON_SECURE bound to: 1 - type: integer 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AHB_AXI_TIMEOUT bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'ahblite_axi_bridge' declared at 'c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4257' bound to instance 'U0' of component 'ahblite_axi_bridge' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_ahblite_axi_bridge_1_0/synth/system_ahblite_axi_bridge_1_0.vhd:245]
INFO: [Synth 8-638] synthesizing module 'ahblite_axi_bridge' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4353]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_INSTANCE bound to: system_ahblite_axi_bridge_1_0 - type: string 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AHB_AXI_TIMEOUT bound to: 256 - type: integer 
	Parameter C_M_AXI_NON_SECURE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahblite_axi_control' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3648]
INFO: [Synth 8-256] done synthesizing module 'ahblite_axi_control' (1#1) [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3648]
INFO: [Synth 8-638] synthesizing module 'ahb_if' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2506]
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_NON_SECURE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element S_AHB_HBURST_i_reg was removed.  [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2723]
INFO: [Synth 8-256] done synthesizing module 'ahb_if' (2#1) [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2506]
INFO: [Synth 8-638] synthesizing module 'ahb_data_counter' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3367]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'counter_f' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
	Parameter C_NUM_BITS bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (3#1) [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'ahb_data_counter' (4#1) [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3367]
INFO: [Synth 8-638] synthesizing module 'axi_wchannel' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:910]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_wchannel' (5#1) [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:910]
INFO: [Synth 8-638] synthesizing module 'axi_rchannel' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1931]
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rdata_placed_on_ahb_reg was removed.  [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2184]
INFO: [Synth 8-256] done synthesizing module 'axi_rchannel' (6#1) [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1931]
INFO: [Synth 8-638] synthesizing module 'time_out' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:534]
	Parameter C_FAMILY bound to: virtexuplus - type: string 
	Parameter C_AHB_AXI_TIMEOUT bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_f__parameterized0' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
	Parameter C_NUM_BITS bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: virtexuplus - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f__parameterized0' (6#1) [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'time_out' (7#1) [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:534]
INFO: [Synth 8-256] done synthesizing module 'ahblite_axi_bridge' (8#1) [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4353]
INFO: [Synth 8-256] done synthesizing module 'system_ahblite_axi_bridge_1_0' (9#1) [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_ahblite_axi_bridge_1_0/synth/system_ahblite_axi_bridge_1_0.vhd:113]
WARNING: [Synth 8-3331] design axi_wchannel has unconnected port ahb_hburst_wrap4
WARNING: [Synth 8-3331] design axi_wchannel has unconnected port ahb_haddr_hsize[4]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 883.152 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 883.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 883.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_ahblite_axi_bridge_1_0/system_ahblite_axi_bridge_1_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_ahblite_axi_bridge_1_0/system_ahblite_axi_bridge_1_0_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/system_ahblite_axi_bridge_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/system_ahblite_axi_bridge_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1573.102 ; gain = 0.195
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1573.102 ; gain = 689.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1573.102 ; gain = 689.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/system_ahblite_axi_bridge_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1573.102 ; gain = 689.949
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ctl_sm_cs_reg' in module 'ahblite_axi_control'
INFO: [Synth 8-5544] ROM "core_is_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_cnt_required_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_ALEN_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_ABURST_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:356]
INFO: [Synth 8-5544] ROM "M_AXI_WSTRB_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXI_WSTRB_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "M_AXI_WSTRB_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:356]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ctl_idle |                          0000001 |                              000
                ctl_addr |                          0000010 |                              001
               ctl_write |                          0000100 |                              010
               ctl_bresp |                          0001000 |                              101
           ctl_bresp_err |                          0010000 |                              110
                ctl_read |                          0100000 |                              011
            ctl_read_err |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctl_sm_cs_reg' using encoding 'one-hot' in module 'ahblite_axi_control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1573.102 ; gain = 689.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
+---Registers : 
	               32 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 58    
	   7 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ahblite_axi_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 12    
Module ahb_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_wchannel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_rchannel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module counter_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module time_out 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'AXI_WCHANNEL/axi_waddr_done_i_reg' into 'AHBLITE_AXI_CONTROL/ahb_wnr_i_reg' [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1253]
WARNING: [Synth 8-6014] Unused sequential element AHB_IF/ahb_hburst_wrap4_i_reg was removed.  [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2580]
WARNING: [Synth 8-6014] Unused sequential element AXI_WCHANNEL/axi_waddr_done_i_reg was removed.  [c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1253]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[3]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[2]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[1]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_bid[0]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[3]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[2]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[1]
WARNING: [Synth 8-3331] design ahblite_axi_bridge has unconnected port m_axi_rid[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/valid_cnt_required_i_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/AHB_IF/valid_cnt_required_i_reg[0]' (FDRE) to 'U0/AHB_IF/valid_cnt_required_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/AHB_IF/GEN_1_PROT_CACHE_REG_NON_SECURE.AXI_ACACHE_i_reg[2]' (FDRE) to 'U0/AHB_IF/GEN_1_PROT_CACHE_REG_NON_SECURE.AXI_ACACHE_i_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/GEN_1_PROT_CACHE_REG_NON_SECURE.AXI_ACACHE_i_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/AHB_IF/AXI_ALEN_i_reg[0]' (FDRE) to 'U0/AHB_IF/AXI_ALEN_i_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/AXI_ALEN_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/AXI_ALEN_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/AXI_ALEN_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\AHB_IF/AXI_ALEN_i_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/AXI_WCHANNEL/axi_cnt_required_reg[0]' (FDRE) to 'U0/AXI_WCHANNEL/axi_cnt_required_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/AHB_IF/burst_term_txer_cnt_i_reg[0]' (FDRE) to 'U0/AHB_IF/burst_term_txer_cnt_i_reg[1]'
INFO: [Synth 8-3332] Sequential element (AHB_IF/valid_cnt_required_i_reg[4]) is unused and will be removed from module ahblite_axi_bridge.
INFO: [Synth 8-3332] Sequential element (AHB_DATA_COUNTER/AHB_SAMPLE_CNT_MODULE/INFERRED_GEN.icount_out_reg[5]) is unused and will be removed from module ahblite_axi_bridge.
INFO: [Synth 8-3332] Sequential element (AHB_IF/AXI_ALEN_i_reg[7]) is unused and will be removed from module ahblite_axi_bridge.
INFO: [Synth 8-3332] Sequential element (AHB_IF/AXI_ALEN_i_reg[6]) is unused and will be removed from module ahblite_axi_bridge.
INFO: [Synth 8-3332] Sequential element (AHB_IF/AXI_ALEN_i_reg[5]) is unused and will be removed from module ahblite_axi_bridge.
INFO: [Synth 8-3332] Sequential element (AHB_IF/AXI_ALEN_i_reg[4]) is unused and will be removed from module ahblite_axi_bridge.
INFO: [Synth 8-3332] Sequential element (AHB_IF/GEN_1_PROT_CACHE_REG_NON_SECURE.AXI_ACACHE_i_reg[3]) is unused and will be removed from module ahblite_axi_bridge.
INFO: [Synth 8-3332] Sequential element (AXI_WCHANNEL/AXI_WRITE_CNT_MODULE/INFERRED_GEN.icount_out_reg[5]) is unused and will be removed from module ahblite_axi_bridge.
INFO: [Synth 8-3332] Sequential element (AXI_WCHANNEL/axi_cnt_required_reg[4]) is unused and will be removed from module ahblite_axi_bridge.
INFO: [Synth 8-3332] Sequential element (AHB_IF/burst_term_txer_cnt_i_reg[4]) is unused and will be removed from module ahblite_axi_bridge.
INFO: [Synth 8-3332] Sequential element (AHB_IF/S_AHB_HSIZE_i_reg[2]) is unused and will be removed from module ahblite_axi_bridge.
INFO: [Synth 8-3332] Sequential element (AXI_RCHANNEL/axi_rresp_avlbl_reg[0]) is unused and will be removed from module ahblite_axi_bridge.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1573.102 ; gain = 689.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1942.453 ; gain = 1059.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1979.320 ; gain = 1096.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1988.348 ; gain = 1105.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.348 ; gain = 1105.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.348 ; gain = 1105.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.348 ; gain = 1105.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.348 ; gain = 1105.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.348 ; gain = 1105.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.348 ; gain = 1105.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    21|
|3     |LUT3 |    13|
|4     |LUT4 |    25|
|5     |LUT5 |    70|
|6     |LUT6 |    73|
|7     |FDRE |   218|
|8     |FDSE |     8|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------+--------------------------+------+
|      |Instance                           |Module                    |Cells |
+------+-----------------------------------+--------------------------+------+
|1     |top                                |                          |   430|
|2     |  U0                               |ahblite_axi_bridge        |   430|
|3     |    AHBLITE_AXI_CONTROL            |ahblite_axi_control       |    30|
|4     |    AHB_DATA_COUNTER               |ahb_data_counter          |    12|
|5     |      AHB_SAMPLE_CNT_MODULE        |counter_f_0               |    12|
|6     |    AHB_IF                         |ahb_if                    |   173|
|7     |    AXI_RCHANNEL                   |axi_rchannel              |    29|
|8     |    AXI_WCHANNEL                   |axi_wchannel              |   162|
|9     |      AXI_WRITE_CNT_MODULE         |counter_f                 |    27|
|10    |    TIME_OUT                       |time_out                  |    24|
|11    |      \GEN_WDT.WDT_COUNTER_MODULE  |counter_f__parameterized0 |    21|
+------+-----------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.348 ; gain = 1105.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1988.348 ; gain = 415.246
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1988.348 ; gain = 1105.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2043.211 ; gain = 1160.059
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/system_ahblite_axi_bridge_1_0_synth_1/system_ahblite_axi_bridge_1_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.srcs/sources_1/bd/system/ip/system_ahblite_axi_bridge_1_0/system_ahblite_axi_bridge_1_0.xci
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/andy.zhang/work/fpga_proj/syntacore/project_1/project_1.runs/system_ahblite_axi_bridge_1_0_synth_1/system_ahblite_axi_bridge_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_ahblite_axi_bridge_1_0_utilization_synth.rpt -pb system_ahblite_axi_bridge_1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2043.211 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Oct 12 18:15:07 2018...
