scale 1000 1 0.5
rnode "7b_counter_0.MDFF_5.mux_magic_3.VOUT" 0 607.284 10899 9530 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 0 209.623 10778 6359 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t0" 0 34.129 11279 9777 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t2" 0 39.7408 11279 8853 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t1" 0 31.0569 11279 9293 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t10" 0 110.718 10281 6998 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t5" 0 56.1915 8985 6998 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t8" 0 37.1547 9201 6998 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n0" 0 98.4504 9145 7169 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n1" 0 140.921 9642 7201 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t3" 0 70.4621 9633 6998 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t9" 0 38.5003 9788 6552 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t12" 0 30.0142 9572 6068 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t4" 0 60.2214 9356 6068 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n2" 0 63.93 9572 5956 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t11" 0 76.7333 9788 6068 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n3" 0 93.0753 9748 6358 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n4" 0 252.841 9795 6356 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t6" 0 30.0142 10436 6552 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t7" 0 59.7654 10220 6552 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n5" 0 59.1733 10436 6440 0
resist "7b_counter_0.MDFF_5.mux_magic_3.VOUT" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t0" 4.65348
resist "7b_counter_0.MDFF_5.mux_magic_3.VOUT" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t1" 5.27961
resist "7b_counter_0.MDFF_5.mux_magic_3.VOUT" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t2" 5.47337
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n4" 5.87603
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n2" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t12" 7.3
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n5" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t6" 7.3
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n0" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t8" 11.1455
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n3" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t9" 11.3254
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n4" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n3" 12.5018
resist "7b_counter_0.MDFF_5.mux_magic_3.VOUT" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" 12.8267
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t3" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n1" 13.2312
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n3" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t11" 16.3781
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n4" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t3" 26.3861
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n1" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n0" 27.74
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n0" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t5" 32.2344
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t11" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n2" 33.5018
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n2" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t4" 33.5018
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n5" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t7" 35.3181
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n5" 36.7515
resist "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.n1" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t10" 130.409
killnode "7b_counter_0.MDFF_5.QB"
rnode "7b_counter_0.MDFF_5.QB.t1" 0 115.287 9272 6552 0
rnode "7b_counter_0.MDFF_5.QB.t0" 0 111.865 9093 6998 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.IN1" 0 1106.88 13742 6569 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.QB" 0 1118.5 8568 6335 0
rnode "7b_counter_0.MDFF_5.QB.n0" 0 195.382 9093 6758 0
rnode "7b_counter_0.MDFF_5.QB.t8" 0 185.836 8553 6998 0
rnode "7b_counter_0.MDFF_5.QB.n1" 0 146.385 8911 6664 0
rnode "7b_counter_0.MDFF_5.QB.t4" 0 84.5636 8896 6552 0
rnode "7b_counter_0.MDFF_5.QB.t7" 0 101.324 8896 6068 0
rnode "7b_counter_0.MDFF_5.QB.n2" 0 169.388 8840 6331 0
rnode "7b_counter_0.MDFF_5.QB.t3" 0 62.9783 13307 6388 0
rnode "7b_counter_0.MDFF_5.QB.t6" 0 119.652 12875 5948 0
rnode "7b_counter_0.MDFF_5.QB.t2" 0 79.7386 13091 5948 0
rnode "7b_counter_0.MDFF_5.QB.n3" 0 148.949 13035 6126 0
rnode "7b_counter_0.MDFF_5.QB.t5" 0 150.866 13091 6388 0
rnode "7b_counter_0.MDFF_5.QB.n4" 0 102.403 13307 6500 0
resist "7b_counter_0.MDFF_5.QB.n0" "7b_counter_0.MDFF_5.QB.t1" 3.15428
resist "7b_counter_0.MDFF_5.QB.n0" "7b_counter_0.MDFF_5.QB.t0" 3.61957
resist "7b_counter_0.MDFF_5.QB.t4" "7b_counter_0.MDFF_5.QB.n1" 7.3
resist "7b_counter_0.MDFF_5.QB.n4" "7b_counter_0.MDFF_5.QB.t3" 7.3
resist "7b_counter_0.MDFF_5.QB.n1" "7b_counter_0.MDFF_5.QB.n0" 8.57882
resist "7b_counter_0.MDFF_5.mux_magic_0.IN1" "7b_counter_0.MDFF_5.QB.n4" 9.4268
resist "7b_counter_0.MDFF_5.QB.n3" "7b_counter_0.MDFF_5.QB.t2" 11.6018
resist "7b_counter_0.MDFF_5.QB.n2" "7b_counter_0.MDFF_5.QB.t4" 14.4045
resist "7b_counter_0.MDFF_5.QB.t5" "7b_counter_0.MDFF_5.QB.n3" 17.0768
resist "7b_counter_0.MDFF_5.QB.n2" "7b_counter_0.MDFF_5.QB.t7" 17.142
resist "7b_counter_0.MDFF_5.tspc2_magic_0.QB" "7b_counter_0.MDFF_5.mux_magic_0.IN1" 20.3671
resist "7b_counter_0.MDFF_5.tspc2_magic_0.QB" "7b_counter_0.MDFF_5.QB.n2" 23.3776
resist "7b_counter_0.MDFF_5.QB.n3" "7b_counter_0.MDFF_5.QB.t6" 28.8563
resist "7b_counter_0.MDFF_5.QB.n4" "7b_counter_0.MDFF_5.QB.t5" 38.8644
resist "7b_counter_0.MDFF_5.QB.n1" "7b_counter_0.MDFF_5.QB.t8" 53.2566
rnode "OUT1.n0" 0 0 39251 10326 0
rnode "OUT1.n1" 0 0 39011 10446 0
rnode "OUT1.n2" 0 0 39251 10326 0
rnode "OUT1.n3" 0 0 39131 10206 0
rnode "OUT1.n4" 0 0 39011 10446 0
rnode "OUT1.n5" 0 0 39011 10206 0
rnode "OUT1.n6" 0 0 39251 10206 0
rnode "OUT1.n7" 0 0 39251 10206 0
rnode "OUT1" 0 0 35531 -1507 0
rnode "OUT1.t0" 0 0 35004 -1261 0
rnode "OUT1.t2" 0 0 35004 -2185 0
rnode "OUT1.t1" 0 0 35004 -1745 0
rnode "OUT1.n8" 0 0 35056 -1745 0
rnode "OUT1.n9" 0 0 35056 -1480 0
rnode "mux_magic_0.OR_magic_0.VOUT" 0 0 35190 -1509 0
rnode "mux_magic_0.VOUT" 0 0 35384 -1508 0
resist "OUT1.n2" "OUT1.n0" 0.00722311
resist "OUT1.n4" "OUT1.n0" 0.00722311
resist "OUT1.n6" "OUT1.n2" 0.00722311
resist "OUT1.n3" "OUT1.n1" 0.00750207
resist "OUT1.n7" "OUT1.n1" 0.00750207
resist "OUT1.n5" "OUT1.n3" 0.014026
resist "mux_magic_0.VOUT" "OUT1" 0.0375852
resist "mux_magic_0.VOUT" "mux_magic_0.OR_magic_0.VOUT" 0.0977194
resist "mux_magic_0.OR_magic_0.VOUT" "OUT1.n9" 0.256596
resist "OUT1.n9" "OUT1.n8" 0.426522
resist "OUT1.n3" "OUT1.n2" 2.24714
resist "OUT1.n5" "OUT1.n4" 2.24714
resist "OUT1.n4" "OUT1.n1" 2.25422
resist "OUT1" "OUT1.n7" 3.93436
resist "OUT1.n8" "OUT1.t1" 4.225
resist "OUT1.n7" "OUT1.n6" 4.5
resist "OUT1.n6" "OUT1.n5" 4.5
resist "OUT1.n7" "OUT1.n0" 4.5
resist "OUT1.n9" "OUT1.t0" 4.65348
resist "OUT1.n8" "OUT1.t2" 5.47337
killnode "OR_magic_2.VOUT"
rnode "OR_magic_2.VOUT.n0" 0 1405.14 29417 -5530 0
rnode "divide_by_2_0.inverter_magic_5.VIN" 0 694.487 25020 -5528 0
rnode "OR_magic_2.VOUT.n1" 0 347.031 24252 -5981 0
rnode "divide_by_2_0.tg_magic_0.CLK" 0 934.611 27675 -6659 0
rnode "OR_magic_2.VOUT.t4" 0 57.5612 25409 -5255 0
rnode "OR_magic_2.VOUT.t24" 0 112.07 25625 -5255 0
rnode "OR_magic_2.VOUT.n2" 0 87.968 25409 -5143 0
rnode "OR_magic_2.VOUT.t25" 0 112.07 24977 -5255 0
rnode "OR_magic_2.VOUT.n3" 0 87.968 25193 -5143 0
rnode "OR_magic_2.VOUT.t15" 0 89.6316 25193 -5255 0
rnode "OR_magic_2.VOUT.t21" 0 121.24 25409 -5712 0
rnode "OR_magic_2.VOUT.t9" 0 132.22 25193 -5712 0
rnode "OR_magic_2.VOUT.n4" 0 121.562 25137 -5529 0
rnode "OR_magic_2.VOUT.t26" 0 118.496 30815 -5715 0
rnode "OR_magic_2.VOUT.t16" 0 118.496 30383 -5715 0
rnode "OR_magic_2.VOUT.n5" 0 144.053 30599 -5827 0
rnode "OR_magic_2.VOUT.t6" 0 313.065 30599 -5715 0
rnode "OR_magic_2.VOUT.t19" 0 57.5612 29707 -5256 0
rnode "OR_magic_2.VOUT.t13" 0 112.07 29923 -5256 0
rnode "OR_magic_2.VOUT.n6" 0 87.968 29707 -5144 0
rnode "OR_magic_2.VOUT.t18" 0 112.07 29275 -5256 0
rnode "OR_magic_2.VOUT.n7" 0 87.968 29491 -5144 0
rnode "OR_magic_2.VOUT.t7" 0 89.6316 29491 -5256 0
rnode "OR_magic_2.VOUT.t10" 0 121.24 29707 -5713 0
rnode "OR_magic_2.VOUT.t22" 0 132.22 29491 -5713 0
rnode "OR_magic_2.VOUT.n8" 0 121.165 29435 -5530 0
rnode "OR_magic_2.VOUT.t14" 0 118.496 26544 -6475 0
rnode "OR_magic_2.VOUT.t8" 0 118.496 26112 -6475 0
rnode "OR_magic_2.VOUT.n9" 0 144.053 26328 -6363 0
rnode "OR_magic_2.VOUT.t20" 0 176.264 26328 -6475 0
rnode "OR_magic_2.VOUT.t3" 0 121.24 27220 -6477 0
rnode "OR_magic_2.VOUT.t17" 0 132.22 27436 -6477 0
rnode "OR_magic_2.VOUT.t5" 0 112.07 27652 -6934 0
rnode "OR_magic_2.VOUT.t23" 0 57.5612 27220 -6934 0
rnode "OR_magic_2.VOUT.t12" 0 112.07 27004 -6934 0
rnode "OR_magic_2.VOUT.n10" 0 87.968 27220 -7046 0
rnode "OR_magic_2.VOUT.n11" 0 87.968 27436 -7046 0
rnode "OR_magic_2.VOUT.t11" 0 89.6316 27436 -6934 0
rnode "OR_magic_2.VOUT.n12" 0 121.165 27492 -6660 0
rnode "OR_magic_2.VOUT.t2" 0 76.2149 24200 -6686 0
rnode "OR_magic_2.VOUT.t0" 0 59.5608 24200 -6246 0
rnode "OR_magic_2.VOUT.t1" 0 65.4526 24200 -5762 0
resist "OR_magic_2.VOUT.n1" "divide_by_2_0.inverter_magic_5.VIN" 2.72926
resist "OR_magic_2.VOUT.n1" "OR_magic_2.VOUT.t0" 4.225
resist "OR_magic_2.VOUT.n1" "OR_magic_2.VOUT.t1" 4.65348
resist "OR_magic_2.VOUT.n1" "OR_magic_2.VOUT.t2" 5.47337
resist "OR_magic_2.VOUT.t6" "OR_magic_2.VOUT.n5" 7.3
resist "OR_magic_2.VOUT.t7" "OR_magic_2.VOUT.n7" 7.3
resist "OR_magic_2.VOUT.n6" "OR_magic_2.VOUT.t19" 7.3
resist "OR_magic_2.VOUT.t20" "OR_magic_2.VOUT.n9" 7.3
resist "OR_magic_2.VOUT.t11" "OR_magic_2.VOUT.n11" 7.3
resist "OR_magic_2.VOUT.n10" "OR_magic_2.VOUT.t23" 7.3
resist "OR_magic_2.VOUT.t15" "OR_magic_2.VOUT.n3" 7.3
resist "OR_magic_2.VOUT.n2" "OR_magic_2.VOUT.t4" 7.3
resist "divide_by_2_0.inverter_magic_5.VIN" "OR_magic_2.VOUT.n4" 9.96112
resist "divide_by_2_0.tg_magic_0.CLK" "OR_magic_2.VOUT.n12" 10.0008
resist "divide_by_2_0.inverter_magic_5.VIN" "OR_magic_2.VOUT.n0" 10.5266
resist "OR_magic_2.VOUT.n0" "OR_magic_2.VOUT.n8" 10.9091
resist "OR_magic_2.VOUT.n8" "OR_magic_2.VOUT.t22" 11.9565
resist "OR_magic_2.VOUT.n12" "OR_magic_2.VOUT.t17" 11.9565
resist "OR_magic_2.VOUT.n4" "OR_magic_2.VOUT.t9" 11.9565
resist "OR_magic_2.VOUT.n0" "divide_by_2_0.tg_magic_0.CLK" 12.5618
resist "OR_magic_2.VOUT.n8" "OR_magic_2.VOUT.t7" 17.9411
resist "OR_magic_2.VOUT.n12" "OR_magic_2.VOUT.t11" 17.9411
resist "OR_magic_2.VOUT.n4" "OR_magic_2.VOUT.t15" 17.9411
resist "OR_magic_2.VOUT.n5" "OR_magic_2.VOUT.t26" 26.9776
resist "OR_magic_2.VOUT.n5" "OR_magic_2.VOUT.t16" 26.9776
resist "OR_magic_2.VOUT.n9" "OR_magic_2.VOUT.t14" 26.9776
resist "OR_magic_2.VOUT.n9" "OR_magic_2.VOUT.t8" 26.9776
resist "divide_by_2_0.tg_magic_0.CLK" "OR_magic_2.VOUT.t20" 31.3556
resist "OR_magic_2.VOUT.n7" "OR_magic_2.VOUT.n6" 31.4944
resist "OR_magic_2.VOUT.n11" "OR_magic_2.VOUT.n10" 31.4944
resist "OR_magic_2.VOUT.n3" "OR_magic_2.VOUT.n2" 31.4944
resist "OR_magic_2.VOUT.n6" "OR_magic_2.VOUT.t13" 38.7944
resist "OR_magic_2.VOUT.n7" "OR_magic_2.VOUT.t18" 38.7944
resist "OR_magic_2.VOUT.n11" "OR_magic_2.VOUT.t5" 38.7944
resist "OR_magic_2.VOUT.n10" "OR_magic_2.VOUT.t12" 38.7944
resist "OR_magic_2.VOUT.n2" "OR_magic_2.VOUT.t24" 38.7944
resist "OR_magic_2.VOUT.n3" "OR_magic_2.VOUT.t25" 38.7944
resist "OR_magic_2.VOUT.n0" "OR_magic_2.VOUT.t6" 47.3383
resist "OR_magic_2.VOUT.t22" "OR_magic_2.VOUT.t10" 47.8939
resist "OR_magic_2.VOUT.t17" "OR_magic_2.VOUT.t3" 47.8939
resist "OR_magic_2.VOUT.t9" "OR_magic_2.VOUT.t21" 47.8939
killnode "7b_counter_0.MDFF_1.QB"
rnode "7b_counter_0.MDFF_1.QB.t1" 0 82.913 20364 1335 0
rnode "7b_counter_0.MDFF_1.QB.t0" 0 80.452 20439 1781 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.IN1" 0 818.433 15790 1352 0
rnode "7b_counter_0.MDFF_1.tspc2_magic_0.QB" 0 805.288 20964 1118 0
rnode "7b_counter_0.MDFF_1.QB.t7" 0 45.2932 16225 1171 0
rnode "7b_counter_0.MDFF_1.QB.t5" 0 86.0525 16657 731 0
rnode "7b_counter_0.MDFF_1.QB.t3" 0 57.3471 16441 731 0
rnode "7b_counter_0.MDFF_1.QB.n0" 0 107.122 16497 909 0
rnode "7b_counter_0.MDFF_1.QB.t6" 0 108.501 16441 1171 0
rnode "7b_counter_0.MDFF_1.QB.n1" 0 73.6474 16225 1283 0
rnode "7b_counter_0.MDFF_1.QB.t8" 0 133.702 20979 1781 0
rnode "7b_counter_0.MDFF_1.QB.n2" 0 140.411 20439 1541 0
rnode "7b_counter_0.MDFF_1.QB.n3" 0 105.327 20620 1447 0
rnode "7b_counter_0.MDFF_1.QB.t4" 0 60.8171 20636 1335 0
rnode "7b_counter_0.MDFF_1.QB.t2" 0 72.871 20636 851 0
rnode "7b_counter_0.MDFF_1.QB.n4" 0 121.822 20692 1114 0
resist "7b_counter_0.MDFF_1.QB.n2" "7b_counter_0.MDFF_1.QB.t1" 3.15428
resist "7b_counter_0.MDFF_1.QB.n2" "7b_counter_0.MDFF_1.QB.t0" 3.61957
resist "7b_counter_0.MDFF_1.QB.t4" "7b_counter_0.MDFF_1.QB.n3" 7.3
resist "7b_counter_0.MDFF_1.QB.n1" "7b_counter_0.MDFF_1.QB.t7" 7.3
resist "7b_counter_0.MDFF_1.QB.n3" "7b_counter_0.MDFF_1.QB.n2" 8.51534
resist "7b_counter_0.MDFF_1.mux_magic_0.IN1" "7b_counter_0.MDFF_1.QB.n1" 9.42726
resist "7b_counter_0.MDFF_1.QB.n0" "7b_counter_0.MDFF_1.QB.t3" 11.6018
resist "7b_counter_0.MDFF_1.QB.n4" "7b_counter_0.MDFF_1.QB.t4" 14.4045
resist "7b_counter_0.MDFF_1.QB.t6" "7b_counter_0.MDFF_1.QB.n0" 17.0768
resist "7b_counter_0.MDFF_1.QB.n4" "7b_counter_0.MDFF_1.QB.t2" 17.142
resist "7b_counter_0.MDFF_1.tspc2_magic_0.QB" "7b_counter_0.MDFF_1.mux_magic_0.IN1" 19.4014
resist "7b_counter_0.MDFF_1.tspc2_magic_0.QB" "7b_counter_0.MDFF_1.QB.n4" 23.3776
resist "7b_counter_0.MDFF_1.QB.n0" "7b_counter_0.MDFF_1.QB.t5" 28.8563
resist "7b_counter_0.MDFF_1.QB.n1" "7b_counter_0.MDFF_1.QB.t6" 38.8644
resist "7b_counter_0.MDFF_1.QB.n3" "7b_counter_0.MDFF_1.QB.t8" 53.2949
rnode "p3_gen_magic_0.xnor_magic_1.OUT.t2" 0 42.7166 2225 -8467 0
rnode "p3_gen_magic_0.xnor_magic_1.OUT.t0" 0 41.601 2277 -7983 0
rnode "p3_gen_magic_0.xnor_magic_1.OUT.t1" 0 48.3454 1793 -7536 0
rnode "p3_gen_magic_0.xnor_magic_1.OUT" 0 75.3285 2219 -8203 0
rnode "p3_gen_magic_0.xnor_magic_1.OUT.t3" 0 23.669 16546 -8030 0
rnode "p3_gen_magic_0.xnor_magic_1.OUT.t5" 0 44.9686 16978 -8470 0
rnode "p3_gen_magic_0.xnor_magic_1.OUT.t6" 0 29.968 16762 -8470 0
rnode "p3_gen_magic_0.xnor_magic_1.OUT.n0" 0 55.979 16818 -8292 0
rnode "p3_gen_magic_0.xnor_magic_1.OUT.t4" 0 56.6998 16762 -8030 0
rnode "p3_gen_magic_0.xnor_magic_1.OUT.n1" 0 38.4861 16546 -7918 0
rnode "p3_gen_magic_0.AND2_magic_0.B" 0 761.026 16229 -7847 0
rnode "p3_gen_magic_0.xnor_magic_1.OUT.n2" 0 1081.21 1384 -8165 0
resist "p3_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_1.OUT.t0" 2.96783
resist "p3_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_1.OUT.t2" 3.10087
resist "p3_gen_magic_0.xnor_magic_1.OUT" "p3_gen_magic_0.xnor_magic_1.OUT.n2" 5.86438
resist "p3_gen_magic_0.xnor_magic_1.OUT.n1" "p3_gen_magic_0.xnor_magic_1.OUT.t3" 7.3
resist "p3_gen_magic_0.xnor_magic_1.OUT.n2" "p3_gen_magic_0.xnor_magic_1.OUT.t1" 9.23134
resist "p3_gen_magic_0.AND2_magic_0.B" "p3_gen_magic_0.xnor_magic_1.OUT.n1" 9.27537
resist "p3_gen_magic_0.xnor_magic_1.OUT.n0" "p3_gen_magic_0.xnor_magic_1.OUT.t6" 11.6018
resist "p3_gen_magic_0.xnor_magic_1.OUT.t4" "p3_gen_magic_0.xnor_magic_1.OUT.n0" 17.0768
resist "p3_gen_magic_0.xnor_magic_1.OUT.n0" "p3_gen_magic_0.xnor_magic_1.OUT.t5" 28.8563
resist "p3_gen_magic_0.xnor_magic_1.OUT.n1" "p3_gen_magic_0.xnor_magic_1.OUT.t4" 38.8644
resist "p3_gen_magic_0.xnor_magic_1.OUT.n2" "p3_gen_magic_0.AND2_magic_0.B" 39.3948
killnode "7b_counter_0.MDFF_7.QB"
rnode "7b_counter_0.MDFF_7.QB.t1" 0 211.255 24015 4505 0
rnode "7b_counter_0.MDFF_7.QB.t0" 0 204.984 23940 4059 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.IN1" 0 1433.18 28589 4488 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.QB" 0 2814.97 23415 4722 0
rnode "7b_counter_0.MDFF_7.QB.t8" 0 186.134 23743 4989 0
rnode "7b_counter_0.MDFF_7.QB.n0" 0 358.022 23940 4299 0
rnode "7b_counter_0.MDFF_7.QB.t2" 0 339.976 23400 4059 0
rnode "7b_counter_0.MDFF_7.QB.n1" 0 268.795 23758 4393 0
rnode "7b_counter_0.MDFF_7.QB.t5" 0 154.491 23743 4505 0
rnode "7b_counter_0.MDFF_7.QB.n2" 0 310.391 23687 4725 0
rnode "7b_counter_0.MDFF_7.QB.t7" 0 115.403 28154 4669 0
rnode "7b_counter_0.MDFF_7.QB.t4" 0 219.254 27722 5109 0
rnode "7b_counter_0.MDFF_7.QB.t3" 0 146.115 27938 5109 0
rnode "7b_counter_0.MDFF_7.QB.n3" 0 272.937 27882 4931 0
rnode "7b_counter_0.MDFF_7.QB.t6" 0 276.451 27938 4669 0
rnode "7b_counter_0.MDFF_7.QB.n4" 0 187.647 28154 4557 0
resist "7b_counter_0.MDFF_7.QB.n0" "7b_counter_0.MDFF_7.QB.t1" 3.15428
resist "7b_counter_0.MDFF_7.QB.n0" "7b_counter_0.MDFF_7.QB.t0" 3.61957
resist "7b_counter_0.MDFF_7.QB.t5" "7b_counter_0.MDFF_7.QB.n1" 7.3
resist "7b_counter_0.MDFF_7.QB.n4" "7b_counter_0.MDFF_7.QB.t7" 7.3
resist "7b_counter_0.MDFF_7.QB.n1" "7b_counter_0.MDFF_7.QB.n0" 8.57882
resist "7b_counter_0.MDFF_7.mux_magic_0.IN1" "7b_counter_0.MDFF_7.QB.n4" 9.4244
resist "7b_counter_0.MDFF_7.QB.n3" "7b_counter_0.MDFF_7.QB.t3" 11.6018
resist "7b_counter_0.MDFF_7.QB.n2" "7b_counter_0.MDFF_7.QB.t5" 14.3393
resist "7b_counter_0.MDFF_7.QB.t6" "7b_counter_0.MDFF_7.QB.n3" 17.0768
resist "7b_counter_0.MDFF_7.QB.n2" "7b_counter_0.MDFF_7.QB.t8" 17.2071
resist "7b_counter_0.MDFF_7.tspc2_magic_0.QB" "7b_counter_0.MDFF_7.mux_magic_0.IN1" 20.6725
resist "7b_counter_0.MDFF_7.tspc2_magic_0.QB" "7b_counter_0.MDFF_7.QB.n2" 23.3776
resist "7b_counter_0.MDFF_7.QB.n3" "7b_counter_0.MDFF_7.QB.t4" 28.8563
resist "7b_counter_0.MDFF_7.QB.n4" "7b_counter_0.MDFF_7.QB.t6" 38.8644
resist "7b_counter_0.MDFF_7.QB.n1" "7b_counter_0.MDFF_7.QB.t2" 53.0324
killnode "DFF_magic_0.tg_magic_3.CLK"
rnode "DFF_magic_0.tg_magic_3.CLK.n0" 0 818.913 24329 -909 0
rnode "DFF_magic_0.tg_magic_2.CLK" 0 867.848 29701 -2157 0
rnode "DFF_magic_0.tg_magic_3.CLK.n1" 0 266.613 25015 -1027 0
rnode "DFF_magic_0.tg_magic_3.CLK.t2" 0 15.303 24381 -753 0
rnode "DFF_magic_0.tg_magic_3.CLK.t1" 0 15.303 24277 -753 0
rnode "DFF_magic_0.tg_magic_3.CLK.n2" 0 32.9933 24329 -753 0
rnode "DFF_magic_0.tg_magic_3.CLK.t5" 0 15.303 24165 -1210 0
rnode "DFF_magic_0.tg_magic_3.CLK.t4" 0 15.303 24061 -1210 0
rnode "DFF_magic_0.tg_magic_3.CLK.n3" 0 34.488 24113 -1210 0
rnode "DFF_magic_0.tg_magic_3.CLK.t3" 0 15.303 23949 -753 0
rnode "DFF_magic_0.tg_magic_3.CLK.t0" 0 15.303 23845 -753 0
rnode "DFF_magic_0.tg_magic_3.CLK.n4" 0 38.6563 23897 -753 0
rnode "DFF_magic_0.tg_magic_3.CLK.t9" 0 75.1221 26413 -1212 0
rnode "DFF_magic_0.tg_magic_3.CLK.t6" 0 75.1221 25981 -1212 0
rnode "DFF_magic_0.tg_magic_3.CLK.n5" 0 91.3246 26197 -1324 0
rnode "DFF_magic_0.tg_magic_3.CLK.t14" 0 198.472 26197 -1212 0
rnode "DFF_magic_0.tg_magic_3.CLK.t21" 0 36.4918 25305 -753 0
rnode "DFF_magic_0.tg_magic_3.CLK.t19" 0 71.0486 25521 -753 0
rnode "DFF_magic_0.tg_magic_3.CLK.n6" 0 55.7686 25305 -641 0
rnode "DFF_magic_0.tg_magic_3.CLK.t22" 0 71.0486 24873 -753 0
rnode "DFF_magic_0.tg_magic_3.CLK.n7" 0 55.7686 25089 -641 0
rnode "DFF_magic_0.tg_magic_3.CLK.t7" 0 56.8233 25089 -753 0
rnode "DFF_magic_0.tg_magic_3.CLK.t11" 0 76.8618 25305 -1210 0
rnode "DFF_magic_0.tg_magic_3.CLK.t15" 0 83.8229 25089 -1210 0
rnode "DFF_magic_0.tg_magic_3.CLK.n8" 0 76.8146 25033 -1027 0
rnode "DFF_magic_0.tg_magic_3.CLK.t10" 0 75.1221 28570 -1973 0
rnode "DFF_magic_0.tg_magic_3.CLK.t17" 0 75.1221 28138 -1973 0
rnode "DFF_magic_0.tg_magic_3.CLK.n9" 0 91.3246 28354 -1861 0
rnode "DFF_magic_0.tg_magic_3.CLK.t13" 0 198.163 28354 -1973 0
rnode "DFF_magic_0.tg_magic_3.CLK.t16" 0 76.8618 29246 -1975 0
rnode "DFF_magic_0.tg_magic_3.CLK.t18" 0 83.8229 29462 -1975 0
rnode "DFF_magic_0.tg_magic_3.CLK.t23" 0 71.0486 29678 -2432 0
rnode "DFF_magic_0.tg_magic_3.CLK.t8" 0 36.4918 29246 -2432 0
rnode "DFF_magic_0.tg_magic_3.CLK.t20" 0 71.0486 29030 -2432 0
rnode "DFF_magic_0.tg_magic_3.CLK.n10" 0 55.7686 29246 -2544 0
rnode "DFF_magic_0.tg_magic_3.CLK.n11" 0 55.7686 29462 -2544 0
rnode "DFF_magic_0.tg_magic_3.CLK.t12" 0 56.8233 29462 -2432 0
rnode "DFF_magic_0.tg_magic_3.CLK.n12" 0 76.8146 29518 -2158 0
resist "DFF_magic_0.tg_magic_3.CLK.n3" "DFF_magic_0.tg_magic_3.CLK.t4" 1.4625
resist "DFF_magic_0.tg_magic_3.CLK.n3" "DFF_magic_0.tg_magic_3.CLK.t5" 1.4625
resist "DFF_magic_0.tg_magic_3.CLK.n4" "DFF_magic_0.tg_magic_3.CLK.t0" 1.625
resist "DFF_magic_0.tg_magic_3.CLK.n4" "DFF_magic_0.tg_magic_3.CLK.t3" 1.625
resist "DFF_magic_0.tg_magic_3.CLK.n2" "DFF_magic_0.tg_magic_3.CLK.t1" 1.625
resist "DFF_magic_0.tg_magic_3.CLK.n2" "DFF_magic_0.tg_magic_3.CLK.t2" 1.625
resist "DFF_magic_0.tg_magic_3.CLK.n0" "DFF_magic_0.tg_magic_3.CLK.n1" 1.71991
resist "DFF_magic_0.tg_magic_3.CLK.n0" "DFF_magic_0.tg_magic_3.CLK.n2" 2.90522
resist "DFF_magic_0.tg_magic_3.CLK.n0" "DFF_magic_0.tg_magic_3.CLK.n4" 3.31022
resist "DFF_magic_0.tg_magic_3.CLK.n0" "DFF_magic_0.tg_magic_3.CLK.n3" 3.645
resist "DFF_magic_0.tg_magic_3.CLK.t14" "DFF_magic_0.tg_magic_3.CLK.n5" 7.3
resist "DFF_magic_0.tg_magic_3.CLK.t7" "DFF_magic_0.tg_magic_3.CLK.n7" 7.3
resist "DFF_magic_0.tg_magic_3.CLK.n6" "DFF_magic_0.tg_magic_3.CLK.t21" 7.3
resist "DFF_magic_0.tg_magic_3.CLK.t13" "DFF_magic_0.tg_magic_3.CLK.n9" 7.3
resist "DFF_magic_0.tg_magic_3.CLK.t12" "DFF_magic_0.tg_magic_3.CLK.n11" 7.3
resist "DFF_magic_0.tg_magic_3.CLK.n10" "DFF_magic_0.tg_magic_3.CLK.t8" 7.3
resist "DFF_magic_0.tg_magic_3.CLK.n1" "DFF_magic_0.tg_magic_3.CLK.n8" 9.77568
resist "DFF_magic_0.tg_magic_2.CLK" "DFF_magic_0.tg_magic_3.CLK.n12" 10.0903
resist "DFF_magic_0.tg_magic_3.CLK.n8" "DFF_magic_0.tg_magic_3.CLK.t15" 11.9565
resist "DFF_magic_0.tg_magic_3.CLK.n12" "DFF_magic_0.tg_magic_3.CLK.t18" 11.9565
resist "DFF_magic_0.tg_magic_3.CLK.n8" "DFF_magic_0.tg_magic_3.CLK.t7" 17.9411
resist "DFF_magic_0.tg_magic_3.CLK.n12" "DFF_magic_0.tg_magic_3.CLK.t12" 17.9411
resist "DFF_magic_0.tg_magic_3.CLK.n0" "DFF_magic_0.tg_magic_2.CLK" 20.6165
resist "DFF_magic_0.tg_magic_3.CLK.n5" "DFF_magic_0.tg_magic_3.CLK.t9" 26.9776
resist "DFF_magic_0.tg_magic_3.CLK.n5" "DFF_magic_0.tg_magic_3.CLK.t6" 26.9776
resist "DFF_magic_0.tg_magic_3.CLK.n9" "DFF_magic_0.tg_magic_3.CLK.t10" 26.9776
resist "DFF_magic_0.tg_magic_3.CLK.n9" "DFF_magic_0.tg_magic_3.CLK.t17" 26.9776
resist "DFF_magic_0.tg_magic_3.CLK.n7" "DFF_magic_0.tg_magic_3.CLK.n6" 31.4944
resist "DFF_magic_0.tg_magic_3.CLK.n11" "DFF_magic_0.tg_magic_3.CLK.n10" 31.4944
resist "DFF_magic_0.tg_magic_3.CLK.n6" "DFF_magic_0.tg_magic_3.CLK.t19" 38.7944
resist "DFF_magic_0.tg_magic_3.CLK.n7" "DFF_magic_0.tg_magic_3.CLK.t22" 38.7944
resist "DFF_magic_0.tg_magic_3.CLK.n11" "DFF_magic_0.tg_magic_3.CLK.t23" 38.7944
resist "DFF_magic_0.tg_magic_3.CLK.n10" "DFF_magic_0.tg_magic_3.CLK.t20" 38.7944
resist "DFF_magic_0.tg_magic_2.CLK" "DFF_magic_0.tg_magic_3.CLK.t13" 47.2519
resist "DFF_magic_0.tg_magic_3.CLK.n1" "DFF_magic_0.tg_magic_3.CLK.t14" 47.3383
resist "DFF_magic_0.tg_magic_3.CLK.t15" "DFF_magic_0.tg_magic_3.CLK.t11" 47.8939
resist "DFF_magic_0.tg_magic_3.CLK.t18" "DFF_magic_0.tg_magic_3.CLK.t16" 47.8939
rnode "7b_counter_0.MDFF_0.Q" 0 4.70008 8000 1523 0
rnode "Q5.t2" 0 92.3376 7573 2204 0
rnode "Q5.t0" 0 72.1605 7573 1764 0
rnode "Q5.n0" 0 185.688 7625 1764 0
rnode "Q5.t1" 0 79.2987 7573 1280 0
rnode "Q5.n1" 0 142.097 7625 1546 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VOUT" 0 38.1102 7759 1528 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.VOUT" 0 29.4132 7953 1527 0
rnode "7b_counter_0.MDFF_4.CLK" 0 12.6089 13759 4486 0
rnode "Q5.t26" 0 69.7379 13307 4669 0
rnode "Q5.t7" 0 132.495 12875 5109 0
rnode "Q5.t15" 0 88.2971 13091 5109 0
rnode "Q5.n2" 0 164.936 13035 4931 0
rnode "Q5.t28" 0 167.059 13091 4669 0
rnode "Q5.n3" 0 113.395 13307 4557 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.B" 0 105.055 13624 4486 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.IN1" 0 21.2781 13742 4488 0
rnode "Q5.n4" 0 1368.66 13743 4488 0
rnode "Q5.n5" 0 1064.97 7974 1526 0
rnode "Q5.n6" 0 14.2258 7981 1493 0
rnode "Q5.t27" 0 101.795 24585 6500 0
rnode "Q5.t3" 0 166.19 24369 6955 0
rnode "Q5.t5" 0 264.048 24369 6500 0
rnode "Q5.t14" 0 243.058 24369 6016 0
rnode "Q5.t4" 0 179.507 24585 6016 0
rnode "Q5.n7" 0 235.331 24580 6274 0
rnode "7b_counter_0.NOR_gate_1.B" 0 3246.81 23632 6274 0
rnode "Q5.t17" 0 146.887 7953 -3481 0
rnode "Q5.t23" 0 160.19 7737 -3481 0
rnode "Q5.t29" 0 69.7379 7953 -3938 0
rnode "Q5.t22" 0 135.778 8169 -3938 0
rnode "Q5.n8" 0 106.577 7953 -4050 0
rnode "Q5.t21" 0 135.778 7521 -3938 0
rnode "Q5.n9" 0 106.577 7737 -4050 0
rnode "Q5.t6" 0 108.593 7737 -3938 0
rnode "Q5.n10" 0 147.237 7681 -3664 0
rnode "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN" 0 175.133 7564 -3665 0
rnode "Q5.t18" 0 96.0983 8667 -3038 0
rnode "Q5.t19" 0 149.438 8883 -3485 0
rnode "Q5.t24" 0 178.964 8667 -3485 0
rnode "Q5.n11" 0 123.864 8643 -3244 0
rnode "p2_gen_magic_0.xnor_magic_6.A" 0 323.403 8581 -3239 0
rnode "Q5.n12" 0 863.654 7318 -2997 0
rnode "Q5.t9" 0 146.887 7953 -7979 0
rnode "Q5.t13" 0 160.19 7737 -7979 0
rnode "Q5.t20" 0 69.7379 7953 -8436 0
rnode "Q5.t12" 0 135.778 8169 -8436 0
rnode "Q5.n13" 0 106.577 7953 -8548 0
rnode "Q5.t11" 0 135.778 7521 -8436 0
rnode "Q5.n14" 0 106.577 7737 -8548 0
rnode "Q5.t25" 0 108.593 7737 -8436 0
rnode "Q5.n15" 0 147.237 7681 -8162 0
rnode "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN" 0 187.53 7564 -8163 0
rnode "Q5.t8" 0 96.0983 8667 -7536 0
rnode "Q5.t10" 0 149.438 8883 -7983 0
rnode "Q5.t16" 0 178.964 8667 -7983 0
rnode "Q5.n16" 0 123.864 8643 -7742 0
rnode "p3_gen_magic_0.xnor_magic_6.A" 0 297.037 8581 -7737 0
rnode "Q5.n17" 0 4970.86 7312 -7461 0
rnode "Q5.n18" 0 6220.16 6061 -237 0
rnode "Q5.n19" 0 3256.04 7981 400 0
rnode "Q5" 0 141.399 7978 1275 0
rnode "7b_counter_0.Q5" 0 30.0986 7982 1424 0
resist "Q5.n4" "7b_counter_0.MDFF_4.mux_magic_3.IN1" 0.00111111
resist "Q5.n6" "Q5.n5" 0.00875
resist "Q5.n4" "7b_counter_0.MDFF_4.CLK" 0.0177778
resist "Q5.n6" "7b_counter_0.MDFF_0.Q" 0.02375
resist "Q5.n5" "7b_counter_0.MDFF_0.mux_magic_2.VOUT" 0.02625
resist "7b_counter_0.Q5" "Q5.n6" 0.112909
resist "7b_counter_0.MDFF_4.mux_magic_3.IN1" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.B" 0.190612
resist "7b_counter_0.Q5" "Q5" 0.243818
resist "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VOUT" "Q5.n1" 0.256596
resist "7b_counter_0.MDFF_0.mux_magic_2.VOUT" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VOUT" 0.360186
resist "Q5.n1" "Q5.n0" 0.426522
resist "Q5.n12" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN" 0.939064
resist "Q5.n17" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN" 1.15909
resist "Q5" "Q5.n19" 1.43182
resist "Q5.n17" "p3_gen_magic_0.xnor_magic_6.A" 1.96453
resist "Q5.n12" "p2_gen_magic_0.xnor_magic_6.A" 2.12574
resist "Q5.n0" "Q5.t0" 4.225
resist "Q5.n1" "Q5.t1" 4.65348
resist "Q5.n0" "Q5.t2" 5.47337
resist "Q5.t6" "Q5.n9" 7.3
resist "Q5.n8" "Q5.t29" 7.3
resist "Q5.t25" "Q5.n14" 7.3
resist "Q5.n13" "Q5.t20" 7.3
resist "Q5.n3" "Q5.t26" 7.3
resist "p2_gen_magic_0.xnor_magic_6.A" "Q5.n11" 8.07971
resist "p3_gen_magic_0.xnor_magic_6.A" "Q5.n16" 8.07971
resist "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.B" "Q5.n3" 9.27537
resist "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN" "Q5.n10" 9.94597
resist "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VIN" "Q5.n15" 9.94597
resist "Q5.n18" "Q5.n12" 10.4425
resist "Q5.n2" "Q5.t15" 11.6018
resist "Q5.n10" "Q5.t23" 11.9565
resist "Q5.n15" "Q5.t13" 11.9565
resist "Q5.n19" "Q5.n18" 12.608
resist "Q5.n11" "Q5.t18" 13.4268
resist "Q5.n16" "Q5.t8" 13.4268
resist "Q5.n7" "Q5.t27" 14.7304
resist "Q5.n11" "Q5.t24" 15.708
resist "Q5.n16" "Q5.t16" 15.708
resist "Q5.n7" "Q5.t4" 16.8161
resist "Q5.t28" "Q5.n2" 17.0768
resist "Q5.n10" "Q5.t6" 17.9411
resist "Q5.n15" "Q5.t25" 17.9411
resist "7b_counter_0.NOR_gate_1.B" "Q5.n7" 18.4745
resist "Q5.n2" "Q5.t7" 28.8563
resist "Q5.t5" "Q5.t3" 29.6562
resist "Q5.n9" "Q5.n8" 31.4944
resist "Q5.n14" "Q5.n13" 31.4944
resist "Q5.t14" "Q5.t5" 31.5464
resist "Q5.n5" "Q5.n4" 32.6536
resist "Q5.n19" "7b_counter_0.NOR_gate_1.B" 34.8557
resist "Q5.n8" "Q5.t22" 38.7944
resist "Q5.n9" "Q5.t21" 38.7944
resist "Q5.n13" "Q5.t12" 38.7944
resist "Q5.n14" "Q5.t11" 38.7944
resist "Q5.n3" "Q5.t28" 38.8644
resist "Q5.t24" "Q5.t19" 47.5382
resist "Q5.t16" "Q5.t10" 47.5382
resist "Q5.t23" "Q5.t17" 47.8939
resist "Q5.t13" "Q5.t9" 47.8939
resist "Q5.t4" "Q5.t14" 48.5222
resist "Q5.n18" "Q5.n17" 52.1469
rnode "p3_gen_magic_0.xnor_magic_3.OUT.t0" 0 58.2535 2191 -5428 0
rnode "p3_gen_magic_0.xnor_magic_3.OUT.t1" 0 65.9296 1811 -6359 0
rnode "p3_gen_magic_0.xnor_magic_3.OUT.n0" 0 1200.48 11198 -5479 0
rnode "p3_gen_magic_0.xnor_magic_3.OUT" 0 159.459 2237 -5692 0
rnode "p3_gen_magic_0.xnor_magic_3.OUT.t6" 0 64.5557 12429 -6141 0
rnode "p3_gen_magic_0.xnor_magic_3.OUT.t5" 0 158.504 12429 -6501 0
rnode "p3_gen_magic_0.xnor_magic_3.OUT.t4" 0 45.9439 11868 -5268 0
rnode "p3_gen_magic_0.xnor_magic_3.OUT.t2" 0 75.3584 11868 -6141 0
rnode "p3_gen_magic_0.xnor_magic_3.OUT.t3" 0 85.3802 11868 -5698 0
rnode "p3_gen_magic_0.xnor_magic_3.OUT.n1" 0 61.6989 11866 -5485 0
rnode "p3_gen_magic_0.3_inp_AND_magic_1.C" 0 20.2626 11134 -5485 0
rnode "p3_gen_magic_0.xnor_magic_3.OUT.n2" 0 904.176 1402 -5674 0
resist "p3_gen_magic_0.xnor_magic_3.OUT" "p3_gen_magic_0.xnor_magic_3.OUT.t0" 3.11261
resist "p3_gen_magic_0.xnor_magic_3.OUT.n0" "p3_gen_magic_0.3_inp_AND_magic_1.C" 5.43035
resist "p3_gen_magic_0.xnor_magic_3.OUT" "p3_gen_magic_0.xnor_magic_3.OUT.n2" 5.86438
resist "p3_gen_magic_0.xnor_magic_3.OUT.n2" "p3_gen_magic_0.xnor_magic_3.OUT.t1" 9.23134
resist "p3_gen_magic_0.xnor_magic_3.OUT.n0" "p3_gen_magic_0.xnor_magic_3.OUT.n1" 12.5012
resist "p3_gen_magic_0.xnor_magic_3.OUT.n1" "p3_gen_magic_0.xnor_magic_3.OUT.t3" 13.883
resist "p3_gen_magic_0.xnor_magic_3.OUT.n1" "p3_gen_magic_0.xnor_magic_3.OUT.t4" 14.1438
resist "p3_gen_magic_0.xnor_magic_3.OUT.n2" "p3_gen_magic_0.xnor_magic_3.OUT.n0" 17.1808
resist "p3_gen_magic_0.xnor_magic_3.OUT.t5" "p3_gen_magic_0.xnor_magic_3.OUT.t6" 23.4643
resist "p3_gen_magic_0.xnor_magic_3.OUT.t3" "p3_gen_magic_0.xnor_magic_3.OUT.t2" 28.8741
resist "p3_gen_magic_0.xnor_magic_3.OUT.n0" "p3_gen_magic_0.xnor_magic_3.OUT.t5" 39.1557
rnode "divide_by_2_1.inverter_magic_3.VIN" 0 1599.98 37846 1324 0
rnode "divide_by_2_1.inverter_magic_2.VOUT" 0 515.349 37822 2562 0
rnode "mux_magic_0.IN1" 0 1468.19 32586 -1333 0
rnode "mux_magic_0.IN1.t15" 0 84.422 32976 -1152 0
rnode "mux_magic_0.IN1.t6" 0 160.393 33408 -712 0
rnode "mux_magic_0.IN1.t7" 0 106.889 33192 -712 0
rnode "mux_magic_0.IN1.n0" 0 199.665 33248 -890 0
rnode "mux_magic_0.IN1.t12" 0 202.236 33192 -1152 0
rnode "mux_magic_0.IN1.n1" 0 137.271 32976 -1264 0
rnode "mux_magic_0.IN1.t11" 0 177.816 37457 1508 0
rnode "mux_magic_0.IN1.t8" 0 193.92 37673 1508 0
rnode "mux_magic_0.IN1.t13" 0 164.368 37889 1051 0
rnode "mux_magic_0.IN1.t9" 0 84.422 37457 1051 0
rnode "mux_magic_0.IN1.t14" 0 164.368 37241 1051 0
rnode "mux_magic_0.IN1.n2" 0 129.018 37457 939 0
rnode "mux_magic_0.IN1.n3" 0 129.018 37673 939 0
rnode "mux_magic_0.IN1.t10" 0 131.458 37673 1051 0
rnode "mux_magic_0.IN1.n4" 0 178.282 37729 1325 0
rnode "divide_by_2_1.Q" 0 214.975 38151 1902 0
rnode "mux_magic_0.IN1.t5" 0 35.4028 37566 2288 0
rnode "mux_magic_0.IN1.t4" 0 35.4028 37462 2288 0
rnode "mux_magic_0.IN1.n5" 0 79.7863 37514 2288 0
rnode "mux_magic_0.IN1.t1" 0 35.4028 37350 2745 0
rnode "mux_magic_0.IN1.t0" 0 35.4028 37246 2745 0
rnode "mux_magic_0.IN1.n6" 0 89.4295 37298 2745 0
rnode "mux_magic_0.IN1.t3" 0 35.4028 37782 2745 0
rnode "mux_magic_0.IN1.t2" 0 35.4028 37678 2745 0
rnode "mux_magic_0.IN1.n7" 0 76.3284 37730 2745 0
resist "mux_magic_0.IN1.n5" "mux_magic_0.IN1.t4" 1.4625
resist "mux_magic_0.IN1.n5" "mux_magic_0.IN1.t5" 1.4625
resist "mux_magic_0.IN1.n7" "mux_magic_0.IN1.t2" 1.625
resist "mux_magic_0.IN1.n7" "mux_magic_0.IN1.t3" 1.625
resist "mux_magic_0.IN1.n6" "mux_magic_0.IN1.t0" 1.625
resist "mux_magic_0.IN1.n6" "mux_magic_0.IN1.t1" 1.625
resist "divide_by_2_1.Q" "divide_by_2_1.inverter_magic_3.VIN" 1.68015
resist "divide_by_2_1.inverter_magic_2.VOUT" "divide_by_2_1.Q" 2.47508
resist "divide_by_2_1.inverter_magic_2.VOUT" "mux_magic_0.IN1.n7" 2.90522
resist "divide_by_2_1.inverter_magic_2.VOUT" "mux_magic_0.IN1.n6" 3.31022
resist "divide_by_2_1.inverter_magic_2.VOUT" "mux_magic_0.IN1.n5" 3.645
resist "mux_magic_0.IN1.t10" "mux_magic_0.IN1.n3" 7.3
resist "mux_magic_0.IN1.n2" "mux_magic_0.IN1.t9" 7.3
resist "mux_magic_0.IN1.n1" "mux_magic_0.IN1.t15" 7.3
resist "mux_magic_0.IN1" "mux_magic_0.IN1.n1" 9.40946
resist "divide_by_2_1.inverter_magic_3.VIN" "mux_magic_0.IN1.n4" 9.95879
resist "mux_magic_0.IN1.n0" "mux_magic_0.IN1.t7" 11.6018
resist "mux_magic_0.IN1.n4" "mux_magic_0.IN1.t8" 11.9565
resist "mux_magic_0.IN1.t12" "mux_magic_0.IN1.n0" 17.0768
resist "mux_magic_0.IN1.n4" "mux_magic_0.IN1.t10" 17.9411
resist "divide_by_2_1.inverter_magic_3.VIN" "mux_magic_0.IN1" 19.3134
resist "mux_magic_0.IN1.n0" "mux_magic_0.IN1.t6" 28.8563
resist "mux_magic_0.IN1.n3" "mux_magic_0.IN1.n2" 31.4944
resist "mux_magic_0.IN1.n3" "mux_magic_0.IN1.t13" 38.7944
resist "mux_magic_0.IN1.n2" "mux_magic_0.IN1.t14" 38.7944
resist "mux_magic_0.IN1.n1" "mux_magic_0.IN1.t12" 38.8644
resist "mux_magic_0.IN1.t8" "mux_magic_0.IN1.t11" 47.8939
rnode "divide_by_2_1.inverter_magic_2.VIN" 0 703.787 37233 2472 0
rnode "divide_by_2_1.tg_magic_3.IN.n0" 0 138.246 33408 2279 0
rnode "divide_by_2_1.tg_magic_2.OUT" 0 314.192 35009 1314 0
rnode "divide_by_2_1.tg_magic_3.IN" 0 424.987 32843 2092 0
rnode "divide_by_2_1.tg_magic_3.IN.t13" 0 30.0435 35185 1518 0
rnode "divide_by_2_1.tg_magic_3.IN.t8" 0 26.5261 35185 1059 0
rnode "divide_by_2_1.tg_magic_3.IN.t12" 0 10.7433 35617 1518 0
rnode "divide_by_2_1.tg_magic_3.IN.t14" 0 10.7433 35513 1518 0
rnode "divide_by_2_1.tg_magic_3.IN.n1" 0 27.3568 35565 1518 0
rnode "divide_by_2_1.tg_magic_3.IN.t6" 0 10.7433 35617 1059 0
rnode "divide_by_2_1.tg_magic_3.IN.t7" 0 10.7433 35513 1059 0
rnode "divide_by_2_1.tg_magic_3.IN.n2" 0 21.4849 35565 1059 0
rnode "divide_by_2_1.tg_magic_3.IN.n3" 0 77.8921 35569 1067 0
rnode "divide_by_2_1.tg_magic_3.IN.t19" 0 25.6187 37622 2745 0
rnode "divide_by_2_1.tg_magic_3.IN.t18" 0 49.879 37838 2745 0
rnode "divide_by_2_1.tg_magic_3.IN.n4" 0 39.1518 37622 2857 0
rnode "divide_by_2_1.tg_magic_3.IN.t22" 0 49.879 37190 2745 0
rnode "divide_by_2_1.tg_magic_3.IN.n5" 0 39.1518 37406 2857 0
rnode "divide_by_2_1.tg_magic_3.IN.t21" 0 39.8922 37406 2745 0
rnode "divide_by_2_1.tg_magic_3.IN.t20" 0 53.9601 37622 2288 0
rnode "divide_by_2_1.tg_magic_3.IN.t23" 0 58.847 37406 2288 0
rnode "divide_by_2_1.tg_magic_3.IN.n6" 0 54.1035 37350 2471 0
rnode "divide_by_2_1.tg_magic_3.IN.t9" 0 29.7916 33028 2279 0
rnode "divide_by_2_1.tg_magic_3.IN.t15" 0 40.0141 33028 2738 0
rnode "divide_by_2_1.tg_magic_3.IN.t17" 0 10.7433 33460 2738 0
rnode "divide_by_2_1.tg_magic_3.IN.t16" 0 10.7433 33356 2738 0
rnode "divide_by_2_1.tg_magic_3.IN.n7" 0 21.4866 33408 2738 0
rnode "divide_by_2_1.tg_magic_3.IN.t11" 0 10.7433 33460 2279 0
rnode "divide_by_2_1.tg_magic_3.IN.t10" 0 10.7433 33356 2279 0
rnode "divide_by_2_1.tg_magic_3.IN.n8" 0 21.4866 33408 2279 0
rnode "divide_by_2_1.tg_magic_3.IN.t4" 0 30.0435 36786 2278 0
rnode "divide_by_2_1.tg_magic_3.IN.t2" 0 26.5261 36786 2737 0
rnode "divide_by_2_1.tg_magic_3.IN.t1" 0 10.7433 36458 2737 0
rnode "divide_by_2_1.tg_magic_3.IN.t0" 0 10.7433 36354 2737 0
rnode "divide_by_2_1.tg_magic_3.IN.n9" 0 21.4849 36406 2737 0
rnode "divide_by_2_1.tg_magic_3.IN.t3" 0 10.7433 36458 2278 0
rnode "divide_by_2_1.tg_magic_3.IN.t5" 0 10.7433 36354 2278 0
rnode "divide_by_2_1.tg_magic_3.IN.n10" 0 27.3568 36406 2278 0
rnode "divide_by_2_1.tg_magic_3.IN.n11" 0 77.8921 36402 2729 0
resist "divide_by_2_1.tg_magic_3.IN.n1" "divide_by_2_1.tg_magic_3.IN.t14" 1.4625
resist "divide_by_2_1.tg_magic_3.IN.n1" "divide_by_2_1.tg_magic_3.IN.t12" 1.4625
resist "divide_by_2_1.tg_magic_3.IN.n8" "divide_by_2_1.tg_magic_3.IN.t10" 1.4625
resist "divide_by_2_1.tg_magic_3.IN.n8" "divide_by_2_1.tg_magic_3.IN.t11" 1.4625
resist "divide_by_2_1.tg_magic_3.IN.n10" "divide_by_2_1.tg_magic_3.IN.t5" 1.4625
resist "divide_by_2_1.tg_magic_3.IN.n10" "divide_by_2_1.tg_magic_3.IN.t3" 1.4625
resist "divide_by_2_1.tg_magic_3.IN.n2" "divide_by_2_1.tg_magic_3.IN.t7" 1.625
resist "divide_by_2_1.tg_magic_3.IN.n2" "divide_by_2_1.tg_magic_3.IN.t6" 1.625
resist "divide_by_2_1.tg_magic_3.IN.n7" "divide_by_2_1.tg_magic_3.IN.t16" 1.625
resist "divide_by_2_1.tg_magic_3.IN.n7" "divide_by_2_1.tg_magic_3.IN.t17" 1.625
resist "divide_by_2_1.tg_magic_3.IN.n9" "divide_by_2_1.tg_magic_3.IN.t0" 1.625
resist "divide_by_2_1.tg_magic_3.IN.n9" "divide_by_2_1.tg_magic_3.IN.t1" 1.625
resist "divide_by_2_1.tg_magic_3.IN" "divide_by_2_1.tg_magic_3.IN.n0" 2.31848
resist "divide_by_2_1.tg_magic_3.IN.n0" "divide_by_2_1.tg_magic_3.IN.n7" 2.6
resist "divide_by_2_1.tg_magic_3.IN.n3" "divide_by_2_1.tg_magic_3.IN.n2" 2.60791
resist "divide_by_2_1.tg_magic_3.IN.n11" "divide_by_2_1.tg_magic_3.IN.n9" 2.60791
resist "divide_by_2_1.tg_magic_3.IN.n0" "divide_by_2_1.tg_magic_3.IN.n8" 3.15
resist "divide_by_2_1.tg_magic_3.IN.n3" "divide_by_2_1.tg_magic_3.IN.n1" 3.99466
resist "divide_by_2_1.tg_magic_3.IN.n11" "divide_by_2_1.tg_magic_3.IN.n10" 3.99466
resist "divide_by_2_1.tg_magic_2.OUT" "divide_by_2_1.tg_magic_3.IN.t8" 4.83
resist "divide_by_2_1.tg_magic_3.IN" "divide_by_2_1.tg_magic_3.IN.t9" 4.9275
resist "divide_by_2_1.tg_magic_2.OUT" "divide_by_2_1.tg_magic_3.IN.t13" 4.96859
resist "divide_by_2_1.inverter_magic_2.VIN" "divide_by_2_1.tg_magic_3.IN.t4" 4.96859
resist "divide_by_2_1.inverter_magic_2.VIN" "divide_by_2_1.tg_magic_3.IN.t2" 5.34208
resist "divide_by_2_1.tg_magic_3.IN.n0" "divide_by_2_1.tg_magic_3.IN.t15" 5.68065
resist "divide_by_2_1.tg_magic_3.IN.t21" "divide_by_2_1.tg_magic_3.IN.n5" 7.3
resist "divide_by_2_1.tg_magic_3.IN.n4" "divide_by_2_1.tg_magic_3.IN.t19" 7.3
resist "divide_by_2_1.tg_magic_2.OUT" "divide_by_2_1.tg_magic_3.IN.n3" 9.59834
resist "divide_by_2_1.inverter_magic_2.VIN" "divide_by_2_1.tg_magic_3.IN.n11" 9.59834
resist "divide_by_2_1.inverter_magic_2.VIN" "divide_by_2_1.tg_magic_3.IN.n6" 9.96112
resist "divide_by_2_1.tg_magic_3.IN.n6" "divide_by_2_1.tg_magic_3.IN.t23" 11.9565
resist "divide_by_2_1.inverter_magic_2.VIN" "divide_by_2_1.tg_magic_2.OUT" 13.764
resist "divide_by_2_1.tg_magic_3.IN.n6" "divide_by_2_1.tg_magic_3.IN.t21" 17.9411
resist "divide_by_2_1.inverter_magic_2.VIN" "divide_by_2_1.tg_magic_3.IN" 18.7192
resist "divide_by_2_1.tg_magic_3.IN.n5" "divide_by_2_1.tg_magic_3.IN.n4" 31.4944
resist "divide_by_2_1.tg_magic_3.IN.n4" "divide_by_2_1.tg_magic_3.IN.t18" 38.7944
resist "divide_by_2_1.tg_magic_3.IN.n5" "divide_by_2_1.tg_magic_3.IN.t22" 38.7944
resist "divide_by_2_1.tg_magic_3.IN.t23" "divide_by_2_1.tg_magic_3.IN.t20" 47.8939
rnode "p3_gen_magic_0.xnor_magic_5.OUT.t0" 0 47.5225 5668 -7983 0
rnode "p3_gen_magic_0.xnor_magic_5.OUT.t1" 0 55.227 5288 -7536 0
rnode "p3_gen_magic_0.AND2_magic_0.A" 0 597.462 16109 -8253 0
rnode "p3_gen_magic_0.xnor_magic_5.OUT" 0 134.848 5714 -8203 0
rnode "p3_gen_magic_0.xnor_magic_5.OUT.t5" 0 98.1532 16978 -8030 0
rnode "p3_gen_magic_0.xnor_magic_5.OUT.t3" 0 108.047 16330 -8030 0
rnode "p3_gen_magic_0.xnor_magic_5.OUT.t4" 0 52.0297 16546 -8470 0
rnode "p3_gen_magic_0.xnor_magic_5.OUT.t2" 0 33.8882 16330 -8470 0
rnode "p3_gen_magic_0.xnor_magic_5.OUT.n0" 0 42.0593 16386 -8295 0
rnode "p3_gen_magic_0.xnor_magic_5.OUT.n1" 0 46.0589 16273 -8257 0
rnode "p3_gen_magic_0.xnor_magic_5.OUT.n2" 0 984.703 4879 -8165 0
resist "p3_gen_magic_0.xnor_magic_5.OUT.n1" "p3_gen_magic_0.xnor_magic_5.OUT.n0" 2.45487
resist "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_5.OUT.t0" 2.96783
resist "p3_gen_magic_0.xnor_magic_5.OUT" "p3_gen_magic_0.xnor_magic_5.OUT.n2" 5.86438
resist "p3_gen_magic_0.xnor_magic_5.OUT.n2" "p3_gen_magic_0.xnor_magic_5.OUT.t1" 9.23134
resist "p3_gen_magic_0.xnor_magic_5.OUT.n0" "p3_gen_magic_0.xnor_magic_5.OUT.t2" 11.3901
resist "p3_gen_magic_0.AND2_magic_0.A" "p3_gen_magic_0.xnor_magic_5.OUT.n1" 13.7476
resist "p3_gen_magic_0.xnor_magic_5.OUT.n1" "p3_gen_magic_0.xnor_magic_5.OUT.t3" 14.7673
resist "p3_gen_magic_0.xnor_magic_5.OUT.n2" "p3_gen_magic_0.AND2_magic_0.A" 24.6156
resist "p3_gen_magic_0.xnor_magic_5.OUT.n0" "p3_gen_magic_0.xnor_magic_5.OUT.t4" 24.9834
resist "p3_gen_magic_0.xnor_magic_5.OUT.t3" "p3_gen_magic_0.xnor_magic_5.OUT.t5" 144.928
killnode "a_31440_8496#"
rnode "a_31440_8496.n0" 0 175.921 31924 9309 0
rnode "a_31440_8496.t9" 0 122.97 32276 9531 0
rnode "a_31440_8496.t12" 0 119.549 32492 8608 0
rnode "a_31440_8496.t13" 0 197.395 32492 9055 0
rnode "a_31440_8496.t17" 0 125.751 32492 9531 0
rnode "a_31440_8496.n1" 0 89.2593 32492 9643 0
rnode "a_31440_8496.t16" 0 174.488 32708 9531 0
rnode "a_31440_8496.t11" 0 197.395 32708 9055 0
rnode "a_31440_8496.t10" 0 169.773 32708 8608 0
rnode "a_31440_8496.n2" 0 91.9066 32492 8496 0
rnode "a_31440_8496.t14" 0 169.773 32276 8608 0
rnode "a_31440_8496.t15" 0 141.829 32276 9055 0
rnode "a_31440_8496.n3" 0 159.639 32176 9284 0
rnode "a_31440_8496.t8" 0 58.4832 31872 8608 0
rnode "a_31440_8496.t2" 0 54.8805 31872 9531 0
rnode "a_31440_8496.n4" 0 113.139 31924 9531 0
rnode "a_31440_8496.t1" 0 22.2417 31544 9531 0
rnode "a_31440_8496.t0" 0 22.2417 31440 9531 0
rnode "a_31440_8496.n5" 0 44.4835 31492 9531 0
rnode "a_31440_8496.n6" 0 115.439 31492 9531 0
rnode "a_31440_8496.t4" 0 22.2417 31544 9055 0
rnode "a_31440_8496.t3" 0 22.2417 31440 9055 0
rnode "a_31440_8496.n7" 0 44.4835 31492 9055 0
rnode "a_31440_8496.n8" 0 77.9935 31492 9055 0
rnode "a_31440_8496.t7" 0 22.2417 31544 8608 0
rnode "a_31440_8496.t6" 0 22.2417 31440 8608 0
rnode "a_31440_8496.n9" 0 44.4562 31492 8608 0
rnode "a_31440_8496.n10" 0 102.01 31493 8621 0
rnode "a_31440_8496.n11" 0 120.648 31924 8614 0
rnode "a_31440_8496.t5" 0 54.8805 31872 9055 0
resist "a_31440_8496.n4" "a_31440_8496.n0" 0.810301
resist "a_31440_8496.n10" "a_31440_8496.n8" 0.818411
resist "a_31440_8496.n0" "a_31440_8496.n11" 0.832106
resist "a_31440_8496.n8" "a_31440_8496.n6" 0.912843
resist "a_31440_8496.n9" "a_31440_8496.t6" 1.4625
resist "a_31440_8496.n9" "a_31440_8496.t7" 1.4625
resist "a_31440_8496.n5" "a_31440_8496.t0" 1.625
resist "a_31440_8496.n5" "a_31440_8496.t1" 1.625
resist "a_31440_8496.n7" "a_31440_8496.t3" 1.625
resist "a_31440_8496.n7" "a_31440_8496.t4" 1.625
resist "a_31440_8496.n8" "a_31440_8496.n7" 2.6
resist "a_31440_8496.n6" "a_31440_8496.n5" 2.6
resist "a_31440_8496.n10" "a_31440_8496.n9" 3.16519
resist "a_31440_8496.t5" "a_31440_8496.n0" 4.225
resist "a_31440_8496.n4" "a_31440_8496.t2" 4.225
resist "a_31440_8496.n11" "a_31440_8496.t8" 4.61951
resist "a_31440_8496.n2" "a_31440_8496.t12" 7.3
resist "a_31440_8496.n1" "a_31440_8496.t17" 7.3
resist "a_31440_8496.n0" "a_31440_8496.n3" 8.42231
resist "a_31440_8496.n11" "a_31440_8496.n10" 9.63931
resist "a_31440_8496.n6" "a_31440_8496.n4" 9.66882
resist "a_31440_8496.n3" "a_31440_8496.t15" 12.929
resist "a_31440_8496.n3" "a_31440_8496.t9" 13.6098
resist "a_31440_8496.t15" "a_31440_8496.t14" 29.1348
resist "a_31440_8496.t13" "a_31440_8496.t12" 29.1348
resist "a_31440_8496.t10" "a_31440_8496.t11" 29.1348
resist "a_31440_8496.t17" "a_31440_8496.t13" 31.025
resist "a_31440_8496.t11" "a_31440_8496.t16" 31.025
resist "a_31440_8496.t14" "a_31440_8496.n2" 39.3344
resist "a_31440_8496.n2" "a_31440_8496.t10" 39.3344
resist "a_31440_8496.t16" "a_31440_8496.n1" 39.6668
resist "a_31440_8496.n1" "a_31440_8496.t9" 39.6668
killnode "a_27567_8496#"
rnode "a_27567_8496.n0" 0 175.921 28051 9309 0
rnode "a_27567_8496.t17" 0 122.97 28403 9531 0
rnode "a_27567_8496.t11" 0 119.549 28619 8608 0
rnode "a_27567_8496.t12" 0 197.395 28619 9055 0
rnode "a_27567_8496.t16" 0 125.751 28619 9531 0
rnode "a_27567_8496.n1" 0 89.2593 28619 9643 0
rnode "a_27567_8496.t15" 0 174.488 28835 9531 0
rnode "a_27567_8496.t10" 0 197.395 28835 9055 0
rnode "a_27567_8496.t9" 0 169.773 28835 8608 0
rnode "a_27567_8496.n2" 0 91.9066 28619 8496 0
rnode "a_27567_8496.t13" 0 169.773 28403 8608 0
rnode "a_27567_8496.t14" 0 141.829 28403 9055 0
rnode "a_27567_8496.n3" 0 159.639 28303 9284 0
rnode "a_27567_8496.t8" 0 58.4832 27999 8608 0
rnode "a_27567_8496.t2" 0 54.8805 27999 9531 0
rnode "a_27567_8496.n4" 0 113.139 28051 9531 0
rnode "a_27567_8496.t1" 0 22.2417 27671 9531 0
rnode "a_27567_8496.t0" 0 22.2417 27567 9531 0
rnode "a_27567_8496.n5" 0 44.4835 27619 9531 0
rnode "a_27567_8496.n6" 0 115.439 27619 9531 0
rnode "a_27567_8496.t4" 0 22.2417 27671 9055 0
rnode "a_27567_8496.t3" 0 22.2417 27567 9055 0
rnode "a_27567_8496.n7" 0 44.4835 27619 9055 0
rnode "a_27567_8496.n8" 0 77.9935 27619 9055 0
rnode "a_27567_8496.t7" 0 22.2417 27671 8608 0
rnode "a_27567_8496.t6" 0 22.2417 27567 8608 0
rnode "a_27567_8496.n9" 0 44.4562 27619 8608 0
rnode "a_27567_8496.n10" 0 102.01 27620 8621 0
rnode "a_27567_8496.n11" 0 120.648 28051 8614 0
rnode "a_27567_8496.t5" 0 54.8805 27999 9055 0
resist "a_27567_8496.n4" "a_27567_8496.n0" 0.810301
resist "a_27567_8496.n10" "a_27567_8496.n8" 0.818411
resist "a_27567_8496.n0" "a_27567_8496.n11" 0.832106
resist "a_27567_8496.n8" "a_27567_8496.n6" 0.912843
resist "a_27567_8496.n9" "a_27567_8496.t6" 1.4625
resist "a_27567_8496.n9" "a_27567_8496.t7" 1.4625
resist "a_27567_8496.n5" "a_27567_8496.t0" 1.625
resist "a_27567_8496.n5" "a_27567_8496.t1" 1.625
resist "a_27567_8496.n7" "a_27567_8496.t3" 1.625
resist "a_27567_8496.n7" "a_27567_8496.t4" 1.625
resist "a_27567_8496.n8" "a_27567_8496.n7" 2.6
resist "a_27567_8496.n6" "a_27567_8496.n5" 2.6
resist "a_27567_8496.n10" "a_27567_8496.n9" 3.16519
resist "a_27567_8496.t5" "a_27567_8496.n0" 4.225
resist "a_27567_8496.n4" "a_27567_8496.t2" 4.225
resist "a_27567_8496.n11" "a_27567_8496.t8" 4.61951
resist "a_27567_8496.n2" "a_27567_8496.t11" 7.3
resist "a_27567_8496.n1" "a_27567_8496.t16" 7.3
resist "a_27567_8496.n0" "a_27567_8496.n3" 8.42231
resist "a_27567_8496.n11" "a_27567_8496.n10" 9.63931
resist "a_27567_8496.n6" "a_27567_8496.n4" 9.66882
resist "a_27567_8496.n3" "a_27567_8496.t14" 12.929
resist "a_27567_8496.n3" "a_27567_8496.t17" 13.6098
resist "a_27567_8496.t14" "a_27567_8496.t13" 29.1348
resist "a_27567_8496.t12" "a_27567_8496.t11" 29.1348
resist "a_27567_8496.t9" "a_27567_8496.t10" 29.1348
resist "a_27567_8496.t16" "a_27567_8496.t12" 31.025
resist "a_27567_8496.t10" "a_27567_8496.t15" 31.025
resist "a_27567_8496.t13" "a_27567_8496.n2" 39.3344
resist "a_27567_8496.n2" "a_27567_8496.t9" 39.3344
resist "a_27567_8496.t15" "a_27567_8496.n1" 39.6668
resist "a_27567_8496.n1" "a_27567_8496.t17" 39.6668
rnode "divide_by_2_0.inverter_magic_2.VIN" 0 622.581 31318 -5521 0
rnode "divide_by_2_0.tg_magic_3.IN.n0" 0 122.295 27493 -5714 0
rnode "divide_by_2_0.tg_magic_2.OUT" 0 277.939 29094 -6679 0
rnode "divide_by_2_0.tg_magic_3.IN" 0 375.95 26928 -5901 0
rnode "divide_by_2_0.tg_magic_3.IN.t8" 0 26.5769 29270 -6475 0
rnode "divide_by_2_0.tg_magic_3.IN.t10" 0 23.4654 29270 -6934 0
rnode "divide_by_2_0.tg_magic_3.IN.t7" 0 9.5037 29702 -6475 0
rnode "divide_by_2_0.tg_magic_3.IN.t9" 0 9.5037 29598 -6475 0
rnode "divide_by_2_0.tg_magic_3.IN.n1" 0 24.2002 29650 -6475 0
rnode "divide_by_2_0.tg_magic_3.IN.t12" 0 9.5037 29702 -6934 0
rnode "divide_by_2_0.tg_magic_3.IN.t11" 0 9.5037 29598 -6934 0
rnode "divide_by_2_0.tg_magic_3.IN.n2" 0 19.0059 29650 -6934 0
rnode "divide_by_2_0.tg_magic_3.IN.n3" 0 68.9045 29654 -6926 0
rnode "divide_by_2_0.tg_magic_3.IN.t19" 0 22.6627 31707 -5248 0
rnode "divide_by_2_0.tg_magic_3.IN.t23" 0 44.1237 31923 -5248 0
rnode "divide_by_2_0.tg_magic_3.IN.n4" 0 34.6343 31707 -5136 0
rnode "divide_by_2_0.tg_magic_3.IN.t18" 0 44.1237 31275 -5248 0
rnode "divide_by_2_0.tg_magic_3.IN.n5" 0 34.6343 31491 -5136 0
rnode "divide_by_2_0.tg_magic_3.IN.t21" 0 35.2893 31491 -5248 0
rnode "divide_by_2_0.tg_magic_3.IN.t22" 0 47.7339 31707 -5705 0
rnode "divide_by_2_0.tg_magic_3.IN.t20" 0 52.057 31491 -5705 0
rnode "divide_by_2_0.tg_magic_3.IN.n6" 0 47.8608 31435 -5522 0
rnode "divide_by_2_0.tg_magic_3.IN.t5" 0 26.3541 27113 -5714 0
rnode "divide_by_2_0.tg_magic_3.IN.t16" 0 35.3971 27113 -5255 0
rnode "divide_by_2_0.tg_magic_3.IN.t15" 0 9.5037 27545 -5255 0
rnode "divide_by_2_0.tg_magic_3.IN.t17" 0 9.5037 27441 -5255 0
rnode "divide_by_2_0.tg_magic_3.IN.n7" 0 19.0074 27493 -5255 0
rnode "divide_by_2_0.tg_magic_3.IN.t4" 0 9.5037 27545 -5714 0
rnode "divide_by_2_0.tg_magic_3.IN.t6" 0 9.5037 27441 -5714 0
rnode "divide_by_2_0.tg_magic_3.IN.n8" 0 19.0074 27493 -5714 0
rnode "divide_by_2_0.tg_magic_3.IN.t14" 0 26.5769 30871 -5715 0
rnode "divide_by_2_0.tg_magic_3.IN.t1" 0 23.4654 30871 -5256 0
rnode "divide_by_2_0.tg_magic_3.IN.t0" 0 9.5037 30543 -5256 0
rnode "divide_by_2_0.tg_magic_3.IN.t2" 0 9.5037 30439 -5256 0
rnode "divide_by_2_0.tg_magic_3.IN.n9" 0 19.0059 30491 -5256 0
rnode "divide_by_2_0.tg_magic_3.IN.t3" 0 9.5037 30543 -5715 0
rnode "divide_by_2_0.tg_magic_3.IN.t13" 0 9.5037 30439 -5715 0
rnode "divide_by_2_0.tg_magic_3.IN.n10" 0 24.2002 30491 -5715 0
rnode "divide_by_2_0.tg_magic_3.IN.n11" 0 68.9045 30487 -5264 0
resist "divide_by_2_0.tg_magic_3.IN.n10" "divide_by_2_0.tg_magic_3.IN.t13" 1.4625
resist "divide_by_2_0.tg_magic_3.IN.n10" "divide_by_2_0.tg_magic_3.IN.t3" 1.4625
resist "divide_by_2_0.tg_magic_3.IN.n1" "divide_by_2_0.tg_magic_3.IN.t9" 1.4625
resist "divide_by_2_0.tg_magic_3.IN.n1" "divide_by_2_0.tg_magic_3.IN.t7" 1.4625
resist "divide_by_2_0.tg_magic_3.IN.n8" "divide_by_2_0.tg_magic_3.IN.t6" 1.4625
resist "divide_by_2_0.tg_magic_3.IN.n8" "divide_by_2_0.tg_magic_3.IN.t4" 1.4625
resist "divide_by_2_0.tg_magic_3.IN.n9" "divide_by_2_0.tg_magic_3.IN.t2" 1.625
resist "divide_by_2_0.tg_magic_3.IN.n9" "divide_by_2_0.tg_magic_3.IN.t0" 1.625
resist "divide_by_2_0.tg_magic_3.IN.n2" "divide_by_2_0.tg_magic_3.IN.t11" 1.625
resist "divide_by_2_0.tg_magic_3.IN.n2" "divide_by_2_0.tg_magic_3.IN.t12" 1.625
resist "divide_by_2_0.tg_magic_3.IN.n7" "divide_by_2_0.tg_magic_3.IN.t17" 1.625
resist "divide_by_2_0.tg_magic_3.IN.n7" "divide_by_2_0.tg_magic_3.IN.t15" 1.625
resist "divide_by_2_0.tg_magic_3.IN" "divide_by_2_0.tg_magic_3.IN.n0" 2.31848
resist "divide_by_2_0.tg_magic_3.IN.n0" "divide_by_2_0.tg_magic_3.IN.n7" 2.6
resist "divide_by_2_0.tg_magic_3.IN.n11" "divide_by_2_0.tg_magic_3.IN.n9" 2.60791
resist "divide_by_2_0.tg_magic_3.IN.n3" "divide_by_2_0.tg_magic_3.IN.n2" 2.60791
resist "divide_by_2_0.tg_magic_3.IN.n0" "divide_by_2_0.tg_magic_3.IN.n8" 3.15
resist "divide_by_2_0.tg_magic_3.IN.n11" "divide_by_2_0.tg_magic_3.IN.n10" 3.99466
resist "divide_by_2_0.tg_magic_3.IN.n3" "divide_by_2_0.tg_magic_3.IN.n1" 3.99466
resist "divide_by_2_0.tg_magic_2.OUT" "divide_by_2_0.tg_magic_3.IN.t10" 4.83
resist "divide_by_2_0.tg_magic_3.IN" "divide_by_2_0.tg_magic_3.IN.t5" 4.9275
resist "divide_by_2_0.tg_magic_2.OUT" "divide_by_2_0.tg_magic_3.IN.t8" 4.96859
resist "divide_by_2_0.inverter_magic_2.VIN" "divide_by_2_0.tg_magic_3.IN.t14" 4.96859
resist "divide_by_2_0.inverter_magic_2.VIN" "divide_by_2_0.tg_magic_3.IN.t1" 5.34208
resist "divide_by_2_0.tg_magic_3.IN.n0" "divide_by_2_0.tg_magic_3.IN.t16" 5.68065
resist "divide_by_2_0.tg_magic_3.IN.t21" "divide_by_2_0.tg_magic_3.IN.n5" 7.3
resist "divide_by_2_0.tg_magic_3.IN.n4" "divide_by_2_0.tg_magic_3.IN.t19" 7.3
resist "divide_by_2_0.inverter_magic_2.VIN" "divide_by_2_0.tg_magic_3.IN.n11" 9.59834
resist "divide_by_2_0.tg_magic_2.OUT" "divide_by_2_0.tg_magic_3.IN.n3" 9.59834
resist "divide_by_2_0.inverter_magic_2.VIN" "divide_by_2_0.tg_magic_3.IN.n6" 9.96112
resist "divide_by_2_0.tg_magic_3.IN.n6" "divide_by_2_0.tg_magic_3.IN.t20" 11.9565
resist "divide_by_2_0.inverter_magic_2.VIN" "divide_by_2_0.tg_magic_2.OUT" 13.764
resist "divide_by_2_0.tg_magic_3.IN.n6" "divide_by_2_0.tg_magic_3.IN.t21" 17.9411
resist "divide_by_2_0.inverter_magic_2.VIN" "divide_by_2_0.tg_magic_3.IN" 18.7192
resist "divide_by_2_0.tg_magic_3.IN.n5" "divide_by_2_0.tg_magic_3.IN.n4" 31.4944
resist "divide_by_2_0.tg_magic_3.IN.n4" "divide_by_2_0.tg_magic_3.IN.t23" 38.7944
resist "divide_by_2_0.tg_magic_3.IN.n5" "divide_by_2_0.tg_magic_3.IN.t18" 38.7944
resist "divide_by_2_0.tg_magic_3.IN.t20" "divide_by_2_0.tg_magic_3.IN.t22" 47.8939
rnode "OR_magic_1.VOUT.n0" 0 1296.47 34947 2714 0
rnode "OR_magic_1.VOUT" 0 482.902 31399 4302 0
rnode "divide_by_2_1.inverter_magic_5.VIN" 0 221.351 30935 2465 0
rnode "divide_by_2_1.tg_magic_0.CLK" 0 960.77 33590 1334 0
rnode "OR_magic_1.VOUT.t6" 0 59.1723 31324 2738 0
rnode "OR_magic_1.VOUT.t4" 0 115.207 31540 2738 0
rnode "OR_magic_1.VOUT.n1" 0 90.4302 31324 2850 0
rnode "OR_magic_1.VOUT.t10" 0 115.207 30892 2738 0
rnode "OR_magic_1.VOUT.n2" 0 90.4302 31108 2850 0
rnode "OR_magic_1.VOUT.t16" 0 92.1403 31108 2738 0
rnode "OR_magic_1.VOUT.t14" 0 124.633 31324 2281 0
rnode "OR_magic_1.VOUT.t22" 0 135.921 31108 2281 0
rnode "OR_magic_1.VOUT.n3" 0 124.965 31052 2464 0
rnode "OR_magic_1.VOUT.t21" 0 121.812 36730 2278 0
rnode "OR_magic_1.VOUT.t5" 0 121.812 36298 2278 0
rnode "OR_magic_1.VOUT.n4" 0 148.085 36514 2166 0
rnode "OR_magic_1.VOUT.t23" 0 321.827 36514 2278 0
rnode "OR_magic_1.VOUT.t12" 0 59.1723 35622 2737 0
rnode "OR_magic_1.VOUT.t8" 0 115.207 35838 2737 0
rnode "OR_magic_1.VOUT.n5" 0 90.4302 35622 2849 0
rnode "OR_magic_1.VOUT.t20" 0 115.207 35190 2737 0
rnode "OR_magic_1.VOUT.n6" 0 90.4302 35406 2849 0
rnode "OR_magic_1.VOUT.t18" 0 92.1403 35406 2737 0
rnode "OR_magic_1.VOUT.t17" 0 124.633 35622 2280 0
rnode "OR_magic_1.VOUT.t24" 0 135.921 35406 2280 0
rnode "OR_magic_1.VOUT.n7" 0 124.557 35350 2463 0
rnode "OR_magic_1.VOUT.t25" 0 121.812 32459 1518 0
rnode "OR_magic_1.VOUT.t9" 0 121.812 32027 1518 0
rnode "OR_magic_1.VOUT.n8" 0 148.085 32243 1630 0
rnode "OR_magic_1.VOUT.t11" 0 181.198 32243 1518 0
rnode "OR_magic_1.VOUT.t15" 0 124.633 33135 1516 0
rnode "OR_magic_1.VOUT.t13" 0 135.921 33351 1516 0
rnode "OR_magic_1.VOUT.t19" 0 115.207 33567 1059 0
rnode "OR_magic_1.VOUT.t2" 0 59.1723 33135 1059 0
rnode "OR_magic_1.VOUT.t3" 0 115.207 32919 1059 0
rnode "OR_magic_1.VOUT.n9" 0 90.4302 33135 947 0
rnode "OR_magic_1.VOUT.n10" 0 90.4302 33351 947 0
rnode "OR_magic_1.VOUT.t7" 0 92.1403 33351 1059 0
rnode "OR_magic_1.VOUT.n11" 0 124.557 33407 1333 0
rnode "OR_magic_1.VOUT.n12" 0 668.982 31420 3135 0
rnode "OR_magic_1.VOUT.t1" 0 78.3481 31213 3626 0
rnode "OR_magic_1.VOUT.t0" 0 61.2279 31213 4066 0
resist "OR_magic_1.VOUT" "OR_magic_1.VOUT.n12" 2.96759
resist "OR_magic_1.VOUT.n12" "divide_by_2_1.inverter_magic_5.VIN" 3.43957
resist "OR_magic_1.VOUT" "OR_magic_1.VOUT.t0" 4.225
resist "OR_magic_1.VOUT" "OR_magic_1.VOUT.t1" 5.47337
resist "OR_magic_1.VOUT.t16" "OR_magic_1.VOUT.n2" 7.3
resist "OR_magic_1.VOUT.n1" "OR_magic_1.VOUT.t6" 7.3
resist "OR_magic_1.VOUT.t23" "OR_magic_1.VOUT.n4" 7.3
resist "OR_magic_1.VOUT.t18" "OR_magic_1.VOUT.n6" 7.3
resist "OR_magic_1.VOUT.n5" "OR_magic_1.VOUT.t12" 7.3
resist "OR_magic_1.VOUT.t11" "OR_magic_1.VOUT.n8" 7.3
resist "OR_magic_1.VOUT.t7" "OR_magic_1.VOUT.n10" 7.3
resist "OR_magic_1.VOUT.n9" "OR_magic_1.VOUT.t2" 7.3
resist "OR_magic_1.VOUT.n12" "OR_magic_1.VOUT.n0" 8.71873
resist "OR_magic_1.VOUT.n0" "OR_magic_1.VOUT.n7" 9.77568
resist "divide_by_2_1.inverter_magic_5.VIN" "OR_magic_1.VOUT.n3" 9.96112
resist "divide_by_2_1.tg_magic_0.CLK" "OR_magic_1.VOUT.n11" 10.0008
resist "OR_magic_1.VOUT.n3" "OR_magic_1.VOUT.t22" 11.9565
resist "OR_magic_1.VOUT.n7" "OR_magic_1.VOUT.t24" 11.9565
resist "OR_magic_1.VOUT.n11" "OR_magic_1.VOUT.t13" 11.9565
resist "OR_magic_1.VOUT.n0" "divide_by_2_1.tg_magic_0.CLK" 12.5618
resist "OR_magic_1.VOUT.n3" "OR_magic_1.VOUT.t16" 17.9411
resist "OR_magic_1.VOUT.n7" "OR_magic_1.VOUT.t18" 17.9411
resist "OR_magic_1.VOUT.n11" "OR_magic_1.VOUT.t7" 17.9411
resist "OR_magic_1.VOUT.n4" "OR_magic_1.VOUT.t21" 26.9776
resist "OR_magic_1.VOUT.n4" "OR_magic_1.VOUT.t5" 26.9776
resist "OR_magic_1.VOUT.n8" "OR_magic_1.VOUT.t25" 26.9776
resist "OR_magic_1.VOUT.n8" "OR_magic_1.VOUT.t9" 26.9776
resist "divide_by_2_1.tg_magic_0.CLK" "OR_magic_1.VOUT.t11" 31.3556
resist "OR_magic_1.VOUT.n2" "OR_magic_1.VOUT.n1" 31.4944
resist "OR_magic_1.VOUT.n6" "OR_magic_1.VOUT.n5" 31.4944
resist "OR_magic_1.VOUT.n10" "OR_magic_1.VOUT.n9" 31.4944
resist "OR_magic_1.VOUT.n1" "OR_magic_1.VOUT.t4" 38.7944
resist "OR_magic_1.VOUT.n2" "OR_magic_1.VOUT.t10" 38.7944
resist "OR_magic_1.VOUT.n5" "OR_magic_1.VOUT.t8" 38.7944
resist "OR_magic_1.VOUT.n6" "OR_magic_1.VOUT.t20" 38.7944
resist "OR_magic_1.VOUT.n10" "OR_magic_1.VOUT.t19" 38.7944
resist "OR_magic_1.VOUT.n9" "OR_magic_1.VOUT.t3" 38.7944
resist "OR_magic_1.VOUT.n0" "OR_magic_1.VOUT.t23" 47.3383
resist "OR_magic_1.VOUT.t22" "OR_magic_1.VOUT.t14" 47.8939
resist "OR_magic_1.VOUT.t24" "OR_magic_1.VOUT.t17" 47.8939
resist "OR_magic_1.VOUT.t13" "OR_magic_1.VOUT.t15" 47.8939
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 0 834.487 14882 -5524 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n0" 0 239.198 17955 -5713 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.D" 0 434.351 17316 -5898 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t0" 0 51.5464 17575 -5713 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t10" 0 69.2337 17575 -5254 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t8" 0 18.5884 18007 -5254 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t9" 0 18.5884 17903 -5254 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n1" 0 37.1768 17955 -5254 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t1" 0 18.5884 18007 -5713 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t2" 0 18.5884 17903 -5713 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n2" 0 37.1768 17955 -5713 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t3" 0 72.3314 14489 -5698 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t4" 0 94.8875 14433 -5698 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t5" 0 50.609 14201 -5268 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t7" 0 58.7822 14201 -6141 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t6" 0 45.8661 14201 -5698 0
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n2" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t2" 1.4625
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n2" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t1" 1.4625
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n1" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t9" 1.625
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n1" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t8" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.D" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n0" 2.31601
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n0" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n1" 2.6
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t4" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 3.12033
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n0" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n2" 3.15
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t6" 4.225
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t5" 4.66913
resist "p3_gen_magic_0.neg_DFF_magic_0.D" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t0" 4.9275
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t7" 5.47924
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.n0" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t10" 5.68065
resist "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t3" 15.4553
resist "p3_gen_magic_0.neg_DFF_magic_0.D" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT" 22.1731
rnode "p2_gen_magic_0.3_inp_AND_magic_0.C.t0" 0 75.1454 17250 -3972 0
rnode "p2_gen_magic_0.AND2_magic_0.OUT" 0 727.797 17567 -3771 0
rnode "p2_gen_magic_0.3_inp_AND_magic_0.C" 0 603.544 13195 -987 0
rnode "p2_gen_magic_0.3_inp_AND_magic_0.C.t3" 0 78.3544 14490 -1643 0
rnode "p2_gen_magic_0.3_inp_AND_magic_0.C.t5" 0 192.384 14490 -2003 0
rnode "p2_gen_magic_0.3_inp_AND_magic_0.C.t4" 0 55.7643 13929 -770 0
rnode "p2_gen_magic_0.3_inp_AND_magic_0.C.t2" 0 91.4661 13929 -1643 0
rnode "p2_gen_magic_0.3_inp_AND_magic_0.C.t1" 0 103.63 13929 -1200 0
rnode "p2_gen_magic_0.3_inp_AND_magic_0.C.n0" 0 74.8869 13927 -987 0
rnode "p2_gen_magic_0.3_inp_AND_magic_0.C.n1" 0 597.027 13927 -988 0
resist "p2_gen_magic_0.AND2_magic_0.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.C.t0" 3.46058
resist "p2_gen_magic_0.3_inp_AND_magic_0.C" "p2_gen_magic_0.3_inp_AND_magic_0.C.n1" 5.35579
resist "p2_gen_magic_0.3_inp_AND_magic_0.C.n1" "p2_gen_magic_0.3_inp_AND_magic_0.C.n0" 12.5012
resist "p2_gen_magic_0.3_inp_AND_magic_0.C.n0" "p2_gen_magic_0.3_inp_AND_magic_0.C.t1" 13.883
resist "p2_gen_magic_0.3_inp_AND_magic_0.C.n0" "p2_gen_magic_0.3_inp_AND_magic_0.C.t4" 14.1438
resist "p2_gen_magic_0.AND2_magic_0.OUT" "p2_gen_magic_0.3_inp_AND_magic_0.C" 16.6267
resist "p2_gen_magic_0.3_inp_AND_magic_0.C.t5" "p2_gen_magic_0.3_inp_AND_magic_0.C.t3" 23.4643
resist "p2_gen_magic_0.3_inp_AND_magic_0.C.t1" "p2_gen_magic_0.3_inp_AND_magic_0.C.t2" 28.8741
resist "p2_gen_magic_0.3_inp_AND_magic_0.C.n1" "p2_gen_magic_0.3_inp_AND_magic_0.C.t5" 39.1557
rnode "DFF_magic_0.inverter_magic_3.VIN" 0 923.625 30743 -2167 0
rnode "OR_magic_2.A.n0" 0 591.818 31047 -950 0
rnode "OR_magic_2.A.n1" 0 209.532 30627 -902 0
rnode "OR_magic_2.A.t15" 0 94.1813 23712 -5278 0
rnode "OR_magic_2.A.t18" 0 122.432 23496 -5278 0
rnode "OR_magic_2.A.t12" 0 100.447 23496 -6686 0
rnode "OR_magic_2.A.t21" 0 161.133 23496 -6246 0
rnode "OR_magic_2.A.t13" 0 116.839 23496 -5762 0
rnode "OR_magic_2.A.n2" 0 83.7481 23479 -5576 0
rnode "OR_magic_2.A" 0 858.441 23336 -5590 0
rnode "OR_magic_2.A.t16" 0 91.0921 30354 -1983 0
rnode "OR_magic_2.A.t11" 0 99.342 30570 -1983 0
rnode "OR_magic_2.A.t17" 0 84.2027 30786 -2440 0
rnode "OR_magic_2.A.t8" 0 43.2479 30354 -2440 0
rnode "OR_magic_2.A.t14" 0 84.2027 30138 -2440 0
rnode "OR_magic_2.A.n3" 0 66.0937 30354 -2552 0
rnode "OR_magic_2.A.n4" 0 66.0937 30570 -2552 0
rnode "OR_magic_2.A.t7" 0 67.3436 30570 -2440 0
rnode "OR_magic_2.A.n5" 0 91.3308 30626 -2166 0
rnode "DFF_magic_0.Q" 0 85.518 31048 -1589 0
rnode "OR_magic_2.A.t19" 0 94.1813 30725 5034 0
rnode "OR_magic_2.A.t6" 0 122.432 30509 5034 0
rnode "OR_magic_2.A.t9" 0 100.447 30509 3626 0
rnode "OR_magic_2.A.t20" 0 161.133 30509 4066 0
rnode "OR_magic_2.A.t10" 0 116.839 30509 4550 0
rnode "OR_magic_2.A.n6" 0 83.7781 30492 4736 0
rnode "OR_magic_1.A" 0 545.921 30349 4722 0
rnode "OR_magic_2.A.t5" 0 18.1362 30463 -1203 0
rnode "OR_magic_2.A.t4" 0 18.1362 30359 -1203 0
rnode "OR_magic_2.A.n7" 0 40.8731 30411 -1203 0
rnode "OR_magic_2.A.t2" 0 18.1362 30247 -746 0
rnode "OR_magic_2.A.t1" 0 18.1362 30143 -746 0
rnode "OR_magic_2.A.n8" 0 45.8131 30195 -746 0
rnode "OR_magic_2.A.t0" 0 18.1362 30679 -746 0
rnode "OR_magic_2.A.t3" 0 18.1362 30575 -746 0
rnode "OR_magic_2.A.n9" 0 39.1017 30627 -746 0
resist "OR_magic_2.A.n1" "OR_magic_2.A.n0" 1.22486
resist "OR_magic_2.A.n0" "DFF_magic_0.Q" 1.25022
resist "OR_magic_2.A.n7" "OR_magic_2.A.t4" 1.4625
resist "OR_magic_2.A.n7" "OR_magic_2.A.t5" 1.4625
resist "OR_magic_2.A.n9" "OR_magic_2.A.t3" 1.625
resist "OR_magic_2.A.n9" "OR_magic_2.A.t0" 1.625
resist "OR_magic_2.A.n8" "OR_magic_2.A.t1" 1.625
resist "OR_magic_2.A.n8" "OR_magic_2.A.t2" 1.625
resist "DFF_magic_0.Q" "DFF_magic_0.inverter_magic_3.VIN" 1.68015
resist "OR_magic_2.A.n1" "OR_magic_2.A.n9" 2.90522
resist "OR_magic_2.A.n1" "OR_magic_2.A.n8" 3.31022
resist "OR_magic_2.A.n1" "OR_magic_2.A.n7" 3.645
resist "OR_magic_2.A.t7" "OR_magic_2.A.n4" 7.3
resist "OR_magic_2.A.n3" "OR_magic_2.A.t8" 7.3
resist "OR_magic_2.A" "OR_magic_2.A.n2" 8.22803
resist "OR_magic_1.A" "OR_magic_2.A.n6" 8.23704
resist "DFF_magic_0.inverter_magic_3.VIN" "OR_magic_2.A.n5" 9.95879
resist "OR_magic_2.A.n5" "OR_magic_2.A.t11" 11.9565
resist "OR_magic_2.A.n2" "OR_magic_2.A.t13" 12.1232
resist "OR_magic_2.A.n6" "OR_magic_2.A.t10" 12.1232
resist "OR_magic_2.A.n0" "OR_magic_1.A" 13.8483
resist "OR_magic_2.A.n5" "OR_magic_2.A.t7" 17.9411
resist "OR_magic_2.A.n2" "OR_magic_2.A.t18" 19.4232
resist "OR_magic_2.A.n6" "OR_magic_2.A.t6" 19.4232
resist "DFF_magic_0.inverter_magic_3.VIN" "OR_magic_2.A" 22.118
resist "OR_magic_2.A.t21" "OR_magic_2.A.t12" 28.6786
resist "OR_magic_2.A.t20" "OR_magic_2.A.t9" 28.6786
resist "OR_magic_2.A.n4" "OR_magic_2.A.n3" 31.4944
resist "OR_magic_2.A.t13" "OR_magic_2.A.t21" 31.5464
resist "OR_magic_2.A.t10" "OR_magic_2.A.t20" 31.5464
resist "OR_magic_2.A.n4" "OR_magic_2.A.t17" 38.7944
resist "OR_magic_2.A.n3" "OR_magic_2.A.t14" 38.7944
resist "OR_magic_2.A.t18" "OR_magic_2.A.t15" 44.6326
resist "OR_magic_2.A.t6" "OR_magic_2.A.t19" 44.6326
resist "OR_magic_2.A.t11" "OR_magic_2.A.t16" 47.8939
rnode "Q4.t11" 0 85.4829 24153 6955 0
rnode "Q4.t13" 0 170.416 23937 6500 0
rnode "Q4.t21" 0 238.131 23937 6016 0
rnode "Q4.t22" 0 238.131 24153 6016 0
rnode "Q4.t14" 0 209.997 24153 6500 0
rnode "Q4.n0" 0 184.173 24097 6780 0
rnode "7b_counter_0.NOR_gate_1.A" 0 27.2116 23788 6790 0
rnode "Q4.n1" 0 1036.79 23884 6792 0
rnode "Q4" 0 1184.17 21770 1713 0
rnode "7b_counter_0.MDFF_7.Q" 0 6.8029 21723 1523 0
rnode "Q4.t2" 0 90.257 22150 2204 0
rnode "Q4.t1" 0 70.5345 22150 1764 0
rnode "Q4.n2" 0 181.503 22098 1764 0
rnode "Q4.t0" 0 77.5118 22150 1280 0
rnode "Q4.n3" 0 138.895 22098 1546 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VOUT" 0 32.9887 21964 1528 0
rnode "Q4.t6" 0 93.9329 12318 -7536 0
rnode "Q4.t7" 0 146.071 12534 -7983 0
rnode "Q4.t12" 0 174.932 12318 -7983 0
rnode "Q4.n4" 0 121.073 12294 -7742 0
rnode "p3_gen_magic_0.xnor_magic_2.A" 0 357.311 12232 -7737 0
rnode "Q4.t16" 0 143.578 11604 -7979 0
rnode "Q4.t20" 0 156.581 11388 -7979 0
rnode "Q4.t26" 0 68.1665 11604 -8436 0
rnode "Q4.t10" 0 132.719 11820 -8436 0
rnode "Q4.n5" 0 104.176 11604 -8548 0
rnode "Q4.t19" 0 132.719 11172 -8436 0
rnode "Q4.n6" 0 104.176 11388 -8548 0
rnode "Q4.t5" 0 106.146 11388 -8436 0
rnode "Q4.n7" 0 143.919 11332 -8162 0
rnode "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN" 0 123.593 11215 -8163 0
rnode "Q4.n8" 0 2069.22 10968 -8029 0
rnode "Q4.t25" 0 143.578 11604 -3481 0
rnode "Q4.t29" 0 156.581 11388 -3481 0
rnode "Q4.t8" 0 68.1665 11604 -3938 0
rnode "Q4.t24" 0 132.719 11820 -3938 0
rnode "Q4.n9" 0 104.176 11604 -4050 0
rnode "Q4.t28" 0 132.719 11172 -3938 0
rnode "Q4.n10" 0 104.176 11388 -4050 0
rnode "Q4.t15" 0 106.146 11388 -3938 0
rnode "Q4.n11" 0 143.919 11332 -3664 0
rnode "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN" 0 45.3942 11215 -3665 0
rnode "Q4.t17" 0 93.9329 12318 -3038 0
rnode "Q4.t18" 0 146.071 12534 -3485 0
rnode "Q4.t23" 0 174.932 12318 -3485 0
rnode "Q4.n12" 0 121.073 12294 -3244 0
rnode "p2_gen_magic_0.xnor_magic_2.A" 0 426.879 12232 -3239 0
rnode "Q4.n13" 0 1072.44 11170 -3627 0
rnode "Q4.n14" 0 4959.09 17769 -2806 0
rnode "Q4.t9" 0 68.1665 1569 1171 0
rnode "Q4.t4" 0 129.509 2001 731 0
rnode "Q4.t27" 0 86.3075 1785 731 0
rnode "Q4.n15" 0 161.219 1841 909 0
rnode "Q4.t3" 0 163.295 1785 1171 0
rnode "Q4.n16" 0 110.84 1569 1283 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.B" 0 101.351 1252 1354 0
rnode "7b_counter_0.MDFF_0.CLK" 0 1.69336 1117 1354 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.IN1" 0 5.66418 1134 1352 0
rnode "Q4.n17" 0 2383.09 1147 1349 0
rnode "Q4.n18" 0 4957.38 21786 52 0
rnode "Q4.n19" 0 210.031 21760 1522 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.VOUT" 0 14.4206 21770 1527 0
rnode "7b_counter_0.Q4" 0 23.7365 21788 1635 0
resist "7b_counter_0.MDFF_7.mux_magic_2.VOUT" "Q4.n19" 0.00865385
resist "Q4.n17" "7b_counter_0.MDFF_0.mux_magic_3.IN1" 0.0151948
resist "7b_counter_0.MDFF_0.mux_magic_3.IN1" "7b_counter_0.MDFF_0.CLK" 0.0198701
resist "Q4.n13" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN" 0.0613636
resist "Q4.n19" "7b_counter_0.MDFF_7.Q" 0.0708511
resist "Q4.n1" "7b_counter_0.NOR_gate_1.A" 0.102857
resist "7b_counter_0.Q4" "Q4" 0.135
resist "Q4.n17" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.B" 0.167477
resist "7b_counter_0.Q4" "7b_counter_0.MDFF_7.mux_magic_2.VOUT" 0.186923
resist "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VOUT" "Q4.n3" 0.256596
resist "Q4.n19" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VOUT" 0.291064
resist "Q4.n3" "Q4.n2" 0.426522
resist "Q4.n8" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN" 0.601511
resist "Q4.n8" "p3_gen_magic_0.xnor_magic_2.A" 2.48173
resist "Q4.n19" "Q4.n18" 2.54423
resist "Q4.n13" "p2_gen_magic_0.xnor_magic_2.A" 3.06226
resist "Q4.n2" "Q4.t1" 4.225
resist "Q4.n3" "Q4.t0" 4.65348
resist "Q4.n2" "Q4.t2" 5.47337
resist "Q4.t15" "Q4.n10" 7.3
resist "Q4.n9" "Q4.t8" 7.3
resist "Q4.t5" "Q4.n6" 7.3
resist "Q4.n5" "Q4.t26" 7.3
resist "Q4.n16" "Q4.t9" 7.3
resist "p2_gen_magic_0.xnor_magic_2.A" "Q4.n12" 8.07971
resist "p3_gen_magic_0.xnor_magic_2.A" "Q4.n4" 8.07971
resist "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.B" "Q4.n16" 9.27537
resist "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN" "Q4.n11" 9.94597
resist "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VIN" "Q4.n7" 9.94597
resist "Q4.n0" "Q4.t11" 11.4062
resist "Q4.n15" "Q4.t27" 11.6018
resist "Q4.n11" "Q4.t29" 11.9565
resist "Q4.n7" "Q4.t20" 11.9565
resist "Q4.n12" "Q4.t17" 13.4268
resist "Q4.n4" "Q4.t6" 13.4268
resist "Q4.n12" "Q4.t23" 15.708
resist "Q4.n4" "Q4.t12" 15.708
resist "Q4.t3" "Q4.n15" 17.0768
resist "Q4.n11" "Q4.t15" 17.9411
resist "Q4.n7" "Q4.t5" 17.9411
resist "Q4.n0" "Q4.t14" 18.25
resist "Q4" "Q4.n1" 19.8712
resist "Q4.n18" "Q4.n14" 20.3088
resist "Q4.n14" "Q4.n13" 20.707
resist "Q4.n14" "Q4.n8" 24.3085
resist "Q4.n1" "Q4.n0" 24.5967
resist "Q4.n15" "Q4.t4" 28.8563
resist "Q4.n10" "Q4.n9" 31.4944
resist "Q4.n6" "Q4.n5" 31.4944
resist "Q4.t14" "Q4.t22" 31.5464
resist "Q4.t21" "Q4.t13" 31.5464
resist "Q4.n9" "Q4.t24" 38.7944
resist "Q4.n10" "Q4.t28" 38.7944
resist "Q4.n5" "Q4.t10" 38.7944
resist "Q4.n6" "Q4.t19" 38.7944
resist "Q4.n16" "Q4.t3" 38.8644
resist "Q4.n18" "Q4.n17" 46.7368
resist "Q4.t23" "Q4.t18" 47.5382
resist "Q4.t12" "Q4.t7" 47.5382
resist "Q4.t29" "Q4.t25" 47.8939
resist "Q4.t20" "Q4.t16" 47.8939
resist "Q4.t22" "Q4.t21" 48.306
killnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK"
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n0" 0 857.909 26465 7513 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_2.CLK" 0 909.175 31837 6265 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n1" 0 279.308 27151 7395 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t5" 0 16.0317 26301 7212 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t4" 0 16.0317 26197 7212 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n2" 0 36.1302 26249 7212 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t0" 0 16.0317 26085 7669 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t1" 0 16.0317 25981 7669 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n3" 0 40.4971 26033 7669 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t3" 0 16.0317 26517 7669 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t2" 0 16.0317 26413 7669 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n4" 0 34.5644 26465 7669 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t18" 0 78.6993 28549 7210 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t7" 0 78.6993 28117 7210 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n5" 0 95.6734 28333 7098 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t21" 0 207.923 28333 7210 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t9" 0 38.2295 27441 7669 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t23" 0 74.4319 27657 7669 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n6" 0 58.4243 27441 7781 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t10" 0 74.4319 27009 7669 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n7" 0 58.4243 27225 7781 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t11" 0 59.5291 27225 7669 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t15" 0 80.5219 27441 7212 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t17" 0 87.8145 27225 7212 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n8" 0 80.4725 27169 7395 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t13" 0 78.6993 30706 6449 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t16" 0 78.6993 30274 6449 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n9" 0 95.6734 30490 6561 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t14" 0 207.6 30490 6449 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t22" 0 80.5219 31382 6447 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t20" 0 87.8145 31598 6447 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t19" 0 74.4319 31814 5990 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t8" 0 38.2295 31382 5990 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t12" 0 74.4319 31166 5990 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n10" 0 58.4243 31382 5878 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n11" 0 58.4243 31598 5878 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t6" 0 59.5291 31598 5990 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n12" 0 80.4725 31654 6264 0
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n2" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t4" 1.4625
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n2" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t5" 1.4625
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n4" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t2" 1.625
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n4" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t3" 1.625
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n3" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t1" 1.625
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n3" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t0" 1.625
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n0" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n1" 1.71991
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n0" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n4" 2.90522
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n0" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n3" 3.31022
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n0" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n2" 3.645
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t21" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n5" 7.3
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t11" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n7" 7.3
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n6" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t9" 7.3
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t14" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n9" 7.3
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t6" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n11" 7.3
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n10" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t8" 7.3
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n1" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n8" 9.77568
resist "7b_counter_0.DFF_magic_0.tg_magic_2.CLK" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n12" 10.0903
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n8" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t17" 11.9565
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n12" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t20" 11.9565
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n8" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t11" 17.9411
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n12" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t6" 17.9411
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n0" "7b_counter_0.DFF_magic_0.tg_magic_2.CLK" 20.6165
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n5" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t18" 26.9776
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n5" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t7" 26.9776
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n9" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t13" 26.9776
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n9" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t16" 26.9776
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n7" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n6" 31.4944
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n11" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n10" 31.4944
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n6" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t23" 38.7944
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n7" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t10" 38.7944
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n11" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t19" 38.7944
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n10" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t12" 38.7944
resist "7b_counter_0.DFF_magic_0.tg_magic_2.CLK" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t14" 47.2519
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.n1" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t21" 47.3383
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t17" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t15" 47.8939
resist "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t20" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t22" 47.8939
killnode "7b_counter_0.MDFF_4.QB"
rnode "7b_counter_0.MDFF_4.QB.t1" 0 83.0085 9272 1335 0
rnode "7b_counter_0.MDFF_4.QB.t0" 0 80.5447 9093 1781 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.IN1" 0 842.894 13742 1352 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.QB" 0 879.351 8568 1118 0
rnode "7b_counter_0.MDFF_4.QB.n0" 0 140.678 9093 1541 0
rnode "7b_counter_0.MDFF_4.QB.t7" 0 133.805 8553 1781 0
rnode "7b_counter_0.MDFF_4.QB.n1" 0 105.4 8911 1447 0
rnode "7b_counter_0.MDFF_4.QB.t5" 0 60.8872 8896 1335 0
rnode "7b_counter_0.MDFF_4.QB.t8" 0 72.9549 8896 851 0
rnode "7b_counter_0.MDFF_4.QB.n2" 0 121.962 8840 1114 0
rnode "7b_counter_0.MDFF_4.QB.t3" 0 45.3454 13307 1171 0
rnode "7b_counter_0.MDFF_4.QB.t4" 0 86.1516 12875 731 0
rnode "7b_counter_0.MDFF_4.QB.t2" 0 57.4131 13091 731 0
rnode "7b_counter_0.MDFF_4.QB.n3" 0 107.246 13035 909 0
rnode "7b_counter_0.MDFF_4.QB.t6" 0 108.626 13091 1171 0
rnode "7b_counter_0.MDFF_4.QB.n4" 0 73.7322 13307 1283 0
resist "7b_counter_0.MDFF_4.QB.n0" "7b_counter_0.MDFF_4.QB.t1" 3.15428
resist "7b_counter_0.MDFF_4.QB.n0" "7b_counter_0.MDFF_4.QB.t0" 3.61957
resist "7b_counter_0.MDFF_4.QB.t5" "7b_counter_0.MDFF_4.QB.n1" 7.3
resist "7b_counter_0.MDFF_4.QB.n4" "7b_counter_0.MDFF_4.QB.t3" 7.3
resist "7b_counter_0.MDFF_4.QB.n1" "7b_counter_0.MDFF_4.QB.n0" 8.57882
resist "7b_counter_0.MDFF_4.mux_magic_0.IN1" "7b_counter_0.MDFF_4.QB.n4" 9.4268
resist "7b_counter_0.MDFF_4.QB.n3" "7b_counter_0.MDFF_4.QB.t2" 11.6018
resist "7b_counter_0.MDFF_4.QB.n2" "7b_counter_0.MDFF_4.QB.t5" 14.4045
resist "7b_counter_0.MDFF_4.QB.t6" "7b_counter_0.MDFF_4.QB.n3" 17.0768
resist "7b_counter_0.MDFF_4.QB.n2" "7b_counter_0.MDFF_4.QB.t8" 17.142
resist "7b_counter_0.MDFF_4.tspc2_magic_0.QB" "7b_counter_0.MDFF_4.mux_magic_0.IN1" 19.5466
resist "7b_counter_0.MDFF_4.tspc2_magic_0.QB" "7b_counter_0.MDFF_4.QB.n2" 23.3776
resist "7b_counter_0.MDFF_4.QB.n3" "7b_counter_0.MDFF_4.QB.t4" 28.8563
resist "7b_counter_0.MDFF_4.QB.n4" "7b_counter_0.MDFF_4.QB.t6" 38.8644
resist "7b_counter_0.MDFF_4.QB.n1" "7b_counter_0.MDFF_4.QB.t7" 53.2566
rnode "7b_counter_0.MDFF_4.mux_magic_3.VOUT" 0 607.284 10899 4313 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 0 209.623 10778 1142 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t2" 0 39.7408 11279 3636 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t0" 0 31.0569 11279 4076 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t1" 0 34.129 11279 4560 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t5" 0 110.718 10281 1781 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t10" 0 56.1915 8985 1781 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t3" 0 37.1547 9201 1781 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n0" 0 98.4504 9145 1952 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n1" 0 140.921 9642 1984 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t9" 0 70.4621 9633 1781 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t4" 0 38.5003 9788 1335 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t7" 0 30.0142 9572 851 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t6" 0 60.2214 9356 851 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n2" 0 63.93 9572 739 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t8" 0 76.7333 9788 851 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n3" 0 93.0753 9748 1141 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n4" 0 252.841 9795 1139 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t11" 0 30.0142 10436 1335 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t12" 0 59.7654 10220 1335 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n5" 0 59.1733 10436 1223 0
resist "7b_counter_0.MDFF_4.mux_magic_3.VOUT" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t1" 4.65348
resist "7b_counter_0.MDFF_4.mux_magic_3.VOUT" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t0" 5.27961
resist "7b_counter_0.MDFF_4.mux_magic_3.VOUT" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t2" 5.47337
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n4" 5.87603
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n2" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t7" 7.3
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n5" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t11" 7.3
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n0" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t3" 11.1455
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n3" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t4" 11.3254
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n4" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n3" 12.5018
resist "7b_counter_0.MDFF_4.mux_magic_3.VOUT" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" 12.8267
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t9" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n1" 13.2312
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n3" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t8" 16.3781
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n4" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t9" 26.3861
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n1" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n0" 27.74
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n0" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t10" 32.2344
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t8" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n2" 33.5018
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n2" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t6" 33.5018
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n5" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t12" 35.3181
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n5" 36.7515
resist "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.n1" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t5" 130.409
rnode "7b_counter_0.MDFF_3.Q" 0 6.43377 8000 6739 0
rnode "Q7.t9" 0 71.154 22296 6500 0
rnode "Q7.t10" 0 116.166 22080 6955 0
rnode "Q7.t11" 0 184.568 22080 6500 0
rnode "Q7.t19" 0 169.896 22080 6016 0
rnode "Q7.t17" 0 125.474 22296 6016 0
rnode "Q7.n0" 0 114.017 22291 6274 0
rnode "7b_counter_0.NOR_gate_0.B" 0 34.1053 21343 6274 0
rnode "Q7.n1" 0 2737.12 21430 6273 0
rnode "Q7.t16" 0 67.1722 1685 -7536 0
rnode "Q7.t12" 0 104.457 1901 -7983 0
rnode "Q7.t24" 0 125.095 1685 -7983 0
rnode "Q7.n2" 0 86.5804 1661 -7742 0
rnode "p3_gen_magic_0.xnor_magic_1.A" 0 289.524 1599 -7737 0
rnode "Q7.t21" 0 102.674 971 -7979 0
rnode "Q7.t25" 0 111.972 755 -7979 0
rnode "Q7.t5" 0 48.7464 971 -8436 0
rnode "Q7.t13" 0 94.9082 1187 -8436 0
rnode "Q7.n3" 0 74.4969 971 -8548 0
rnode "Q7.t14" 0 94.9082 539 -8436 0
rnode "Q7.n4" 0 74.4969 755 -8548 0
rnode "Q7.t8" 0 75.9057 755 -8436 0
rnode "Q7.n5" 0 102.918 699 -8162 0
rnode "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN" 0 63.9532 582 -8163 0
rnode "Q7.n6" 0 1354.97 528 -8141 0
rnode "Q7.t4" 0 102.674 971 -3481 0
rnode "Q7.t7" 0 111.972 755 -3481 0
rnode "Q7.t15" 0 48.7464 971 -3938 0
rnode "Q7.t22" 0 94.9082 1187 -3938 0
rnode "Q7.n7" 0 74.4969 971 -4050 0
rnode "Q7.t23" 0 94.9082 539 -3938 0
rnode "Q7.n8" 0 74.4969 755 -4050 0
rnode "Q7.t18" 0 75.9057 755 -3938 0
rnode "Q7.n9" 0 102.918 699 -3664 0
rnode "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN" 0 33.8517 582 -3665 0
rnode "Q7.t3" 0 67.1722 1685 -3038 0
rnode "Q7.t20" 0 104.457 1901 -3485 0
rnode "Q7.t6" 0 125.095 1685 -3485 0
rnode "Q7.n10" 0 86.5804 1661 -3244 0
rnode "p2_gen_magic_0.xnor_magic_1.A" 0 303.802 1599 -3239 0
rnode "Q7.n11" 0 384.844 525 -3627 0
rnode "Q7.n12" 0 3780.64 521 -3523 0
rnode "Q7.n13" 0 5143.03 7970 7113 0
rnode "Q7.n14" 0 10.1987 7973 6738 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.VOUT" 0 7.12583 7953 6743 0
rnode "Q7.t2" 0 64.5435 7573 7420 0
rnode "Q7.t0" 0 50.4398 7573 6980 0
rnode "Q7.n15" 0 129.795 7625 6980 0
rnode "Q7.t1" 0 55.4294 7573 6496 0
rnode "Q7.n16" 0 99.3251 7625 6762 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VOUT" 0 17.4024 7759 6744 0
rnode "Q7" 0 13.6081 7836 6734 0
rnode "7b_counter_0.Q7" 0 9.92558 7924 6738 0
resist "7b_counter_0.MDFF_3.mux_magic_2.VOUT" "Q7.n14" 0.0225
resist "Q7.n14" "7b_counter_0.MDFF_3.Q" 0.030375
resist "7b_counter_0.Q7" "7b_counter_0.MDFF_3.mux_magic_2.VOUT" 0.0405239
resist "Q7.n11" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN" 0.0777273
resist "Q7" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VOUT" 0.147447
resist "7b_counter_0.Q7" "Q7" 0.168511
resist "Q7.n6" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN" 0.169613
resist "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VOUT" "Q7.n16" 0.256596
resist "Q7.n16" "Q7.n15" 0.426522
resist "Q7.n6" "p3_gen_magic_0.xnor_magic_1.A" 2.87252
resist "Q7.n11" "p2_gen_magic_0.xnor_magic_1.A" 3.0459
resist "Q7.n15" "Q7.t0" 4.225
resist "Q7.n1" "7b_counter_0.NOR_gate_0.B" 4.6118
resist "Q7.n12" "Q7.n11" 4.62923
resist "Q7.n16" "Q7.t1" 4.65348
resist "Q7.n14" "Q7.n13" 4.90999
resist "Q7.n15" "Q7.t2" 5.47337
resist "Q7.t8" "Q7.n4" 7.3
resist "Q7.n3" "Q7.t5" 7.3
resist "Q7.t18" "Q7.n8" 7.3
resist "Q7.n7" "Q7.t15" 7.3
resist "p3_gen_magic_0.xnor_magic_1.A" "Q7.n2" 8.07971
resist "p2_gen_magic_0.xnor_magic_1.A" "Q7.n10" 8.07971
resist "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN" "Q7.n5" 9.94597
resist "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VIN" "Q7.n9" 9.94597
resist "Q7.n5" "Q7.t25" 11.9565
resist "Q7.n9" "Q7.t7" 11.9565
resist "Q7.n2" "Q7.t16" 13.4268
resist "Q7.n10" "Q7.t3" 13.4268
resist "Q7.n1" "Q7.n0" 13.8448
resist "Q7.n0" "Q7.t9" 14.7304
resist "Q7.n2" "Q7.t24" 15.708
resist "Q7.n10" "Q7.t6" 15.708
resist "Q7.n0" "Q7.t17" 16.8161
resist "Q7.n5" "Q7.t8" 17.9411
resist "Q7.n9" "Q7.t18" 17.9411
resist "Q7.n12" "Q7.n6" 21.1399
resist "Q7.t11" "Q7.t10" 29.6562
resist "Q7.n4" "Q7.n3" 31.4944
resist "Q7.n8" "Q7.n7" 31.4944
resist "Q7.t19" "Q7.t11" 31.5464
resist "Q7.n13" "Q7.n1" 34.6743
resist "Q7.n13" "Q7.n12" 38.5882
resist "Q7.n3" "Q7.t13" 38.7944
resist "Q7.n4" "Q7.t14" 38.7944
resist "Q7.n7" "Q7.t22" 38.7944
resist "Q7.n8" "Q7.t23" 38.7944
resist "Q7.t24" "Q7.t12" 47.5382
resist "Q7.t6" "Q7.t20" 47.5382
resist "Q7.t25" "Q7.t21" 47.8939
resist "Q7.t7" "Q7.t4" 47.8939
resist "Q7.t17" "Q7.t19" 48.5222
killnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK"
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n0" 0 838.411 15979 -916 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK" 0 888.512 21351 -2164 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n1" 0 272.96 16665 -1034 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t4" 0 15.6674 15815 -1217 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t5" 0 15.6674 15711 -1217 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n2" 0 35.3091 15763 -1217 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t1" 0 15.6674 15599 -760 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t0" 0 15.6674 15495 -760 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n3" 0 39.5767 15547 -760 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t2" 0 15.6674 16031 -760 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t3" 0 15.6674 15927 -760 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n4" 0 33.7788 15979 -760 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t8" 0 76.9107 18063 -1219 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t15" 0 76.9107 17631 -1219 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n5" 0 93.499 17847 -1331 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t7" 0 203.197 17847 -1219 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t13" 0 37.3606 16955 -760 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t14" 0 72.7403 17171 -760 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n6" 0 57.0965 16955 -648 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t21" 0 72.7403 16523 -760 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n7" 0 57.0965 16739 -648 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t20" 0 58.1762 16739 -760 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t19" 0 78.6919 16955 -1217 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t23" 0 85.8187 16739 -1217 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n8" 0 78.6436 16683 -1034 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t10" 0 76.9107 20220 -1980 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t16" 0 76.9107 19788 -1980 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n9" 0 93.499 20004 -1868 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t12" 0 202.882 20004 -1980 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t6" 0 78.6919 20896 -1982 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t17" 0 85.8187 21112 -1982 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t22" 0 72.7403 21328 -2439 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t18" 0 37.3606 20896 -2439 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t9" 0 72.7403 20680 -2439 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n10" 0 57.0965 20896 -2551 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n11" 0 57.0965 21112 -2551 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t11" 0 58.1762 21112 -2439 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n12" 0 78.6436 21168 -2165 0
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n2" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t5" 1.4625
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n2" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t4" 1.4625
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n4" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t3" 1.625
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n4" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t2" 1.625
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n3" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t0" 1.625
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n3" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t1" 1.625
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n0" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n1" 1.71991
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n0" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n4" 2.90522
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n0" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n3" 3.31022
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n0" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n2" 3.645
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t7" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n5" 7.3
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t20" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n7" 7.3
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n6" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t13" 7.3
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t12" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n9" 7.3
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t11" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n11" 7.3
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n10" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t18" 7.3
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n1" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n8" 9.77568
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n12" 10.0903
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n8" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t23" 11.9565
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n12" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t17" 11.9565
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n8" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t20" 17.9411
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n12" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t11" 17.9411
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n0" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK" 20.6165
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n5" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t8" 26.9776
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n5" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t15" 26.9776
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n9" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t10" 26.9776
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n9" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t16" 26.9776
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n7" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n6" 31.4944
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n11" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n10" 31.4944
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n6" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t14" 38.7944
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n7" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t21" 38.7944
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n11" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t22" 38.7944
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n10" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t9" 38.7944
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_2.CLK" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t12" 47.2519
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.n1" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t7" 47.3383
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t23" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t19" 47.8939
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t17" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t6" 47.8939
killnode "divide_by_2_0.tg_magic_3.CLK"
rnode "divide_by_2_0.tg_magic_3.CLK.t1" 0 1218.72 25657 -5525 0
rnode "divide_by_2_0.tg_magic_2.CLK" 0 867.848 30889 -6659 0
rnode "divide_by_2_0.tg_magic_3.CLK.t0" 0 64.7657 25465 -5255 0
rnode "divide_by_2_0.tg_magic_3.CLK.t17" 0 75.1221 27601 -5714 0
rnode "divide_by_2_0.tg_magic_3.CLK.t12" 0 75.1221 27169 -5714 0
rnode "divide_by_2_0.tg_magic_3.CLK.n0" 0 91.3246 27385 -5826 0
rnode "divide_by_2_0.tg_magic_3.CLK.t9" 0 198.472 27385 -5714 0
rnode "divide_by_2_0.tg_magic_3.CLK.t8" 0 36.4918 26493 -5255 0
rnode "divide_by_2_0.tg_magic_3.CLK.t15" 0 71.0486 26709 -5255 0
rnode "divide_by_2_0.tg_magic_3.CLK.n1" 0 55.7686 26493 -5143 0
rnode "divide_by_2_0.tg_magic_3.CLK.t3" 0 71.0486 26061 -5255 0
rnode "divide_by_2_0.tg_magic_3.CLK.n2" 0 55.7686 26277 -5143 0
rnode "divide_by_2_0.tg_magic_3.CLK.t11" 0 56.8233 26277 -5255 0
rnode "divide_by_2_0.tg_magic_3.CLK.t19" 0 76.8618 26493 -5712 0
rnode "divide_by_2_0.tg_magic_3.CLK.t6" 0 83.8229 26277 -5712 0
rnode "divide_by_2_0.tg_magic_3.CLK.n3" 0 76.8146 26221 -5529 0
rnode "divide_by_2_0.tg_magic_3.CLK.t18" 0 75.1221 29758 -6475 0
rnode "divide_by_2_0.tg_magic_3.CLK.t7" 0 75.1221 29326 -6475 0
rnode "divide_by_2_0.tg_magic_3.CLK.n4" 0 91.3246 29542 -6363 0
rnode "divide_by_2_0.tg_magic_3.CLK.t4" 0 198.163 29542 -6475 0
rnode "divide_by_2_0.tg_magic_3.CLK.t16" 0 76.8618 30434 -6477 0
rnode "divide_by_2_0.tg_magic_3.CLK.t10" 0 83.8229 30650 -6477 0
rnode "divide_by_2_0.tg_magic_3.CLK.t2" 0 71.0486 30866 -6934 0
rnode "divide_by_2_0.tg_magic_3.CLK.t13" 0 36.4918 30434 -6934 0
rnode "divide_by_2_0.tg_magic_3.CLK.t14" 0 71.0486 30218 -6934 0
rnode "divide_by_2_0.tg_magic_3.CLK.n5" 0 55.7686 30434 -7046 0
rnode "divide_by_2_0.tg_magic_3.CLK.n6" 0 55.7686 30650 -7046 0
rnode "divide_by_2_0.tg_magic_3.CLK.t5" 0 56.8233 30650 -6934 0
rnode "divide_by_2_0.tg_magic_3.CLK.n7" 0 76.8146 30706 -6660 0
resist "divide_by_2_0.tg_magic_3.CLK.t1" "divide_by_2_0.tg_magic_3.CLK.t0" 5.84513
resist "divide_by_2_0.tg_magic_3.CLK.t9" "divide_by_2_0.tg_magic_3.CLK.n0" 7.3
resist "divide_by_2_0.tg_magic_3.CLK.t11" "divide_by_2_0.tg_magic_3.CLK.n2" 7.3
resist "divide_by_2_0.tg_magic_3.CLK.n1" "divide_by_2_0.tg_magic_3.CLK.t8" 7.3
resist "divide_by_2_0.tg_magic_3.CLK.t4" "divide_by_2_0.tg_magic_3.CLK.n4" 7.3
resist "divide_by_2_0.tg_magic_3.CLK.t5" "divide_by_2_0.tg_magic_3.CLK.n6" 7.3
resist "divide_by_2_0.tg_magic_3.CLK.n5" "divide_by_2_0.tg_magic_3.CLK.t13" 7.3
resist "divide_by_2_0.tg_magic_3.CLK.t1" "divide_by_2_0.tg_magic_3.CLK.n3" 9.77568
resist "divide_by_2_0.tg_magic_2.CLK" "divide_by_2_0.tg_magic_3.CLK.n7" 10.0903
resist "divide_by_2_0.tg_magic_3.CLK.n3" "divide_by_2_0.tg_magic_3.CLK.t6" 11.9565
resist "divide_by_2_0.tg_magic_3.CLK.n7" "divide_by_2_0.tg_magic_3.CLK.t10" 11.9565
resist "divide_by_2_0.tg_magic_3.CLK.n3" "divide_by_2_0.tg_magic_3.CLK.t11" 17.9411
resist "divide_by_2_0.tg_magic_3.CLK.n7" "divide_by_2_0.tg_magic_3.CLK.t5" 17.9411
resist "divide_by_2_0.tg_magic_3.CLK.t1" "divide_by_2_0.tg_magic_2.CLK" 20.6165
resist "divide_by_2_0.tg_magic_3.CLK.n0" "divide_by_2_0.tg_magic_3.CLK.t17" 26.9776
resist "divide_by_2_0.tg_magic_3.CLK.n0" "divide_by_2_0.tg_magic_3.CLK.t12" 26.9776
resist "divide_by_2_0.tg_magic_3.CLK.n4" "divide_by_2_0.tg_magic_3.CLK.t18" 26.9776
resist "divide_by_2_0.tg_magic_3.CLK.n4" "divide_by_2_0.tg_magic_3.CLK.t7" 26.9776
resist "divide_by_2_0.tg_magic_3.CLK.n2" "divide_by_2_0.tg_magic_3.CLK.n1" 31.4944
resist "divide_by_2_0.tg_magic_3.CLK.n6" "divide_by_2_0.tg_magic_3.CLK.n5" 31.4944
resist "divide_by_2_0.tg_magic_3.CLK.n1" "divide_by_2_0.tg_magic_3.CLK.t15" 38.7944
resist "divide_by_2_0.tg_magic_3.CLK.n2" "divide_by_2_0.tg_magic_3.CLK.t3" 38.7944
resist "divide_by_2_0.tg_magic_3.CLK.n6" "divide_by_2_0.tg_magic_3.CLK.t2" 38.7944
resist "divide_by_2_0.tg_magic_3.CLK.n5" "divide_by_2_0.tg_magic_3.CLK.t14" 38.7944
resist "divide_by_2_0.tg_magic_2.CLK" "divide_by_2_0.tg_magic_3.CLK.t4" 47.2519
resist "divide_by_2_0.tg_magic_3.CLK.t1" "divide_by_2_0.tg_magic_3.CLK.t9" 47.3383
resist "divide_by_2_0.tg_magic_3.CLK.t6" "divide_by_2_0.tg_magic_3.CLK.t19" 47.8939
resist "divide_by_2_0.tg_magic_3.CLK.t10" "divide_by_2_0.tg_magic_3.CLK.t16" 47.8939
rnode "Q6.t1" 0 57.6509 7303 4560 0
rnode "Q6.t2" 0 67.1303 7303 3636 0
rnode "Q6.t0" 0 52.4614 7303 4076 0
rnode "Q6.n0" 0 134.997 7251 4076 0
rnode "Q6.n1" 0 103.306 7251 4341 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VOUT" 0 28.1391 7117 4312 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.VOUT" 0 17.3296 6923 4313 0
rnode "Q6.t8" 0 63.5795 21864 6955 0
rnode "Q6.t25" 0 126.75 21648 6500 0
rnode "Q6.t4" 0 177.114 21648 6016 0
rnode "Q6.t15" 0 177.114 21864 6016 0
rnode "Q6.t11" 0 156.189 21864 6500 0
rnode "Q6.n2" 0 137.326 21808 6780 0
rnode "7b_counter_0.NOR_gate_0.A" 0 3262.55 21499 6790 0
rnode "Q6.t18" 0 50.7001 1569 6387 0
rnode "Q6.t20" 0 96.3249 2001 5947 0
rnode "Q6.t22" 0 64.1928 1785 5947 0
rnode "Q6.n3" 0 119.91 1841 6125 0
rnode "Q6.t12" 0 121.454 1785 6387 0
rnode "Q6.n4" 0 82.439 1569 6499 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.B" 0 76.373 1252 6570 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.IN1" 0 16.0568 1134 6568 0
rnode "7b_counter_0.MDFF_3.CLK" 0 7.59333 1117 6570 0
rnode "Q6.n5" 0 799.601 1125 6572 0
rnode "Q6.n6" 0 3994.38 6889 5497 0
rnode "Q6" 0 94.7205 6893 4478 0
rnode "7b_counter_0.Q6" 0 14.1061 6889 4401 0
rnode "Q6.t19" 0 106.788 4466 -7979 0
rnode "Q6.t24" 0 116.46 4250 -7979 0
rnode "Q6.t3" 0 50.7001 4466 -8436 0
rnode "Q6.t26" 0 98.7119 4682 -8436 0
rnode "Q6.n7" 0 77.4825 4466 -8548 0
rnode "Q6.t23" 0 98.7119 4034 -8436 0
rnode "Q6.n8" 0 77.4825 4250 -8548 0
rnode "Q6.t9" 0 78.9478 4250 -8436 0
rnode "Q6.n9" 0 107.042 4194 -8162 0
rnode "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN" 0 95.5473 4077 -8163 0
rnode "Q6.t17" 0 69.8643 5180 -7536 0
rnode "Q6.t13" 0 108.643 5396 -7983 0
rnode "Q6.t27" 0 130.109 5180 -7983 0
rnode "Q6.n10" 0 90.0504 5156 -7742 0
rnode "p3_gen_magic_0.xnor_magic_5.A" 0 259.484 5094 -7737 0
rnode "Q6.n11" 0 1112.58 3811 -7789 0
rnode "Q6.t29" 0 106.788 4466 -3481 0
rnode "Q6.t5" 0 116.46 4250 -3481 0
rnode "Q6.t14" 0 50.7001 4466 -3938 0
rnode "Q6.t10" 0 98.7119 4682 -3938 0
rnode "Q6.n12" 0 77.4825 4466 -4050 0
rnode "Q6.t6" 0 98.7119 4034 -3938 0
rnode "Q6.n13" 0 77.4825 4250 -4050 0
rnode "Q6.t16" 0 78.9478 4250 -3938 0
rnode "Q6.n14" 0 107.042 4194 -3664 0
rnode "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN" 0 136.336 4077 -3665 0
rnode "Q6.t28" 0 69.8643 5180 -3038 0
rnode "Q6.t21" 0 108.643 5396 -3485 0
rnode "Q6.t7" 0 130.109 5180 -3485 0
rnode "Q6.n15" 0 90.0504 5156 -3244 0
rnode "p2_gen_magic_0.xnor_magic_5.A" 0 215.948 5094 -3239 0
rnode "Q6.n16" 0 468.678 3825 -2963 0
rnode "Q6.n17" 0 2462.31 3875 -2599 0
rnode "7b_counter_0.MDFF_4.Q" 0 1327.64 6867 4317 0
resist "Q6.n5" "7b_counter_0.MDFF_3.CLK" 0.009
resist "Q6.n5" "7b_counter_0.MDFF_3.mux_magic_3.IN1" 0.010125
resist "7b_counter_0.MDFF_4.Q" "7b_counter_0.MDFF_4.mux_magic_2.VOUT" 0.0153191
resist "7b_counter_0.Q6" "Q6" 0.144375
resist "7b_counter_0.MDFF_4.Q" "7b_counter_0.Q6" 0.1575
resist "7b_counter_0.MDFF_3.mux_magic_3.IN1" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.B" 0.193959
resist "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VOUT" "Q6.n1" 0.256596
resist "7b_counter_0.MDFF_4.mux_magic_2.VOUT" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VOUT" 0.371489
resist "Q6.n1" "Q6.n0" 0.426522
resist "Q6.n11" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN" 0.651498
resist "Q6.n16" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN" 1.15909
resist "Q6" "Q6.n6" 1.88083
resist "Q6.n16" "p2_gen_magic_0.xnor_magic_5.A" 1.96453
resist "Q6.n11" "p3_gen_magic_0.xnor_magic_5.A" 2.41832
resist "Q6.n0" "Q6.t0" 4.225
resist "Q6.n1" "Q6.t1" 4.65348
resist "Q6.n17" "Q6.n16" 4.95481
resist "Q6.n0" "Q6.t2" 5.47337
resist "Q6.t9" "Q6.n8" 7.3
resist "Q6.n7" "Q6.t3" 7.3
resist "Q6.t16" "Q6.n13" 7.3
resist "Q6.n12" "Q6.t14" 7.3
resist "Q6.n4" "Q6.t18" 7.3
resist "p3_gen_magic_0.xnor_magic_5.A" "Q6.n10" 8.07971
resist "p2_gen_magic_0.xnor_magic_5.A" "Q6.n15" 8.07971
resist "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.B" "Q6.n4" 9.27537
resist "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN" "Q6.n9" 9.94597
resist "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VIN" "Q6.n14" 9.94597
resist "Q6.n2" "Q6.t8" 11.4062
resist "Q6.n3" "Q6.t22" 11.6018
resist "Q6.n9" "Q6.t24" 11.9565
resist "Q6.n14" "Q6.t5" 11.9565
resist "Q6.n10" "Q6.t17" 13.4268
resist "Q6.n15" "Q6.t28" 13.4268
resist "Q6.n10" "Q6.t27" 15.708
resist "Q6.n15" "Q6.t7" 15.708
resist "Q6.t12" "Q6.n3" 17.0768
resist "Q6.n9" "Q6.t9" 17.9411
resist "Q6.n14" "Q6.t16" 17.9411
resist "Q6.n2" "Q6.t11" 18.25
resist "Q6.n17" "Q6.n11" 18.3052
resist "7b_counter_0.MDFF_4.Q" "Q6.n17" 19.492
resist "7b_counter_0.NOR_gate_0.A" "Q6.n2" 24.7551
resist "Q6.n6" "Q6.n5" 28.2181
resist "Q6.n3" "Q6.t20" 28.8563
resist "Q6.n8" "Q6.n7" 31.4944
resist "Q6.n13" "Q6.n12" 31.4944
resist "Q6.t11" "Q6.t15" 31.5464
resist "Q6.t4" "Q6.t25" 31.5464
resist "Q6.n7" "Q6.t26" 38.7944
resist "Q6.n8" "Q6.t23" 38.7944
resist "Q6.n12" "Q6.t10" 38.7944
resist "Q6.n13" "Q6.t6" 38.7944
resist "Q6.n4" "Q6.t12" 38.8644
resist "Q6.t27" "Q6.t13" 47.5382
resist "Q6.t7" "Q6.t21" 47.5382
resist "Q6.t24" "Q6.t19" 47.8939
resist "Q6.t5" "Q6.t29" 47.8939
resist "Q6.t15" "Q6.t4" 48.306
resist "Q6.n6" "7b_counter_0.NOR_gate_0.A" 52.528
killnode "divide_by_2_1.tg_magic_3.CLK"
rnode "divide_by_2_1.inverter_magic_5.VOUT" 0 1283.48 31524 2555 0
rnode "divide_by_2_1.tg_magic_2.CLK" 0 867.848 36804 1334 0
rnode "divide_by_2_1.tg_magic_3.CLK.t5" 0 75.1221 33516 2279 0
rnode "divide_by_2_1.tg_magic_3.CLK.t7" 0 75.1221 33084 2279 0
rnode "divide_by_2_1.tg_magic_3.CLK.n0" 0 91.3246 33300 2167 0
rnode "divide_by_2_1.tg_magic_3.CLK.t6" 0 198.472 33300 2279 0
rnode "divide_by_2_1.tg_magic_3.CLK.t12" 0 36.4918 32408 2738 0
rnode "divide_by_2_1.tg_magic_3.CLK.t8" 0 71.0486 32624 2738 0
rnode "divide_by_2_1.tg_magic_3.CLK.n1" 0 55.7686 32408 2850 0
rnode "divide_by_2_1.tg_magic_3.CLK.t13" 0 71.0486 31976 2738 0
rnode "divide_by_2_1.tg_magic_3.CLK.n2" 0 55.7686 32192 2850 0
rnode "divide_by_2_1.tg_magic_3.CLK.t14" 0 56.8233 32192 2738 0
rnode "divide_by_2_1.tg_magic_3.CLK.t0" 0 76.8618 32408 2281 0
rnode "divide_by_2_1.tg_magic_3.CLK.t1" 0 83.8229 32192 2281 0
rnode "divide_by_2_1.tg_magic_3.CLK.n3" 0 76.8146 32136 2464 0
rnode "divide_by_2_1.tg_magic_3.CLK.t16" 0 75.1221 35673 1518 0
rnode "divide_by_2_1.tg_magic_3.CLK.t9" 0 75.1221 35241 1518 0
rnode "divide_by_2_1.tg_magic_3.CLK.n4" 0 91.3246 35457 1630 0
rnode "divide_by_2_1.tg_magic_3.CLK.t4" 0 198.163 35457 1518 0
rnode "divide_by_2_1.tg_magic_3.CLK.t11" 0 76.8618 36349 1516 0
rnode "divide_by_2_1.tg_magic_3.CLK.t2" 0 83.8229 36565 1516 0
rnode "divide_by_2_1.tg_magic_3.CLK.t15" 0 71.0486 36781 1059 0
rnode "divide_by_2_1.tg_magic_3.CLK.t3" 0 36.4918 36349 1059 0
rnode "divide_by_2_1.tg_magic_3.CLK.t17" 0 71.0486 36133 1059 0
rnode "divide_by_2_1.tg_magic_3.CLK.n5" 0 55.7686 36349 947 0
rnode "divide_by_2_1.tg_magic_3.CLK.n6" 0 55.7686 36565 947 0
rnode "divide_by_2_1.tg_magic_3.CLK.t10" 0 56.8233 36565 1059 0
rnode "divide_by_2_1.tg_magic_3.CLK.n7" 0 76.8146 36621 1333 0
resist "divide_by_2_1.tg_magic_3.CLK.t6" "divide_by_2_1.tg_magic_3.CLK.n0" 7.3
resist "divide_by_2_1.tg_magic_3.CLK.t14" "divide_by_2_1.tg_magic_3.CLK.n2" 7.3
resist "divide_by_2_1.tg_magic_3.CLK.n1" "divide_by_2_1.tg_magic_3.CLK.t12" 7.3
resist "divide_by_2_1.tg_magic_3.CLK.t4" "divide_by_2_1.tg_magic_3.CLK.n4" 7.3
resist "divide_by_2_1.tg_magic_3.CLK.t10" "divide_by_2_1.tg_magic_3.CLK.n6" 7.3
resist "divide_by_2_1.tg_magic_3.CLK.n5" "divide_by_2_1.tg_magic_3.CLK.t3" 7.3
resist "divide_by_2_1.tg_magic_2.CLK" "divide_by_2_1.tg_magic_3.CLK.n7" 10.0903
resist "divide_by_2_1.inverter_magic_5.VOUT" "divide_by_2_1.tg_magic_3.CLK.n3" 10.8074
resist "divide_by_2_1.tg_magic_3.CLK.n3" "divide_by_2_1.tg_magic_3.CLK.t1" 11.9565
resist "divide_by_2_1.tg_magic_3.CLK.n7" "divide_by_2_1.tg_magic_3.CLK.t2" 11.9565
resist "divide_by_2_1.tg_magic_3.CLK.n3" "divide_by_2_1.tg_magic_3.CLK.t14" 17.9411
resist "divide_by_2_1.tg_magic_3.CLK.n7" "divide_by_2_1.tg_magic_3.CLK.t10" 17.9411
resist "divide_by_2_1.inverter_magic_5.VOUT" "divide_by_2_1.tg_magic_2.CLK" 20.6165
resist "divide_by_2_1.tg_magic_3.CLK.n0" "divide_by_2_1.tg_magic_3.CLK.t5" 26.9776
resist "divide_by_2_1.tg_magic_3.CLK.n0" "divide_by_2_1.tg_magic_3.CLK.t7" 26.9776
resist "divide_by_2_1.tg_magic_3.CLK.n4" "divide_by_2_1.tg_magic_3.CLK.t16" 26.9776
resist "divide_by_2_1.tg_magic_3.CLK.n4" "divide_by_2_1.tg_magic_3.CLK.t9" 26.9776
resist "divide_by_2_1.tg_magic_3.CLK.n2" "divide_by_2_1.tg_magic_3.CLK.n1" 31.4944
resist "divide_by_2_1.tg_magic_3.CLK.n6" "divide_by_2_1.tg_magic_3.CLK.n5" 31.4944
resist "divide_by_2_1.tg_magic_3.CLK.n1" "divide_by_2_1.tg_magic_3.CLK.t8" 38.7944
resist "divide_by_2_1.tg_magic_3.CLK.n2" "divide_by_2_1.tg_magic_3.CLK.t13" 38.7944
resist "divide_by_2_1.tg_magic_3.CLK.n6" "divide_by_2_1.tg_magic_3.CLK.t15" 38.7944
resist "divide_by_2_1.tg_magic_3.CLK.n5" "divide_by_2_1.tg_magic_3.CLK.t17" 38.7944
resist "divide_by_2_1.tg_magic_2.CLK" "divide_by_2_1.tg_magic_3.CLK.t4" 47.2519
resist "divide_by_2_1.inverter_magic_5.VOUT" "divide_by_2_1.tg_magic_3.CLK.t6" 47.3383
resist "divide_by_2_1.tg_magic_3.CLK.t1" "divide_by_2_1.tg_magic_3.CLK.t0" 47.8939
resist "divide_by_2_1.tg_magic_3.CLK.t2" "divide_by_2_1.tg_magic_3.CLK.t11" 47.8939
rnode "D2_5.t0" 0 77.4359 1569 3475 0
rnode "D2_5.t24" 0 147.12 2001 3915 0
rnode "D2_5.t3" 0 98.0438 1785 3915 0
rnode "D2_5.n0" 0 183.142 1841 3737 0
rnode "D2_5.t15" 0 185.5 1785 3475 0
rnode "D2_5.n1" 0 125.912 1569 3363 0
rnode "7b_counter_0.D2_5" 0 4.80629 1025 3288 0
rnode "7b_counter_0.MDFF_0.DATA" 0 16.885 1042 3283 0
rnode "D2_5.t21" 0 77.4359 5545 2365 0
rnode "D2_5.t25" 0 147.12 5977 1925 0
rnode "D2_5.t4" 0 98.0438 5761 1925 0
rnode "D2_5.n2" 0 183.142 5817 2103 0
rnode "D2_5.t14" 0 185.5 5761 2365 0
rnode "D2_5.n3" 0 125.912 5545 2477 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.B" 0 117.513 5228 2548 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.IN2" 0 217.72 5110 2551 0
rnode "D2_5.t23" 0 163.102 13867 -7979 0
rnode "D2_5.t5" 0 177.873 13651 -7979 0
rnode "D2_5.t8" 0 77.4359 13867 -8436 0
rnode "D2_5.t1" 0 150.766 14083 -8436 0
rnode "D2_5.n4" 0 118.342 13867 -8548 0
rnode "D2_5.t22" 0 150.766 13435 -8436 0
rnode "D2_5.n5" 0 118.342 13651 -8548 0
rnode "D2_5.t12" 0 120.58 13651 -8436 0
rnode "D2_5.n6" 0 163.512 13595 -8162 0
rnode "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN" 0 50.1929 13478 -8163 0
rnode "D2_5.t11" 0 102.415 12750 -7536 0
rnode "D2_5.t13" 0 165.934 12966 -7983 0
rnode "D2_5.t16" 0 203.091 12750 -7983 0
rnode "D2_5.n7" 0 143.451 12762 -7728 0
rnode "p3_gen_magic_0.xnor_magic_2.B" 0 191.467 13072 -7728 0
rnode "D2_5.n8" 0 1854.66 13417 -8135 0
rnode "D2_5.t6" 0 163.102 13867 -3481 0
rnode "D2_5.t10" 0 177.873 13651 -3481 0
rnode "D2_5.t17" 0 77.4359 13867 -3938 0
rnode "D2_5.t9" 0 150.766 14083 -3938 0
rnode "D2_5.n9" 0 118.342 13867 -4050 0
rnode "D2_5.t7" 0 150.766 13435 -3938 0
rnode "D2_5.n10" 0 118.342 13651 -4050 0
rnode "D2_5.t19" 0 120.58 13651 -3938 0
rnode "D2_5.n11" 0 163.512 13595 -3664 0
rnode "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN" 0 54.9559 13478 -3665 0
rnode "D2_5.t18" 0 102.415 12750 -3038 0
rnode "D2_5.t20" 0 165.934 12966 -3485 0
rnode "D2_5.t2" 0 203.091 12750 -3485 0
rnode "D2_5.n12" 0 143.451 12762 -3230 0
rnode "p2_gen_magic_0.xnor_magic_2.B" 0 186.446 13072 -3230 0
rnode "D2_5.n13" 0 2135.21 13380 -3637 0
rnode "D2_5.n14" 0 7143.52 5907 -4549 0
rnode "D2_5.n15" 0 -3903.33 3402 2984 0
rnode "D2_5.n16" 0 -3356.96 1105 3290 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.IN2" 0 12.9289 1134 3289 0
rnode "D2_5" 0 15.8642 1170 3293 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.B" 0 112.595 1252 3292 0
resist "7b_counter_0.MDFF_0.DATA" "7b_counter_0.D2_5" 0.0204
resist "7b_counter_0.MDFF_0.mux_magic_0.IN2" "D2_5.n16" 0.0334615
resist "D2_5" "7b_counter_0.MDFF_0.mux_magic_0.IN2" 0.0599764
resist "D2_5.n16" "7b_counter_0.MDFF_0.DATA" 0.0735494
resist "D2_5.n8" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN" 0.11747
resist "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.B" "D2_5" 0.150612
resist "D2_5.n13" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN" 0.189861
resist "7b_counter_0.MDFF_0.mux_magic_2.IN2" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.B" 0.216735
resist "D2_5.n13" "p2_gen_magic_0.xnor_magic_2.B" 1.35391
resist "D2_5.n8" "p3_gen_magic_0.xnor_magic_2.B" 1.4263
resist "D2_5.n1" "D2_5.t0" 7.3
resist "D2_5.n3" "D2_5.t21" 7.3
resist "D2_5.t19" "D2_5.n10" 7.3
resist "D2_5.n9" "D2_5.t17" 7.3
resist "D2_5.t12" "D2_5.n5" 7.3
resist "D2_5.n4" "D2_5.t8" 7.3
resist "D2_5.n15" "7b_counter_0.MDFF_0.mux_magic_2.IN2" 7.97354
resist "D2_5.n16" "D2_5.n15" 8.11344
resist "p2_gen_magic_0.xnor_magic_2.B" "D2_5.n12" 8.59196
resist "p3_gen_magic_0.xnor_magic_2.B" "D2_5.n7" 8.59196
resist "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.B" "D2_5.n1" 9.27537
resist "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.B" "D2_5.n3" 9.27537
resist "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN" "D2_5.n11" 9.95236
resist "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VIN" "D2_5.n6" 9.95236
resist "D2_5.n0" "D2_5.t3" 11.6018
resist "D2_5.n2" "D2_5.t4" 11.6018
resist "D2_5.n11" "D2_5.t10" 11.9565
resist "D2_5.n6" "D2_5.t5" 11.9565
resist "D2_5.n12" "D2_5.t18" 12.5143
resist "D2_5.n7" "D2_5.t11" 12.5143
resist "D2_5.n15" "D2_5.n14" 15.378
resist "D2_5.n12" "D2_5.t2" 16.6205
resist "D2_5.n7" "D2_5.t16" 16.6205
resist "D2_5.t15" "D2_5.n0" 17.0768
resist "D2_5.t14" "D2_5.n2" 17.0768
resist "D2_5.n11" "D2_5.t19" 17.9411
resist "D2_5.n6" "D2_5.t12" 17.9411
resist "D2_5.n14" "D2_5.n13" 18.6015
resist "D2_5.n14" "D2_5.n8" 18.8915
resist "D2_5.n0" "D2_5.t24" 28.8563
resist "D2_5.n2" "D2_5.t25" 28.8563
resist "D2_5.n10" "D2_5.n9" 31.4944
resist "D2_5.n5" "D2_5.n4" 31.4944
resist "D2_5.n9" "D2_5.t9" 38.7944
resist "D2_5.n10" "D2_5.t7" 38.7944
resist "D2_5.n4" "D2_5.t1" 38.7944
resist "D2_5.n5" "D2_5.t22" 38.7944
resist "D2_5.n1" "D2_5.t15" 38.8644
resist "D2_5.n3" "D2_5.t14" 38.8644
resist "D2_5.t2" "D2_5.t20" 47.5382
resist "D2_5.t16" "D2_5.t13" 47.5382
resist "D2_5.t10" "D2_5.t6" 47.8939
resist "D2_5.t5" "D2_5.t23" 47.8939
rnode "p3_gen_magic_0.3_inp_AND_magic_0.C.t0" 0 72.2552 17250 -8470 0
rnode "p3_gen_magic_0.AND2_magic_0.OUT" 0 699.805 17567 -8269 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.C" 0 580.331 13195 -5485 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.C.t3" 0 75.3408 14490 -6141 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.C.t2" 0 184.985 14490 -6501 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.C.t5" 0 53.6195 13929 -5268 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.C.t1" 0 87.9482 13929 -6141 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.C.t4" 0 99.6442 13929 -5698 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.C.n0" 0 72.0066 13927 -5485 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.C.n1" 0 574.065 13927 -5486 0
resist "p3_gen_magic_0.AND2_magic_0.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.C.t0" 3.46058
resist "p3_gen_magic_0.3_inp_AND_magic_0.C" "p3_gen_magic_0.3_inp_AND_magic_0.C.n1" 5.35579
resist "p3_gen_magic_0.3_inp_AND_magic_0.C.n1" "p3_gen_magic_0.3_inp_AND_magic_0.C.n0" 12.5012
resist "p3_gen_magic_0.3_inp_AND_magic_0.C.n0" "p3_gen_magic_0.3_inp_AND_magic_0.C.t4" 13.883
resist "p3_gen_magic_0.3_inp_AND_magic_0.C.n0" "p3_gen_magic_0.3_inp_AND_magic_0.C.t5" 14.1438
resist "p3_gen_magic_0.AND2_magic_0.OUT" "p3_gen_magic_0.3_inp_AND_magic_0.C" 16.6267
resist "p3_gen_magic_0.3_inp_AND_magic_0.C.t2" "p3_gen_magic_0.3_inp_AND_magic_0.C.t3" 23.4643
resist "p3_gen_magic_0.3_inp_AND_magic_0.C.t4" "p3_gen_magic_0.3_inp_AND_magic_0.C.t1" 28.8741
resist "p3_gen_magic_0.3_inp_AND_magic_0.C.n1" "p3_gen_magic_0.3_inp_AND_magic_0.C.t2" 39.1557
rnode "7b_counter_0.MDFF_3.mux_magic_3.VOUT" 0 690.054 3977 6743 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 0 238.252 4098 9914 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t10" 0 34.107 5304 10205 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t5" 0 68.4334 5520 10205 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n0" 0 72.6476 5304 10317 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t12" 0 87.1969 5088 10205 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t7" 0 43.7503 5088 9721 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n1" 0 105.769 5128 9915 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t3" 0 125.816 4595 9275 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t4" 0 63.8539 5891 9275 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t6" 0 42.2212 5675 9275 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n2" 0 111.875 5731 9104 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n3" 0 160.137 5234 9072 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t11" 0 80.0659 5243 9275 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n4" 0 287.322 5081 9916 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t9" 0 34.107 4440 9721 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t8" 0 67.9151 4656 9721 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n5" 0 67.2423 4440 9833 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t2" 0 45.16 3597 7420 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t0" 0 35.2919 3597 6980 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t1" 0 38.7829 3597 6496 0
resist "7b_counter_0.MDFF_3.mux_magic_3.VOUT" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t1" 4.65348
resist "7b_counter_0.MDFF_3.mux_magic_3.VOUT" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t0" 5.27961
resist "7b_counter_0.MDFF_3.mux_magic_3.VOUT" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t2" 5.47337
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n4" 5.87603
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n0" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t10" 7.3
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n5" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t9" 7.3
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n2" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t6" 11.1455
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n1" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t7" 11.3254
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n4" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n1" 12.5027
resist "7b_counter_0.MDFF_3.mux_magic_3.VOUT" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" 12.8293
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t11" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n3" 13.2312
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n1" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t12" 16.3781
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n4" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t11" 26.3852
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n3" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n2" 27.74
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n2" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t4" 32.2344
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t12" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n0" 33.5018
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n0" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t5" 33.5018
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n5" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t8" 35.3181
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n5" 36.7515
resist "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.n3" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t3" 130.409
rnode "7b_counter_0.MDFF_4.LD.n0" 0 1705.39 32816 9246 0
rnode "7b_counter_0.MDFF_4.LD.n1" 0 146.301 32816 9246 0
rnode "7b_counter_0.MDFF_4.LD.t0" 0 102.68 32436 9531 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.SEL" 0 1007.75 29418 1337 0
rnode "7b_counter_0.MDFF_7.LD" 0 4175.96 29547 2374 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.SEL" 0 2491.55 14571 1337 0
rnode "7b_counter_0.MDFF_4.LD.t3" 0 80.5296 32332 8608 0
rnode "7b_counter_0.MDFF_4.LD.t4" 0 75.1036 32332 9055 0
rnode "7b_counter_0.MDFF_4.LD.n2" 0 266.922 32384 9055 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.SEL" 0 1056.34 14961 4503 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.SEL" 0 1056.41 14571 4503 0
rnode "7b_counter_0.MDFF_4.LD.t79" 0 80.1782 28830 5088 0
rnode "7b_counter_0.MDFF_4.LD.t57" 0 80.1782 28830 4728 0
rnode "7b_counter_0.MDFF_4.LD.n3" 0 102.651 28886 4908 0
rnode "7b_counter_0.MDFF_4.LD.t72" 0 80.1782 29046 5088 0
rnode "7b_counter_0.MDFF_4.LD.t45" 0 80.1782 29046 4728 0
rnode "7b_counter_0.MDFF_4.LD.n4" 0 113.96 29102 4908 0
rnode "7b_counter_0.MDFF_4.LD.t46" 0 80.1782 29262 5088 0
rnode "7b_counter_0.MDFF_4.LD.n5" 0 102.651 29206 4908 0
rnode "7b_counter_0.MDFF_4.LD.t19" 0 102.253 29262 4728 0
rnode "7b_counter_0.MDFF_4.LD.t121" 0 62.9246 29046 4288 0
rnode "7b_counter_0.MDFF_4.LD.t30" 0 121.066 28154 3915 0
rnode "7b_counter_0.MDFF_4.LD.t108" 0 79.1192 28370 3915 0
rnode "7b_counter_0.MDFF_4.LD.n6" 0 98.1582 28314 3739 0
rnode "7b_counter_0.MDFF_4.LD.t111" 0 228.428 27722 3475 0
rnode "7b_counter_0.MDFF_4.LD.t67" 0 251.201 28370 3475 0
rnode "7b_counter_0.MDFF_4.LD.n7" 0 106.993 28427 3701 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.A" 0 243.685 28591 3698 0
rnode "7b_counter_0.MDFF_4.LD.t8" 0 168.722 28830 4288 0
rnode "7b_counter_0.MDFF_4.LD.n8" 0 112.096 29046 4400 0
rnode "7b_counter_0.MDFF_4.LD.t96" 0 79.9244 29262 4288 0
rnode "7b_counter_0.MDFF_4.LD.n9" 0 70.7 29206 4467 0
rnode "7b_counter_0.MDFF_4.LD.n10" 0 67.2883 29269 4505 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.SEL" 0 319.85 29418 4503 0
rnode "7b_counter_0.MDFF_4.LD.t113" 0 62.9246 25070 1552 0
rnode "7b_counter_0.MDFF_4.LD.t53" 0 71.8051 24394 1925 0
rnode "7b_counter_0.MDFF_4.LD.t70" 0 228.428 23746 2365 0
rnode "7b_counter_0.MDFF_4.LD.t116" 0 239.085 24394 2365 0
rnode "7b_counter_0.MDFF_4.LD.t85" 0 117.907 24178 1925 0
rnode "7b_counter_0.MDFF_4.LD.n11" 0 215.352 24394 2187 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.A" 0 256.084 24615 2142 0
rnode "7b_counter_0.MDFF_4.LD.t109" 0 168.722 24854 1552 0
rnode "7b_counter_0.MDFF_4.LD.n12" 0 112.096 25070 1440 0
rnode "7b_counter_0.MDFF_4.LD.t106" 0 79.9244 25286 1552 0
rnode "7b_counter_0.MDFF_4.LD.n13" 0 70.7 25230 1373 0
rnode "7b_counter_0.MDFF_4.LD.t49" 0 80.1782 24854 1112 0
rnode "7b_counter_0.MDFF_4.LD.t87" 0 80.1782 24854 752 0
rnode "7b_counter_0.MDFF_4.LD.n14" 0 102.651 24910 932 0
rnode "7b_counter_0.MDFF_4.LD.t54" 0 80.1782 25070 1112 0
rnode "7b_counter_0.MDFF_4.LD.t112" 0 80.1782 25070 752 0
rnode "7b_counter_0.MDFF_4.LD.n15" 0 113.96 25126 932 0
rnode "7b_counter_0.MDFF_4.LD.t15" 0 80.1782 25286 752 0
rnode "7b_counter_0.MDFF_4.LD.n16" 0 102.651 25230 932 0
rnode "7b_counter_0.MDFF_4.LD.t44" 0 102.253 25286 1112 0
rnode "7b_counter_0.MDFF_4.LD.n17" 0 67.2883 25293 1335 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.SEL" 0 623.596 25442 1337 0
rnode "7b_counter_0.MDFF_4.LD.t10" 0 62.9246 29046 1552 0
rnode "7b_counter_0.MDFF_4.LD.t68" 0 228.428 27722 2365 0
rnode "7b_counter_0.MDFF_4.LD.t31" 0 251.454 28370 2365 0
rnode "7b_counter_0.MDFF_4.LD.t118" 0 121.066 28154 1925 0
rnode "7b_counter_0.MDFF_4.LD.t81" 0 78.8667 28370 1925 0
rnode "7b_counter_0.MDFF_4.LD.n18" 0 97.9032 28314 2100 0
rnode "7b_counter_0.MDFF_4.LD.n19" 0 107.248 28427 2138 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.A" 0 243.685 28591 2142 0
rnode "7b_counter_0.MDFF_4.LD.t24" 0 168.722 28830 1552 0
rnode "7b_counter_0.MDFF_4.LD.n20" 0 112.096 29046 1440 0
rnode "7b_counter_0.MDFF_4.LD.t105" 0 79.9244 29262 1552 0
rnode "7b_counter_0.MDFF_4.LD.n21" 0 70.7 29206 1373 0
rnode "7b_counter_0.MDFF_4.LD.t77" 0 80.1782 28830 1112 0
rnode "7b_counter_0.MDFF_4.LD.t66" 0 80.1782 28830 752 0
rnode "7b_counter_0.MDFF_4.LD.n22" 0 102.651 28886 932 0
rnode "7b_counter_0.MDFF_4.LD.t71" 0 80.1782 29046 1112 0
rnode "7b_counter_0.MDFF_4.LD.t88" 0 80.1782 29046 752 0
rnode "7b_counter_0.MDFF_4.LD.n23" 0 113.96 29102 932 0
rnode "7b_counter_0.MDFF_4.LD.t117" 0 80.1782 29262 752 0
rnode "7b_counter_0.MDFF_4.LD.n24" 0 102.651 29206 932 0
rnode "7b_counter_0.MDFF_4.LD.t43" 0 102.253 29262 1112 0
rnode "7b_counter_0.MDFF_4.LD.n25" 0 67.2883 29269 1335 0
rnode "7b_counter_0.MDFF_4.LD.t41" 0 80.1782 19525 5088 0
rnode "7b_counter_0.MDFF_4.LD.t13" 0 80.1782 19525 4728 0
rnode "7b_counter_0.MDFF_4.LD.n26" 0 102.651 19469 4908 0
rnode "7b_counter_0.MDFF_4.LD.t80" 0 80.1782 19309 5088 0
rnode "7b_counter_0.MDFF_4.LD.t58" 0 80.1782 19309 4728 0
rnode "7b_counter_0.MDFF_4.LD.n27" 0 113.96 19253 4908 0
rnode "7b_counter_0.MDFF_4.LD.t83" 0 80.1782 19093 5088 0
rnode "7b_counter_0.MDFF_4.LD.n28" 0 102.651 19149 4908 0
rnode "7b_counter_0.MDFF_4.LD.t61" 0 102.253 19093 4728 0
rnode "7b_counter_0.MDFF_4.LD.t9" 0 62.9246 19309 4288 0
rnode "7b_counter_0.MDFF_4.LD.t115" 0 121.087 20201 3915 0
rnode "7b_counter_0.MDFF_4.LD.t94" 0 79.1192 19985 3915 0
rnode "7b_counter_0.MDFF_4.LD.n29" 0 98.1379 20041 3739 0
rnode "7b_counter_0.MDFF_4.LD.t34" 0 228.428 20633 3475 0
rnode "7b_counter_0.MDFF_4.LD.t59" 0 251.201 19985 3475 0
rnode "7b_counter_0.MDFF_4.LD.n30" 0 106.993 19928 3701 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.A" 0 243.673 19764 3698 0
rnode "7b_counter_0.MDFF_4.LD.t92" 0 168.734 19525 4288 0
rnode "7b_counter_0.MDFF_4.LD.n31" 0 112.096 19309 4400 0
rnode "7b_counter_0.MDFF_4.LD.t21" 0 79.9244 19093 4288 0
rnode "7b_counter_0.MDFF_4.LD.n32" 0 70.7 19149 4467 0
rnode "7b_counter_0.MDFF_4.LD.n33" 0 67.2883 19086 4505 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.SEL" 0 623.655 18937 4503 0
rnode "7b_counter_0.MDFF_4.LD.t42" 0 80.1782 15549 5088 0
rnode "7b_counter_0.MDFF_4.LD.t14" 0 80.1782 15549 4728 0
rnode "7b_counter_0.MDFF_4.LD.n34" 0 102.651 15493 4908 0
rnode "7b_counter_0.MDFF_4.LD.t52" 0 80.1782 15333 5088 0
rnode "7b_counter_0.MDFF_4.LD.t26" 0 80.1782 15333 4728 0
rnode "7b_counter_0.MDFF_4.LD.n35" 0 113.96 15277 4908 0
rnode "7b_counter_0.MDFF_4.LD.t84" 0 80.1782 15117 5088 0
rnode "7b_counter_0.MDFF_4.LD.n36" 0 102.651 15173 4908 0
rnode "7b_counter_0.MDFF_4.LD.t62" 0 102.253 15117 4728 0
rnode "7b_counter_0.MDFF_4.LD.t102" 0 62.9246 15333 4288 0
rnode "7b_counter_0.MDFF_4.LD.t97" 0 120.965 16225 3915 0
rnode "7b_counter_0.MDFF_4.LD.t95" 0 79.1192 16009 3915 0
rnode "7b_counter_0.MDFF_4.LD.n37" 0 98.2598 16065 3739 0
rnode "7b_counter_0.MDFF_4.LD.t16" 0 228.428 16657 3475 0
rnode "7b_counter_0.MDFF_4.LD.t60" 0 251.201 16009 3475 0
rnode "7b_counter_0.MDFF_4.LD.n38" 0 106.993 15952 3701 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.A" 0 243.673 15788 3698 0
rnode "7b_counter_0.MDFF_4.LD.t93" 0 168.734 15549 4288 0
rnode "7b_counter_0.MDFF_4.LD.n39" 0 112.096 15333 4400 0
rnode "7b_counter_0.MDFF_4.LD.t23" 0 79.9244 15117 4288 0
rnode "7b_counter_0.MDFF_4.LD.n40" 0 70.7 15173 4467 0
rnode "7b_counter_0.MDFF_4.LD.n41" 0 67.2883 15110 4505 0
rnode "7b_counter_0.MDFF_1.LD" 0 315.167 14832 3466 0
rnode "7b_counter_0.MDFF_4.LD.t110" 0 62.9246 15333 1552 0
rnode "7b_counter_0.MDFF_4.LD.t89" 0 228.428 16657 2365 0
rnode "7b_counter_0.MDFF_4.LD.t17" 0 251.454 16009 2365 0
rnode "7b_counter_0.MDFF_4.LD.t64" 0 79.3356 16009 1925 0
rnode "7b_counter_0.MDFF_4.LD.t69" 0 114.389 16225 1925 0
rnode "7b_counter_0.MDFF_4.LD.n42" 0 102.073 16172 2081 0
rnode "7b_counter_0.MDFF_4.LD.n43" 0 109.269 15952 2138 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.A" 0 243.673 15788 2142 0
rnode "7b_counter_0.MDFF_4.LD.t103" 0 168.734 15549 1552 0
rnode "7b_counter_0.MDFF_4.LD.n44" 0 112.096 15333 1440 0
rnode "7b_counter_0.MDFF_4.LD.t32" 0 79.9244 15117 1552 0
rnode "7b_counter_0.MDFF_4.LD.n45" 0 70.7 15173 1373 0
rnode "7b_counter_0.MDFF_4.LD.t37" 0 80.1782 15549 1112 0
rnode "7b_counter_0.MDFF_4.LD.t73" 0 80.1782 15549 752 0
rnode "7b_counter_0.MDFF_4.LD.n46" 0 102.651 15493 932 0
rnode "7b_counter_0.MDFF_4.LD.t50" 0 80.1782 15333 1112 0
rnode "7b_counter_0.MDFF_4.LD.t56" 0 80.1782 15333 752 0
rnode "7b_counter_0.MDFF_4.LD.n47" 0 113.96 15277 932 0
rnode "7b_counter_0.MDFF_4.LD.t29" 0 80.1782 15117 752 0
rnode "7b_counter_0.MDFF_4.LD.n48" 0 102.651 15173 932 0
rnode "7b_counter_0.MDFF_4.LD.t82" 0 102.253 15117 1112 0
rnode "7b_counter_0.MDFF_4.LD.n49" 0 67.2883 15110 1335 0
rnode "7b_counter_0.MDFF_4.LD.t65" 0 80.1782 10007 5088 0
rnode "7b_counter_0.MDFF_4.LD.t38" 0 80.1782 10007 4728 0
rnode "7b_counter_0.MDFF_4.LD.n50" 0 102.651 10063 4908 0
rnode "7b_counter_0.MDFF_4.LD.t51" 0 80.1782 10223 5088 0
rnode "7b_counter_0.MDFF_4.LD.t25" 0 80.1782 10223 4728 0
rnode "7b_counter_0.MDFF_4.LD.n51" 0 113.96 10279 4908 0
rnode "7b_counter_0.MDFF_4.LD.t40" 0 80.1782 10439 5088 0
rnode "7b_counter_0.MDFF_4.LD.n52" 0 102.651 10383 4908 0
rnode "7b_counter_0.MDFF_4.LD.t12" 0 102.253 10439 4728 0
rnode "7b_counter_0.MDFF_4.LD.t100" 0 62.9246 10223 4288 0
rnode "7b_counter_0.MDFF_4.LD.t18" 0 121.066 9331 3915 0
rnode "7b_counter_0.MDFF_4.LD.t122" 0 79.1192 9547 3915 0
rnode "7b_counter_0.MDFF_4.LD.n53" 0 98.1582 9491 3739 0
rnode "7b_counter_0.MDFF_4.LD.t99" 0 228.428 8899 3475 0
rnode "7b_counter_0.MDFF_4.LD.t86" 0 251.201 9547 3475 0
rnode "7b_counter_0.MDFF_4.LD.n54" 0 106.993 9604 3701 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.A" 0 243.685 9768 3698 0
rnode "7b_counter_0.MDFF_4.LD.t119" 0 168.722 10007 4288 0
rnode "7b_counter_0.MDFF_4.LD.n55" 0 112.096 10223 4400 0
rnode "7b_counter_0.MDFF_4.LD.t91" 0 79.9244 10439 4288 0
rnode "7b_counter_0.MDFF_4.LD.n56" 0 70.7 10383 4467 0
rnode "7b_counter_0.MDFF_4.LD.n57" 0 67.2883 10446 4505 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.SEL" 0 623.596 10595 4503 0
rnode "7b_counter_0.MDFF_4.LD.t48" 0 80.1782 13983 5088 0
rnode "7b_counter_0.MDFF_4.LD.t20" 0 80.1782 13983 4728 0
rnode "7b_counter_0.MDFF_4.LD.n58" 0 102.651 14039 4908 0
rnode "7b_counter_0.MDFF_4.LD.t78" 0 80.1782 14199 5088 0
rnode "7b_counter_0.MDFF_4.LD.t55" 0 80.1782 14199 4728 0
rnode "7b_counter_0.MDFF_4.LD.n59" 0 113.96 14255 4908 0
rnode "7b_counter_0.MDFF_4.LD.t39" 0 80.1782 14415 5088 0
rnode "7b_counter_0.MDFF_4.LD.n60" 0 102.651 14359 4908 0
rnode "7b_counter_0.MDFF_4.LD.t11" 0 102.253 14415 4728 0
rnode "7b_counter_0.MDFF_4.LD.t7" 0 62.9246 14199 4288 0
rnode "7b_counter_0.MDFF_4.LD.t27" 0 121.066 13307 3915 0
rnode "7b_counter_0.MDFF_4.LD.t104" 0 79.1192 13523 3915 0
rnode "7b_counter_0.MDFF_4.LD.n61" 0 98.1582 13467 3739 0
rnode "7b_counter_0.MDFF_4.LD.t75" 0 228.428 12875 3475 0
rnode "7b_counter_0.MDFF_4.LD.t63" 0 251.201 13523 3475 0
rnode "7b_counter_0.MDFF_4.LD.n62" 0 106.993 13580 3701 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.A" 0 243.685 13744 3698 0
rnode "7b_counter_0.MDFF_4.LD.t98" 0 168.722 13983 4288 0
rnode "7b_counter_0.MDFF_4.LD.n63" 0 112.096 14199 4400 0
rnode "7b_counter_0.MDFF_4.LD.t90" 0 79.9244 14415 4288 0
rnode "7b_counter_0.MDFF_4.LD.n64" 0 70.7 14359 4467 0
rnode "7b_counter_0.MDFF_4.LD.n65" 0 67.2883 14422 4505 0
rnode "7b_counter_0.MDFF_4.LD" 0 315.167 14700 3466 0
rnode "7b_counter_0.MDFF_4.LD.t22" 0 62.9246 14199 1552 0
rnode "7b_counter_0.MDFF_4.LD.t35" 0 228.428 12875 2365 0
rnode "7b_counter_0.MDFF_4.LD.t28" 0 251.454 13523 2365 0
rnode "7b_counter_0.MDFF_4.LD.t114" 0 122.7 13307 1925 0
rnode "7b_counter_0.MDFF_4.LD.t74" 0 78.8667 13523 1925 0
rnode "7b_counter_0.MDFF_4.LD.n66" 0 96.2557 13467 2100 0
rnode "7b_counter_0.MDFF_4.LD.n67" 0 107.248 13580 2138 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.A" 0 243.685 13744 2142 0
rnode "7b_counter_0.MDFF_4.LD.t107" 0 168.722 13983 1552 0
rnode "7b_counter_0.MDFF_4.LD.n68" 0 112.096 14199 1440 0
rnode "7b_counter_0.MDFF_4.LD.t101" 0 79.9244 14415 1552 0
rnode "7b_counter_0.MDFF_4.LD.n69" 0 70.7 14359 1373 0
rnode "7b_counter_0.MDFF_4.LD.t47" 0 80.1782 13983 1112 0
rnode "7b_counter_0.MDFF_4.LD.t6" 0 80.1782 13983 752 0
rnode "7b_counter_0.MDFF_4.LD.n70" 0 102.651 14039 932 0
rnode "7b_counter_0.MDFF_4.LD.t76" 0 80.1782 14199 1112 0
rnode "7b_counter_0.MDFF_4.LD.t120" 0 80.1782 14199 752 0
rnode "7b_counter_0.MDFF_4.LD.n71" 0 113.96 14255 932 0
rnode "7b_counter_0.MDFF_4.LD.t33" 0 80.1782 14415 752 0
rnode "7b_counter_0.MDFF_4.LD.n72" 0 102.651 14359 932 0
rnode "7b_counter_0.MDFF_4.LD.t36" 0 102.253 14415 1112 0
rnode "7b_counter_0.MDFF_4.LD.n73" 0 67.2883 14422 1335 0
rnode "7b_counter_0.MDFF_4.LD.t5" 0 65.1106 32764 9531 0
rnode "7b_counter_0.MDFF_4.LD.t1" 0 69.4138 32764 8608 0
rnode "7b_counter_0.MDFF_4.LD.t2" 0 65.1106 32764 9055 0
resist "7b_counter_0.MDFF_4.LD.n1" "7b_counter_0.MDFF_4.LD.t0" 5.02138
resist "7b_counter_0.MDFF_4.LD" "7b_counter_0.MDFF_4.mux_magic_3.SEL" 2.11021
resist "7b_counter_0.MDFF_1.LD" "7b_counter_0.MDFF_1.mux_magic_3.SEL" 2.11164
resist "7b_counter_0.MDFF_7.LD" "7b_counter_0.MDFF_7.mux_magic_3.SEL" 2.41407
resist "7b_counter_0.MDFF_4.LD.n43" "7b_counter_0.MDFF_4.LD.n42" 2.42289
resist "7b_counter_0.MDFF_4.LD.n7" "7b_counter_0.MDFF_4.LD.n6" 2.45487
resist "7b_counter_0.MDFF_4.LD.n19" "7b_counter_0.MDFF_4.LD.n18" 2.45487
resist "7b_counter_0.MDFF_4.LD.n62" "7b_counter_0.MDFF_4.LD.n61" 2.45487
resist "7b_counter_0.MDFF_4.LD.n54" "7b_counter_0.MDFF_4.LD.n53" 2.45487
resist "7b_counter_0.MDFF_4.LD.n38" "7b_counter_0.MDFF_4.LD.n37" 2.45487
resist "7b_counter_0.MDFF_4.LD.n30" "7b_counter_0.MDFF_4.LD.n29" 2.45487
resist "7b_counter_0.MDFF_4.LD.n67" "7b_counter_0.MDFF_4.LD.n66" 2.45487
resist "7b_counter_0.MDFF_4.LD.n10" "7b_counter_0.MDFF_4.LD.n9" 2.47679
resist "7b_counter_0.MDFF_4.LD.n25" "7b_counter_0.MDFF_4.LD.n21" 2.47679
resist "7b_counter_0.MDFF_4.LD.n17" "7b_counter_0.MDFF_4.LD.n13" 2.47679
resist "7b_counter_0.MDFF_4.LD.n65" "7b_counter_0.MDFF_4.LD.n64" 2.47679
resist "7b_counter_0.MDFF_4.LD.n57" "7b_counter_0.MDFF_4.LD.n56" 2.47679
resist "7b_counter_0.MDFF_4.LD.n49" "7b_counter_0.MDFF_4.LD.n45" 2.47679
resist "7b_counter_0.MDFF_4.LD.n41" "7b_counter_0.MDFF_4.LD.n40" 2.47679
resist "7b_counter_0.MDFF_4.LD.n33" "7b_counter_0.MDFF_4.LD.n32" 2.47679
resist "7b_counter_0.MDFF_4.LD.n73" "7b_counter_0.MDFF_4.LD.n69" 2.47679
resist "7b_counter_0.MDFF_4.mux_magic_0.SEL" "7b_counter_0.MDFF_1.LD" 3.73787
resist "7b_counter_0.MDFF_7.LD" "7b_counter_0.MDFF_7.mux_magic_0.SEL" 4.20128
resist "7b_counter_0.MDFF_4.LD.n0" "7b_counter_0.MDFF_4.LD.t5" 4.225
resist "7b_counter_0.MDFF_4.LD.n2" "7b_counter_0.MDFF_4.LD.t4" 4.225
resist "7b_counter_0.MDFF_4.LD.n0" "7b_counter_0.MDFF_4.LD.t1" 4.63588
resist "7b_counter_0.MDFF_4.LD.n2" "7b_counter_0.MDFF_4.LD.t3" 4.63588
resist "7b_counter_0.MDFF_4.mux_magic_0.SEL" "7b_counter_0.MDFF_4.LD" 4.80392
resist "7b_counter_0.MDFF_4.LD.n0" "7b_counter_0.MDFF_4.LD.t2" 5.86299
resist "7b_counter_0.MDFF_4.LD.n8" "7b_counter_0.MDFF_4.LD.t121" 7.3
resist "7b_counter_0.MDFF_4.LD.n20" "7b_counter_0.MDFF_4.LD.t10" 7.3
resist "7b_counter_0.MDFF_4.LD.n12" "7b_counter_0.MDFF_4.LD.t113" 7.3
resist "7b_counter_0.MDFF_4.LD.n63" "7b_counter_0.MDFF_4.LD.t7" 7.3
resist "7b_counter_0.MDFF_4.LD.n55" "7b_counter_0.MDFF_4.LD.t100" 7.3
resist "7b_counter_0.MDFF_4.LD.n44" "7b_counter_0.MDFF_4.LD.t110" 7.3
resist "7b_counter_0.MDFF_4.LD.n39" "7b_counter_0.MDFF_4.LD.t102" 7.3
resist "7b_counter_0.MDFF_4.LD.n31" "7b_counter_0.MDFF_4.LD.t9" 7.3
resist "7b_counter_0.MDFF_4.LD.n68" "7b_counter_0.MDFF_4.LD.t22" 7.3
resist "7b_counter_0.MDFF_7.mux_magic_0.SEL" "7b_counter_0.MDFF_4.LD.n10" 8.19566
resist "7b_counter_0.MDFF_7.mux_magic_3.SEL" "7b_counter_0.MDFF_4.LD.n25" 8.19566
resist "7b_counter_0.MDFF_7.mux_magic_2.SEL" "7b_counter_0.MDFF_4.LD.n17" 8.19566
resist "7b_counter_0.MDFF_4.mux_magic_3.SEL" "7b_counter_0.MDFF_4.LD.n65" 8.19566
resist "7b_counter_0.MDFF_4.mux_magic_2.SEL" "7b_counter_0.MDFF_4.LD.n57" 8.19566
resist "7b_counter_0.MDFF_4.mux_magic_0.SEL" "7b_counter_0.MDFF_4.LD.n49" 8.19566
resist "7b_counter_0.MDFF_1.mux_magic_3.SEL" "7b_counter_0.MDFF_4.LD.n41" 8.19566
resist "7b_counter_0.MDFF_1.mux_magic_2.SEL" "7b_counter_0.MDFF_4.LD.n33" 8.19566
resist "7b_counter_0.MDFF_4.mux_magic_0.SEL" "7b_counter_0.MDFF_4.LD.n73" 8.19566
resist "7b_counter_0.MDFF_4.LD.n11" "7b_counter_0.MDFF_4.LD.t53" 9.58125
resist "7b_counter_0.MDFF_4.LD.n1" "7b_counter_0.MDFF_4.LD.n2" 0.792207
resist "7b_counter_0.MDFF_4.LD.n1" "7b_counter_0.MDFF_4.LD.n0" 4.43748
resist "7b_counter_0.MDFF_4.LD.n42" "7b_counter_0.MDFF_4.LD.t64" 11.3896
resist "7b_counter_0.MDFF_4.LD.n18" "7b_counter_0.MDFF_4.LD.t81" 11.3901
resist "7b_counter_0.MDFF_4.LD.n66" "7b_counter_0.MDFF_4.LD.t74" 11.3901
resist "7b_counter_0.MDFF_4.LD.n6" "7b_counter_0.MDFF_4.LD.t108" 11.4547
resist "7b_counter_0.MDFF_4.LD.n61" "7b_counter_0.MDFF_4.LD.t104" 11.4547
resist "7b_counter_0.MDFF_4.LD.n53" "7b_counter_0.MDFF_4.LD.t122" 11.4547
resist "7b_counter_0.MDFF_4.LD.n37" "7b_counter_0.MDFF_4.LD.t95" 11.4547
resist "7b_counter_0.MDFF_4.LD.n29" "7b_counter_0.MDFF_4.LD.t94" 11.4547
resist "7b_counter_0.MDFF_4.LD.n11" "7b_counter_0.MDFF_4.LD.t116" 11.6018
resist "7b_counter_0.MDFF_4.LD.n9" "7b_counter_0.MDFF_4.LD.t96" 11.667
resist "7b_counter_0.MDFF_4.LD.n21" "7b_counter_0.MDFF_4.LD.t105" 11.667
resist "7b_counter_0.MDFF_4.LD.n13" "7b_counter_0.MDFF_4.LD.t106" 11.667
resist "7b_counter_0.MDFF_4.LD.n64" "7b_counter_0.MDFF_4.LD.t90" 11.667
resist "7b_counter_0.MDFF_4.LD.n56" "7b_counter_0.MDFF_4.LD.t91" 11.667
resist "7b_counter_0.MDFF_4.LD.n45" "7b_counter_0.MDFF_4.LD.t32" 11.667
resist "7b_counter_0.MDFF_4.LD.n40" "7b_counter_0.MDFF_4.LD.t23" 11.667
resist "7b_counter_0.MDFF_4.LD.n32" "7b_counter_0.MDFF_4.LD.t21" 11.667
resist "7b_counter_0.MDFF_4.LD.n69" "7b_counter_0.MDFF_4.LD.t101" 11.667
resist "7b_counter_0.MDFF_4.LD.t19" "7b_counter_0.MDFF_4.LD.n5" 11.7321
resist "7b_counter_0.MDFF_4.LD.n5" "7b_counter_0.MDFF_4.LD.t46" 11.7321
resist "7b_counter_0.MDFF_4.LD.n4" "7b_counter_0.MDFF_4.LD.t45" 11.7321
resist "7b_counter_0.MDFF_4.LD.n4" "7b_counter_0.MDFF_4.LD.t72" 11.7321
resist "7b_counter_0.MDFF_4.LD.n3" "7b_counter_0.MDFF_4.LD.t57" 11.7321
resist "7b_counter_0.MDFF_4.LD.n3" "7b_counter_0.MDFF_4.LD.t79" 11.7321
resist "7b_counter_0.MDFF_4.LD.t43" "7b_counter_0.MDFF_4.LD.n24" 11.7321
resist "7b_counter_0.MDFF_4.LD.n24" "7b_counter_0.MDFF_4.LD.t117" 11.7321
resist "7b_counter_0.MDFF_4.LD.n23" "7b_counter_0.MDFF_4.LD.t88" 11.7321
resist "7b_counter_0.MDFF_4.LD.n23" "7b_counter_0.MDFF_4.LD.t71" 11.7321
resist "7b_counter_0.MDFF_4.LD.n22" "7b_counter_0.MDFF_4.LD.t66" 11.7321
resist "7b_counter_0.MDFF_4.LD.n22" "7b_counter_0.MDFF_4.LD.t77" 11.7321
resist "7b_counter_0.MDFF_4.LD.t44" "7b_counter_0.MDFF_4.LD.n16" 11.7321
resist "7b_counter_0.MDFF_4.LD.n16" "7b_counter_0.MDFF_4.LD.t15" 11.7321
resist "7b_counter_0.MDFF_4.LD.n15" "7b_counter_0.MDFF_4.LD.t112" 11.7321
resist "7b_counter_0.MDFF_4.LD.n15" "7b_counter_0.MDFF_4.LD.t54" 11.7321
resist "7b_counter_0.MDFF_4.LD.n14" "7b_counter_0.MDFF_4.LD.t87" 11.7321
resist "7b_counter_0.MDFF_4.LD.n14" "7b_counter_0.MDFF_4.LD.t49" 11.7321
resist "7b_counter_0.MDFF_4.LD.t11" "7b_counter_0.MDFF_4.LD.n60" 11.7321
resist "7b_counter_0.MDFF_4.LD.n60" "7b_counter_0.MDFF_4.LD.t39" 11.7321
resist "7b_counter_0.MDFF_4.LD.n59" "7b_counter_0.MDFF_4.LD.t55" 11.7321
resist "7b_counter_0.MDFF_4.LD.n59" "7b_counter_0.MDFF_4.LD.t78" 11.7321
resist "7b_counter_0.MDFF_4.LD.n58" "7b_counter_0.MDFF_4.LD.t20" 11.7321
resist "7b_counter_0.MDFF_4.LD.n58" "7b_counter_0.MDFF_4.LD.t48" 11.7321
resist "7b_counter_0.MDFF_4.LD.t12" "7b_counter_0.MDFF_4.LD.n52" 11.7321
resist "7b_counter_0.MDFF_4.LD.n52" "7b_counter_0.MDFF_4.LD.t40" 11.7321
resist "7b_counter_0.MDFF_4.LD.n51" "7b_counter_0.MDFF_4.LD.t25" 11.7321
resist "7b_counter_0.MDFF_4.LD.n51" "7b_counter_0.MDFF_4.LD.t51" 11.7321
resist "7b_counter_0.MDFF_4.LD.n50" "7b_counter_0.MDFF_4.LD.t38" 11.7321
resist "7b_counter_0.MDFF_4.LD.n50" "7b_counter_0.MDFF_4.LD.t65" 11.7321
resist "7b_counter_0.MDFF_4.LD.t82" "7b_counter_0.MDFF_4.LD.n48" 11.7321
resist "7b_counter_0.MDFF_4.LD.n48" "7b_counter_0.MDFF_4.LD.t29" 11.7321
resist "7b_counter_0.MDFF_4.LD.n47" "7b_counter_0.MDFF_4.LD.t56" 11.7321
resist "7b_counter_0.MDFF_4.LD.n47" "7b_counter_0.MDFF_4.LD.t50" 11.7321
resist "7b_counter_0.MDFF_4.LD.n46" "7b_counter_0.MDFF_4.LD.t73" 11.7321
resist "7b_counter_0.MDFF_4.LD.n46" "7b_counter_0.MDFF_4.LD.t37" 11.7321
resist "7b_counter_0.MDFF_4.LD.t62" "7b_counter_0.MDFF_4.LD.n36" 11.7321
resist "7b_counter_0.MDFF_4.LD.n36" "7b_counter_0.MDFF_4.LD.t84" 11.7321
resist "7b_counter_0.MDFF_4.LD.n35" "7b_counter_0.MDFF_4.LD.t26" 11.7321
resist "7b_counter_0.MDFF_4.LD.n35" "7b_counter_0.MDFF_4.LD.t52" 11.7321
resist "7b_counter_0.MDFF_4.LD.n34" "7b_counter_0.MDFF_4.LD.t14" 11.7321
resist "7b_counter_0.MDFF_4.LD.n34" "7b_counter_0.MDFF_4.LD.t42" 11.7321
resist "7b_counter_0.MDFF_4.LD.t61" "7b_counter_0.MDFF_4.LD.n28" 11.7321
resist "7b_counter_0.MDFF_4.LD.n28" "7b_counter_0.MDFF_4.LD.t83" 11.7321
resist "7b_counter_0.MDFF_4.LD.n27" "7b_counter_0.MDFF_4.LD.t58" 11.7321
resist "7b_counter_0.MDFF_4.LD.n27" "7b_counter_0.MDFF_4.LD.t80" 11.7321
resist "7b_counter_0.MDFF_4.LD.n26" "7b_counter_0.MDFF_4.LD.t13" 11.7321
resist "7b_counter_0.MDFF_4.LD.n26" "7b_counter_0.MDFF_4.LD.t41" 11.7321
resist "7b_counter_0.MDFF_4.LD.t36" "7b_counter_0.MDFF_4.LD.n72" 11.7321
resist "7b_counter_0.MDFF_4.LD.n72" "7b_counter_0.MDFF_4.LD.t33" 11.7321
resist "7b_counter_0.MDFF_4.LD.n71" "7b_counter_0.MDFF_4.LD.t120" 11.7321
resist "7b_counter_0.MDFF_4.LD.n71" "7b_counter_0.MDFF_4.LD.t76" 11.7321
resist "7b_counter_0.MDFF_4.LD.n70" "7b_counter_0.MDFF_4.LD.t6" 11.7321
resist "7b_counter_0.MDFF_4.LD.n70" "7b_counter_0.MDFF_4.LD.t47" 11.7321
resist "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.A" "7b_counter_0.MDFF_4.LD.n7" 13.7621
resist "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.A" "7b_counter_0.MDFF_4.LD.n19" 13.7621
resist "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.A" "7b_counter_0.MDFF_4.LD.n62" 13.7621
resist "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.A" "7b_counter_0.MDFF_4.LD.n54" 13.7621
resist "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.A" "7b_counter_0.MDFF_4.LD.n43" 13.7621
resist "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.A" "7b_counter_0.MDFF_4.LD.n38" 13.7621
resist "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.A" "7b_counter_0.MDFF_4.LD.n30" 13.7621
resist "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.A" "7b_counter_0.MDFF_4.LD.n67" 13.7621
resist "7b_counter_0.MDFF_4.LD.n10" "7b_counter_0.MDFF_4.LD.t19" 14.5348
resist "7b_counter_0.MDFF_4.LD.n25" "7b_counter_0.MDFF_4.LD.t43" 14.5348
resist "7b_counter_0.MDFF_4.LD.n17" "7b_counter_0.MDFF_4.LD.t44" 14.5348
resist "7b_counter_0.MDFF_4.LD.n65" "7b_counter_0.MDFF_4.LD.t11" 14.5348
resist "7b_counter_0.MDFF_4.LD.n57" "7b_counter_0.MDFF_4.LD.t12" 14.5348
resist "7b_counter_0.MDFF_4.LD.n49" "7b_counter_0.MDFF_4.LD.t82" 14.5348
resist "7b_counter_0.MDFF_4.LD.n41" "7b_counter_0.MDFF_4.LD.t62" 14.5348
resist "7b_counter_0.MDFF_4.LD.n33" "7b_counter_0.MDFF_4.LD.t61" 14.5348
resist "7b_counter_0.MDFF_4.LD.n73" "7b_counter_0.MDFF_4.LD.t36" 14.5348
resist "7b_counter_0.MDFF_4.LD.n7" "7b_counter_0.MDFF_4.LD.t67" 14.7027
resist "7b_counter_0.MDFF_4.LD.n62" "7b_counter_0.MDFF_4.LD.t63" 14.7027
resist "7b_counter_0.MDFF_4.LD.n54" "7b_counter_0.MDFF_4.LD.t86" 14.7027
resist "7b_counter_0.MDFF_4.LD.n38" "7b_counter_0.MDFF_4.LD.t60" 14.7027
resist "7b_counter_0.MDFF_4.LD.n30" "7b_counter_0.MDFF_4.LD.t59" 14.7027
resist "7b_counter_0.MDFF_4.LD.n19" "7b_counter_0.MDFF_4.LD.t31" 14.7673
resist "7b_counter_0.MDFF_4.LD.n43" "7b_counter_0.MDFF_4.LD.t17" 14.7673
resist "7b_counter_0.MDFF_4.LD.n67" "7b_counter_0.MDFF_4.LD.t28" 14.7673
resist "7b_counter_0.MDFF_4.LD.n5" "7b_counter_0.MDFF_4.LD.n4" 15.8167
resist "7b_counter_0.MDFF_4.LD.n4" "7b_counter_0.MDFF_4.LD.n3" 15.8167
resist "7b_counter_0.MDFF_4.LD.n24" "7b_counter_0.MDFF_4.LD.n23" 15.8167
resist "7b_counter_0.MDFF_4.LD.n23" "7b_counter_0.MDFF_4.LD.n22" 15.8167
resist "7b_counter_0.MDFF_4.LD.n16" "7b_counter_0.MDFF_4.LD.n15" 15.8167
resist "7b_counter_0.MDFF_4.LD.n15" "7b_counter_0.MDFF_4.LD.n14" 15.8167
resist "7b_counter_0.MDFF_4.LD.n60" "7b_counter_0.MDFF_4.LD.n59" 15.8167
resist "7b_counter_0.MDFF_4.LD.n59" "7b_counter_0.MDFF_4.LD.n58" 15.8167
resist "7b_counter_0.MDFF_4.LD.n52" "7b_counter_0.MDFF_4.LD.n51" 15.8167
resist "7b_counter_0.MDFF_4.LD.n51" "7b_counter_0.MDFF_4.LD.n50" 15.8167
resist "7b_counter_0.MDFF_4.LD.n48" "7b_counter_0.MDFF_4.LD.n47" 15.8167
resist "7b_counter_0.MDFF_4.LD.n47" "7b_counter_0.MDFF_4.LD.n46" 15.8167
resist "7b_counter_0.MDFF_4.LD.n36" "7b_counter_0.MDFF_4.LD.n35" 15.8167
resist "7b_counter_0.MDFF_4.LD.n35" "7b_counter_0.MDFF_4.LD.n34" 15.8167
resist "7b_counter_0.MDFF_4.LD.n28" "7b_counter_0.MDFF_4.LD.n27" 15.8167
resist "7b_counter_0.MDFF_4.LD.n27" "7b_counter_0.MDFF_4.LD.n26" 15.8167
resist "7b_counter_0.MDFF_4.LD.n72" "7b_counter_0.MDFF_4.LD.n71" 15.8167
resist "7b_counter_0.MDFF_4.LD.n71" "7b_counter_0.MDFF_4.LD.n70" 15.8167
resist "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.A" "7b_counter_0.MDFF_4.LD.n11" 18.0518
resist "7b_counter_0.MDFF_7.mux_magic_3.SEL" "7b_counter_0.MDFF_7.mux_magic_2.SEL" 20.1136
resist "7b_counter_0.MDFF_4.mux_magic_3.SEL" "7b_counter_0.MDFF_4.mux_magic_2.SEL" 20.1136
resist "7b_counter_0.MDFF_1.mux_magic_3.SEL" "7b_counter_0.MDFF_1.mux_magic_2.SEL" 20.1155
resist "7b_counter_0.MDFF_4.LD.t8" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.A" 20.2323
resist "7b_counter_0.MDFF_4.LD.t24" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.A" 20.2323
resist "7b_counter_0.MDFF_4.LD.t109" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.A" 20.2323
resist "7b_counter_0.MDFF_4.LD.t98" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.A" 20.2323
resist "7b_counter_0.MDFF_4.LD.t119" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.A" 20.2323
resist "7b_counter_0.MDFF_4.LD.t107" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.A" 20.2323
resist "7b_counter_0.MDFF_4.LD.t103" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.A" 20.2336
resist "7b_counter_0.MDFF_4.LD.t93" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.A" 20.2336
resist "7b_counter_0.MDFF_4.LD.t92" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.A" 20.2336
resist "7b_counter_0.MDFF_7.LD" "7b_counter_0.MDFF_4.LD.n0" 20.2642
resist "7b_counter_0.MDFF_4.LD.n9" "7b_counter_0.MDFF_4.LD.n8" 21.0466
resist "7b_counter_0.MDFF_4.LD.n21" "7b_counter_0.MDFF_4.LD.n20" 21.0466
resist "7b_counter_0.MDFF_4.LD.n13" "7b_counter_0.MDFF_4.LD.n12" 21.0466
resist "7b_counter_0.MDFF_4.LD.n64" "7b_counter_0.MDFF_4.LD.n63" 21.0466
resist "7b_counter_0.MDFF_4.LD.n56" "7b_counter_0.MDFF_4.LD.n55" 21.0466
resist "7b_counter_0.MDFF_4.LD.n45" "7b_counter_0.MDFF_4.LD.n44" 21.0466
resist "7b_counter_0.MDFF_4.LD.n40" "7b_counter_0.MDFF_4.LD.n39" 21.0466
resist "7b_counter_0.MDFF_4.LD.n32" "7b_counter_0.MDFF_4.LD.n31" 21.0466
resist "7b_counter_0.MDFF_4.LD.n69" "7b_counter_0.MDFF_4.LD.n68" 21.0466
resist "7b_counter_0.MDFF_4.LD.n29" "7b_counter_0.MDFF_4.LD.t115" 24.9834
resist "7b_counter_0.MDFF_4.LD.n6" "7b_counter_0.MDFF_4.LD.t30" 25.0628
resist "7b_counter_0.MDFF_4.LD.n18" "7b_counter_0.MDFF_4.LD.t118" 25.0628
resist "7b_counter_0.MDFF_4.LD.n61" "7b_counter_0.MDFF_4.LD.t27" 25.0628
resist "7b_counter_0.MDFF_4.LD.n53" "7b_counter_0.MDFF_4.LD.t18" 25.0628
resist "7b_counter_0.MDFF_4.LD.n37" "7b_counter_0.MDFF_4.LD.t97" 25.1493
resist "7b_counter_0.MDFF_4.LD.n66" "7b_counter_0.MDFF_4.LD.t114" 27.7912
resist "7b_counter_0.MDFF_4.LD.n8" "7b_counter_0.MDFF_4.LD.t8" 32.7135
resist "7b_counter_0.MDFF_4.LD.n20" "7b_counter_0.MDFF_4.LD.t24" 32.7135
resist "7b_counter_0.MDFF_4.LD.n12" "7b_counter_0.MDFF_4.LD.t109" 32.7135
resist "7b_counter_0.MDFF_4.LD.n63" "7b_counter_0.MDFF_4.LD.t98" 32.7135
resist "7b_counter_0.MDFF_4.LD.n55" "7b_counter_0.MDFF_4.LD.t119" 32.7135
resist "7b_counter_0.MDFF_4.LD.n44" "7b_counter_0.MDFF_4.LD.t103" 32.7135
resist "7b_counter_0.MDFF_4.LD.n39" "7b_counter_0.MDFF_4.LD.t93" 32.7135
resist "7b_counter_0.MDFF_4.LD.n31" "7b_counter_0.MDFF_4.LD.t92" 32.7135
resist "7b_counter_0.MDFF_4.LD.n68" "7b_counter_0.MDFF_4.LD.t107" 32.7135
resist "7b_counter_0.MDFF_7.LD" "7b_counter_0.MDFF_4.mux_magic_0.SEL" 49.6934
resist "7b_counter_0.MDFF_4.LD.n42" "7b_counter_0.MDFF_4.LD.t69" 66.0295
resist "7b_counter_0.MDFF_4.LD.n11" "7b_counter_0.MDFF_4.LD.t85" 69.1454
resist "7b_counter_0.MDFF_4.LD.t67" "7b_counter_0.MDFF_4.LD.t111" 144.928
resist "7b_counter_0.MDFF_4.LD.t31" "7b_counter_0.MDFF_4.LD.t68" 144.928
resist "7b_counter_0.MDFF_4.LD.t116" "7b_counter_0.MDFF_4.LD.t70" 144.928
resist "7b_counter_0.MDFF_4.LD.t63" "7b_counter_0.MDFF_4.LD.t75" 144.928
resist "7b_counter_0.MDFF_4.LD.t86" "7b_counter_0.MDFF_4.LD.t99" 144.928
resist "7b_counter_0.MDFF_4.LD.t17" "7b_counter_0.MDFF_4.LD.t89" 144.928
resist "7b_counter_0.MDFF_4.LD.t60" "7b_counter_0.MDFF_4.LD.t16" 144.928
resist "7b_counter_0.MDFF_4.LD.t59" "7b_counter_0.MDFF_4.LD.t34" 144.928
resist "7b_counter_0.MDFF_4.LD.t28" "7b_counter_0.MDFF_4.LD.t35" 144.928
rnode "p3_gen_magic_0.P3" 0 227.397 22766 -5435 0
rnode "p3_gen_magic_0.P3.n0" 0 228.63 22277 -5403 0
rnode "p3_gen_magic_0.P3.t11" 0 99.5011 22004 -6484 0
rnode "p3_gen_magic_0.P3.t15" 0 108.513 22220 -6484 0
rnode "p3_gen_magic_0.P3.t8" 0 91.9757 22436 -6941 0
rnode "p3_gen_magic_0.P3.t9" 0 47.2402 22004 -6941 0
rnode "p3_gen_magic_0.P3.t10" 0 91.9757 21788 -6941 0
rnode "p3_gen_magic_0.P3.n1" 0 72.195 22004 -7053 0
rnode "p3_gen_magic_0.P3.n2" 0 72.195 22220 -7053 0
rnode "p3_gen_magic_0.P3.t14" 0 73.5603 22220 -6941 0
rnode "p3_gen_magic_0.P3.n3" 0 99.7619 22276 -6667 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VIN" 0 94.6466 22393 -6668 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.Q" 0 118.136 22698 -6090 0
rnode "p3_gen_magic_0.P3.t12" 0 102.875 24144 -5278 0
rnode "p3_gen_magic_0.P3.t16" 0 194.954 23928 -5278 0
rnode "p3_gen_magic_0.P3.t7" 0 205.622 23712 -5762 0
rnode "p3_gen_magic_0.P3.t13" 0 136.197 23712 -6246 0
rnode "p3_gen_magic_0.P3.t6" 0 65.7173 23712 -6686 0
rnode "p3_gen_magic_0.P3.n4" 0 80.6405 23683 -6477 0
rnode "OR_magic_2.B" 0 232.005 23416 -6490 0
rnode "p3_gen_magic_0.P3.t5" 0 19.8104 22113 -5704 0
rnode "p3_gen_magic_0.P3.t4" 0 19.8104 22009 -5704 0
rnode "p3_gen_magic_0.P3.n5" 0 44.6462 22061 -5704 0
rnode "p3_gen_magic_0.P3.t1" 0 19.8104 21897 -5247 0
rnode "p3_gen_magic_0.P3.t0" 0 19.8104 21793 -5247 0
rnode "p3_gen_magic_0.P3.n6" 0 50.0423 21845 -5247 0
rnode "p3_gen_magic_0.P3.t3" 0 19.8104 22329 -5247 0
rnode "p3_gen_magic_0.P3.t2" 0 19.8104 22225 -5247 0
rnode "p3_gen_magic_0.P3.n7" 0 42.7113 22277 -5247 0
resist "p3_gen_magic_0.P3" "p3_gen_magic_0.neg_DFF_magic_0.Q" 1.24239
resist "p3_gen_magic_0.P3.n0" "p3_gen_magic_0.P3" 1.34828
resist "p3_gen_magic_0.P3.n5" "p3_gen_magic_0.P3.t4" 1.4625
resist "p3_gen_magic_0.P3.n5" "p3_gen_magic_0.P3.t5" 1.4625
resist "p3_gen_magic_0.P3.n7" "p3_gen_magic_0.P3.t2" 1.625
resist "p3_gen_magic_0.P3.n7" "p3_gen_magic_0.P3.t3" 1.625
resist "p3_gen_magic_0.P3.n6" "p3_gen_magic_0.P3.t0" 1.625
resist "p3_gen_magic_0.P3.n6" "p3_gen_magic_0.P3.t1" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.Q" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VIN" 1.68015
resist "p3_gen_magic_0.P3.n0" "p3_gen_magic_0.P3.n7" 2.90522
resist "p3_gen_magic_0.P3" "OR_magic_2.B" 3.21048
resist "p3_gen_magic_0.P3.n0" "p3_gen_magic_0.P3.n6" 3.31022
resist "p3_gen_magic_0.P3.n0" "p3_gen_magic_0.P3.n5" 3.645
resist "p3_gen_magic_0.P3.t14" "p3_gen_magic_0.P3.n2" 7.3
resist "p3_gen_magic_0.P3.n1" "p3_gen_magic_0.P3.t9" 7.3
resist "OR_magic_2.B" "p3_gen_magic_0.P3.n4" 8.267
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VIN" "p3_gen_magic_0.P3.n3" 9.95879
resist "p3_gen_magic_0.P3.n3" "p3_gen_magic_0.P3.t15" 11.9565
resist "p3_gen_magic_0.P3.n4" "p3_gen_magic_0.P3.t6" 13.6223
resist "p3_gen_magic_0.P3.n4" "p3_gen_magic_0.P3.t13" 15.0562
resist "p3_gen_magic_0.P3.n3" "p3_gen_magic_0.P3.t14" 17.9411
resist "p3_gen_magic_0.P3.n2" "p3_gen_magic_0.P3.n1" 31.4944
resist "p3_gen_magic_0.P3.t13" "p3_gen_magic_0.P3.t7" 31.5464
resist "p3_gen_magic_0.P3.n2" "p3_gen_magic_0.P3.t8" 38.7944
resist "p3_gen_magic_0.P3.n1" "p3_gen_magic_0.P3.t10" 38.7944
resist "p3_gen_magic_0.P3.t7" "p3_gen_magic_0.P3.t16" 43.4089
resist "p3_gen_magic_0.P3.t16" "p3_gen_magic_0.P3.t12" 44.6326
resist "p3_gen_magic_0.P3.t15" "p3_gen_magic_0.P3.t11" 47.8939
rnode "7b_counter_0.MDFF_7.mux_magic_3.VOUT" 0 634.85 25746 1527 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 0 219.193 25625 4698 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t0" 0 35.6803 26126 1280 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t2" 0 41.5471 26126 2204 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t1" 0 32.4685 26126 1764 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t4" 0 31.3784 24419 4989 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t5" 0 62.9587 24203 4989 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n0" 0 66.8357 24419 5101 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t12" 0 80.221 24635 4989 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t8" 0 40.2502 24635 4505 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n1" 0 97.3073 24595 4699 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t6" 0 115.75 25128 4059 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t11" 0 58.7455 23832 4059 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t10" 0 38.8434 24048 4059 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n2" 0 102.925 23992 3888 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n3" 0 147.326 24489 3856 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t9" 0 73.6606 24480 4059 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n4" 0 264.336 24642 4700 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t3" 0 31.3784 25283 4505 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t7" 0 62.4818 25067 4505 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n5" 0 61.8629 25283 4617 0
resist "7b_counter_0.MDFF_7.mux_magic_3.VOUT" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t0" 4.65348
resist "7b_counter_0.MDFF_7.mux_magic_3.VOUT" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t1" 5.27961
resist "7b_counter_0.MDFF_7.mux_magic_3.VOUT" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t2" 5.47337
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n4" 5.87603
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n0" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t4" 7.3
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n5" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t3" 7.3
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n2" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t10" 11.1455
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n1" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t8" 11.3254
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n4" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n1" 12.5027
resist "7b_counter_0.MDFF_7.mux_magic_3.VOUT" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" 12.8284
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t9" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n3" 13.2312
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n1" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t12" 16.3781
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n4" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t9" 26.3852
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n3" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n2" 27.74
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n2" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t11" 32.2344
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t12" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n0" 33.5018
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n0" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t5" 33.5018
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n5" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t7" 35.3181
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n5" 36.7515
resist "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.n3" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t6" 130.409
rnode "Q1.t1" 0 18.7594 22229 9777 0
rnode "Q1.t2" 0 21.844 22229 8853 0
rnode "Q1.t0" 0 17.0708 22229 9293 0
rnode "Q1.n0" 0 43.9275 22281 9293 0
rnode "Q1.n1" 0 33.6154 22281 9558 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VOUT" 0 6.44796 22415 9529 0
rnode "7b_counter_0.MDFF_6.Q" 0 1.9256 22656 9534 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.VOUT" 0 1.50627 22609 9530 0
rnode "Q1.n2" 0 10.7601 22512 9534 0
rnode "Q1.t21" 0 22.8103 22935 8789 0
rnode "Q1.t9" 0 36.5876 22935 5997 0
rnode "Q1.t7" 0 59.7375 22935 6411 0
rnode "Q1.t27" 0 64.3941 22935 6895 0
rnode "Q1.t11" 0 64.3941 22935 7379 0
rnode "Q1.t4" 0 64.3941 22935 7863 0
rnode "Q1.t18" 0 47.8299 22935 8347 0
rnode "Q1.n3" 0 29.2763 22915 8582 0
rnode "7b_counter_0.3_inp_NOR_0.A" 0 14.9339 22849 8583 0
rnode "7b_counter_0.MDFF_5.CLK" 0 2.69774 13759 9703 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.IN1" 0 0.822032 13742 9705 0
rnode "Q1.t13" 0 16.4977 13307 9886 0
rnode "Q1.t26" 0 31.3439 12875 10326 0
rnode "Q1.t8" 0 20.8882 13091 10326 0
rnode "Q1.n4" 0 39.0183 13035 10148 0
rnode "Q1.t16" 0 39.5207 13091 9886 0
rnode "Q1.n5" 0 26.8254 13307 9774 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.B" 0 24.8503 13624 9703 0
rnode "Q1.n6" 0 368.111 13741 9707 0
rnode "Q1.t19" 0 35.3521 9003 -5912 0
rnode "Q1.t25" 0 42.337 8787 -5912 0
rnode "Q1.t31" 0 22.7312 8787 -6359 0
rnode "Q1.n7" 0 29.3046 8763 -6153 0
rnode "p3_gen_magic_0.xnor_magic_0.A" 0 85.972 8701 -6158 0
rnode "Q1.t3" 0 16.4977 8073 -5459 0
rnode "Q1.t20" 0 32.1206 8289 -5459 0
rnode "Q1.n8" 0 25.2126 8073 -5347 0
rnode "Q1.t17" 0 32.1206 7641 -5459 0
rnode "Q1.n9" 0 25.2126 7857 -5347 0
rnode "Q1.t12" 0 25.6894 7857 -5459 0
rnode "Q1.t15" 0 34.7487 8073 -5916 0
rnode "Q1.t24" 0 37.8957 7857 -5916 0
rnode "Q1.n10" 0 34.8313 7801 -5733 0
rnode "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN" 0 30.1173 7684 -5732 0
rnode "Q1.n11" 0 387.36 7462 -5870 0
rnode "Q1.n12" 0 447.139 7446 -1480 0
rnode "Q1.t14" 0 16.4977 8073 -961 0
rnode "Q1.t30" 0 32.1206 8289 -961 0
rnode "Q1.n13" 0 25.2126 8073 -849 0
rnode "Q1.t29" 0 32.1206 7641 -961 0
rnode "Q1.n14" 0 25.2126 7857 -849 0
rnode "Q1.t22" 0 25.6894 7857 -961 0
rnode "Q1.t23" 0 34.7487 8073 -1418 0
rnode "Q1.t5" 0 37.8957 7857 -1418 0
rnode "Q1.n15" 0 34.8313 7801 -1235 0
rnode "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN" 0 16.6705 7684 -1234 0
rnode "Q1.t28" 0 35.3521 9003 -1414 0
rnode "Q1.t6" 0 42.337 8787 -1414 0
rnode "Q1.t10" 0 22.7312 8787 -1861 0
rnode "Q1.n16" 0 29.3046 8763 -1655 0
rnode "p2_gen_magic_0.xnor_magic_0.A" 0 85.3791 8701 -1660 0
rnode "Q1.n17" 0 95.2808 7445 -1481 0
rnode "Q1.n18" 0 22.3439 7494 -1239 0
rnode "Q1.n19" 0 1517.38 7454 -1230 0
rnode "Q1.n20" 0 1732.02 21794 8192 0
rnode "Q1.n21" 0 107.991 22602 8581 0
rnode "Q1" 0 45.6513 22530 9388 0
rnode "7b_counter_0.Q1" 0 7.80455 22541 9435 0
resist "Q1.n6" "7b_counter_0.MDFF_5.mux_magic_3.IN1" 0.00116883
resist "Q1.n2" "7b_counter_0.MDFF_6.mux_magic_2.VOUT" 0.0134043
resist "7b_counter_0.MDFF_5.mux_magic_3.IN1" "7b_counter_0.MDFF_5.CLK" 0.0198701
resist "7b_counter_0.Q1" "Q1" 0.047
resist "7b_counter_0.MDFF_6.mux_magic_2.VOUT" "7b_counter_0.MDFF_6.Q" 0.09
resist "7b_counter_0.Q1" "Q1.n2" 0.099
resist "Q1.n2" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VOUT" 0.185745
resist "Q1.n6" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.B" 0.18885
resist "Q1.n18" "Q1.n17" 0.229263
resist "Q1.n19" "Q1.n12" 0.231959
resist "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VOUT" "Q1.n1" 0.256596
resist "Q1.n18" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN" 0.259091
resist "Q1.n1" "Q1.n0" 0.426522
resist "Q1.n21" "7b_counter_0.3_inp_NOR_0.A" 0.453673
resist "Q1.n11" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN" 0.58693
resist "Q1" "Q1.n21" 0.807
resist "Q1.n11" "p3_gen_magic_0.xnor_magic_0.A" 2.46271
resist "Q1.n17" "p2_gen_magic_0.xnor_magic_0.A" 2.46335
resist "Q1.n0" "Q1.t0" 4.225
resist "Q1.n1" "Q1.t1" 4.65348
resist "Q1.n0" "Q1.t2" 5.47337
resist "Q1.n21" "Q1.n20" 5.71286
resist "Q1.t12" "Q1.n9" 7.3
resist "Q1.n8" "Q1.t3" 7.3
resist "Q1.t22" "Q1.n14" 7.3
resist "Q1.n13" "Q1.t14" 7.3
resist "Q1.n5" "Q1.t13" 7.3
resist "p3_gen_magic_0.xnor_magic_0.A" "Q1.n7" 8.07971
resist "p2_gen_magic_0.xnor_magic_0.A" "Q1.n16" 8.07971
resist "7b_counter_0.3_inp_NOR_0.A" "Q1.n3" 8.10074
resist "Q1.n17" "Q1.n12" 9.00115
resist "Q1.n19" "Q1.n18" 9.00873
resist "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.B" "Q1.n5" 9.27537
resist "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN" "Q1.n10" 9.94597
resist "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VIN" "Q1.n15" 9.94597
resist "Q1.n4" "Q1.t8" 11.6018
resist "Q1.n10" "Q1.t24" 11.9565
resist "Q1.n15" "Q1.t5" 11.9565
resist "Q1.n7" "Q1.t31" 13.4268
resist "Q1.n16" "Q1.t10" 13.4268
resist "Q1.n3" "Q1.t21" 13.492
resist "Q1.n3" "Q1.t18" 15.317
resist "Q1.n7" "Q1.t25" 15.708
resist "Q1.n16" "Q1.t6" 15.708
resist "Q1.t16" "Q1.n4" 17.0768
resist "Q1.n10" "Q1.t12" 17.9411
resist "Q1.n15" "Q1.t22" 17.9411
resist "Q1.n12" "Q1.n11" 18.9053
resist "Q1.n20" "Q1.n19" 24.069
resist "Q1.t7" "Q1.t9" 26.9839
resist "Q1.n4" "Q1.t26" 28.8563
resist "Q1.n9" "Q1.n8" 31.4944
resist "Q1.n14" "Q1.n13" 31.4944
resist "Q1.t18" "Q1.t4" 31.5464
resist "Q1.t4" "Q1.t11" 31.5464
resist "Q1.t11" "Q1.t27" 31.5464
resist "Q1.t27" "Q1.t7" 31.5464
resist "Q1.n8" "Q1.t20" 38.7944
resist "Q1.n9" "Q1.t17" 38.7944
resist "Q1.n13" "Q1.t30" 38.7944
resist "Q1.n14" "Q1.t29" 38.7944
resist "Q1.n5" "Q1.t16" 38.8644
resist "Q1.n20" "Q1.n6" 46.1
resist "Q1.t25" "Q1.t19" 47.5382
resist "Q1.t6" "Q1.t28" 47.5382
resist "Q1.t24" "Q1.t15" 47.8939
resist "Q1.t5" "Q1.t23" 47.8939
rnode "7b_counter_0.LD" 0 209.975 26748 9049 0
rnode "DFF_magic_0.D" 0 1734.15 25666 -1397 0
rnode "DFF_magic_0.D.t5" 0 39.4682 25925 -1212 0
rnode "DFF_magic_0.D.t0" 0 53.0111 25925 -753 0
rnode "DFF_magic_0.D.t1" 0 14.2328 26357 -753 0
rnode "DFF_magic_0.D.t2" 0 14.2328 26253 -753 0
rnode "DFF_magic_0.D.n0" 0 28.4657 26305 -753 0
rnode "DFF_magic_0.D.n1" 0 122.135 26305 -753 0
rnode "DFF_magic_0.D.t3" 0 14.2328 26357 -1212 0
rnode "DFF_magic_0.D.t4" 0 14.2328 26253 -1212 0
rnode "DFF_magic_0.D.n2" 0 28.4657 26305 -1212 0
rnode "DFF_magic_0.D.n3" 0 61.0144 26305 -1212 0
rnode "DFF_magic_0.D.t36" 0 79.0607 31384 9531 0
rnode "DFF_magic_0.D.t20" 0 76.5015 31600 8608 0
rnode "DFF_magic_0.D.t21" 0 126.317 31600 9055 0
rnode "DFF_magic_0.D.t35" 0 80.4703 31600 9531 0
rnode "DFF_magic_0.D.n4" 0 56.6772 31600 9643 0
rnode "DFF_magic_0.D.t32" 0 111.468 31816 9531 0
rnode "DFF_magic_0.D.t19" 0 126.317 31816 9055 0
rnode "DFF_magic_0.D.t18" 0 108.641 31816 8608 0
rnode "DFF_magic_0.D.n5" 0 58.8125 31600 8496 0
rnode "DFF_magic_0.D.t22" 0 108.641 31384 8608 0
rnode "DFF_magic_0.D.t23" 0 89.8669 31384 9055 0
rnode "DFF_magic_0.D.n6" 0 127.285 31272 9279 0
rnode "DFF_magic_0.D.n7" 0 2054.74 31023 9027 0
rnode "DFF_magic_0.D.t28" 0 79.0607 29456 9531 0
rnode "DFF_magic_0.D.t33" 0 76.5015 29672 8608 0
rnode "DFF_magic_0.D.t34" 0 126.317 29672 9055 0
rnode "DFF_magic_0.D.t17" 0 80.4703 29672 9531 0
rnode "DFF_magic_0.D.n8" 0 56.6772 29672 9643 0
rnode "DFF_magic_0.D.t16" 0 111.468 29888 9531 0
rnode "DFF_magic_0.D.t31" 0 126.317 29888 9055 0
rnode "DFF_magic_0.D.t30" 0 108.641 29888 8608 0
rnode "DFF_magic_0.D.n9" 0 58.8125 29672 8496 0
rnode "DFF_magic_0.D.t12" 0 108.641 29456 8608 0
rnode "DFF_magic_0.D.t13" 0 89.8669 29456 9055 0
rnode "DFF_magic_0.D.n10" 0 122.705 29344 9279 0
rnode "DFF_magic_0.D.n11" 0 351.771 29205 9060 0
rnode "DFF_magic_0.D.t38" 0 79.0607 27511 9531 0
rnode "DFF_magic_0.D.t24" 0 76.5015 27727 8608 0
rnode "DFF_magic_0.D.t25" 0 126.317 27727 9055 0
rnode "DFF_magic_0.D.t37" 0 80.4703 27727 9531 0
rnode "DFF_magic_0.D.n12" 0 56.6772 27727 9643 0
rnode "DFF_magic_0.D.t29" 0 111.468 27943 9531 0
rnode "DFF_magic_0.D.t15" 0 126.317 27943 9055 0
rnode "DFF_magic_0.D.t14" 0 108.641 27943 8608 0
rnode "DFF_magic_0.D.n13" 0 58.8125 27727 8496 0
rnode "DFF_magic_0.D.t26" 0 108.641 27511 8608 0
rnode "DFF_magic_0.D.t27" 0 89.8669 27511 9055 0
rnode "DFF_magic_0.D.n14" 0 111.313 27399 9279 0
rnode "DFF_magic_0.D.n15" 0 346.143 27396 9277 0
rnode "DFF_magic_0.D.t8" 0 14.2328 26554 9232 0
rnode "DFF_magic_0.D.t7" 0 14.2328 26450 9232 0
rnode "DFF_magic_0.D.n16" 0 30.686 26502 9232 0
rnode "DFF_magic_0.D.t10" 0 14.2328 26338 8775 0
rnode "DFF_magic_0.D.t11" 0 14.2328 26234 8775 0
rnode "DFF_magic_0.D.n17" 0 32.0762 26286 8775 0
rnode "DFF_magic_0.D.t9" 0 14.2328 26122 9232 0
rnode "DFF_magic_0.D.t6" 0 14.2328 26018 9232 0
rnode "DFF_magic_0.D.n18" 0 35.953 26070 9232 0
resist "DFF_magic_0.D.n3" "DFF_magic_0.D.n1" 0.898043
resist "DFF_magic_0.D" "DFF_magic_0.D.n3" 1.45159
resist "DFF_magic_0.D.n17" "DFF_magic_0.D.t11" 1.4625
resist "DFF_magic_0.D.n17" "DFF_magic_0.D.t10" 1.4625
resist "DFF_magic_0.D.n2" "DFF_magic_0.D.t4" 1.4625
resist "DFF_magic_0.D.n2" "DFF_magic_0.D.t3" 1.4625
resist "DFF_magic_0.D.n18" "DFF_magic_0.D.t6" 1.625
resist "DFF_magic_0.D.n18" "DFF_magic_0.D.t9" 1.625
resist "DFF_magic_0.D.n16" "DFF_magic_0.D.t7" 1.625
resist "DFF_magic_0.D.n16" "DFF_magic_0.D.t8" 1.625
resist "DFF_magic_0.D.n0" "DFF_magic_0.D.t2" 1.625
resist "DFF_magic_0.D.n0" "DFF_magic_0.D.t1" 1.625
resist "DFF_magic_0.D.n11" "DFF_magic_0.D.n7" 2.36487
resist "DFF_magic_0.D.n15" "DFF_magic_0.D.n11" 2.54376
resist "DFF_magic_0.D.n1" "DFF_magic_0.D.n0" 2.6
resist "DFF_magic_0.D.n3" "DFF_magic_0.D.n2" 3.15
resist "7b_counter_0.LD" "DFF_magic_0.D.n16" 3.31022
resist "7b_counter_0.LD" "DFF_magic_0.D.n18" 3.31022
resist "7b_counter_0.LD" "DFF_magic_0.D.n17" 3.645
resist "DFF_magic_0.D" "DFF_magic_0.D.t5" 4.9275
resist "DFF_magic_0.D.n1" "DFF_magic_0.D.t0" 5.68065
resist "7b_counter_0.LD" "DFF_magic_0.D.n15" 5.8058
resist "DFF_magic_0.D.n5" "DFF_magic_0.D.t20" 7.3
resist "DFF_magic_0.D.n4" "DFF_magic_0.D.t35" 7.3
resist "DFF_magic_0.D.n9" "DFF_magic_0.D.t33" 7.3
resist "DFF_magic_0.D.n8" "DFF_magic_0.D.t17" 7.3
resist "DFF_magic_0.D.n13" "DFF_magic_0.D.t24" 7.3
resist "DFF_magic_0.D.n12" "DFF_magic_0.D.t37" 7.3
resist "DFF_magic_0.D.n15" "DFF_magic_0.D.n14" 12.5036
resist "DFF_magic_0.D.n6" "DFF_magic_0.D.t23" 12.5544
resist "DFF_magic_0.D.n10" "DFF_magic_0.D.t13" 12.5544
resist "DFF_magic_0.D.n14" "DFF_magic_0.D.t27" 12.5544
resist "DFF_magic_0.D.n11" "DFF_magic_0.D.n10" 13.0411
resist "DFF_magic_0.D.n7" "DFF_magic_0.D.n6" 13.1081
resist "DFF_magic_0.D.n6" "DFF_magic_0.D.t36" 13.5371
resist "DFF_magic_0.D.n10" "DFF_magic_0.D.t28" 13.5371
resist "DFF_magic_0.D.n14" "DFF_magic_0.D.t38" 13.5371
resist "DFF_magic_0.D.n7" "DFF_magic_0.D" 28.4288
resist "DFF_magic_0.D.t23" "DFF_magic_0.D.t22" 29.1348
resist "DFF_magic_0.D.t21" "DFF_magic_0.D.t20" 29.1348
resist "DFF_magic_0.D.t18" "DFF_magic_0.D.t19" 29.1348
resist "DFF_magic_0.D.t13" "DFF_magic_0.D.t12" 29.1348
resist "DFF_magic_0.D.t34" "DFF_magic_0.D.t33" 29.1348
resist "DFF_magic_0.D.t30" "DFF_magic_0.D.t31" 29.1348
resist "DFF_magic_0.D.t27" "DFF_magic_0.D.t26" 29.1348
resist "DFF_magic_0.D.t25" "DFF_magic_0.D.t24" 29.1348
resist "DFF_magic_0.D.t14" "DFF_magic_0.D.t15" 29.1348
resist "DFF_magic_0.D.t35" "DFF_magic_0.D.t21" 31.025
resist "DFF_magic_0.D.t19" "DFF_magic_0.D.t32" 31.025
resist "DFF_magic_0.D.t17" "DFF_magic_0.D.t34" 31.025
resist "DFF_magic_0.D.t31" "DFF_magic_0.D.t16" 31.025
resist "DFF_magic_0.D.t37" "DFF_magic_0.D.t25" 31.025
resist "DFF_magic_0.D.t15" "DFF_magic_0.D.t29" 31.025
resist "DFF_magic_0.D.t22" "DFF_magic_0.D.n5" 39.3344
resist "DFF_magic_0.D.n5" "DFF_magic_0.D.t18" 39.3344
resist "DFF_magic_0.D.t12" "DFF_magic_0.D.n9" 39.3344
resist "DFF_magic_0.D.n9" "DFF_magic_0.D.t30" 39.3344
resist "DFF_magic_0.D.t26" "DFF_magic_0.D.n13" 39.3344
resist "DFF_magic_0.D.n13" "DFF_magic_0.D.t14" 39.3344
resist "DFF_magic_0.D.t32" "DFF_magic_0.D.n4" 39.8574
resist "DFF_magic_0.D.n4" "DFF_magic_0.D.t36" 39.8574
resist "DFF_magic_0.D.t16" "DFF_magic_0.D.n8" 39.8574
resist "DFF_magic_0.D.n8" "DFF_magic_0.D.t28" 39.8574
resist "DFF_magic_0.D.t29" "DFF_magic_0.D.n12" 39.8574
resist "DFF_magic_0.D.n12" "DFF_magic_0.D.t38" 39.8574
rnode "7b_counter_0.NAND_magic_0.A.n0" 0 1091.86 33183 7518 0
rnode "7b_counter_0.NAND_magic_0.A.n1" 0 292.035 32763 7520 0
rnode "7b_counter_0.NAND_magic_0.A.t17" 0 60.2767 26394 9232 0
rnode "7b_counter_0.NAND_magic_0.A.t14" 0 117.357 26610 9232 0
rnode "7b_counter_0.NAND_magic_0.A.n2" 0 92.1181 26394 9344 0
rnode "7b_counter_0.NAND_magic_0.A.t18" 0 117.357 25962 9232 0
rnode "7b_counter_0.NAND_magic_0.A.n3" 0 92.1181 26178 9344 0
rnode "7b_counter_0.NAND_magic_0.A.t6" 0 93.8602 26178 9232 0
rnode "7b_counter_0.NAND_magic_0.A.t21" 0 126.96 26394 8775 0
rnode "7b_counter_0.NAND_magic_0.A.t9" 0 138.458 26178 8775 0
rnode "7b_counter_0.NAND_magic_0.A.n4" 0 127.297 26122 8958 0
rnode "7b_counter_0.inverter_magic_0.VIN" 0 152.578 26005 8959 0
rnode "7b_counter_0.NAND_magic_0.A.t19" 0 110.205 24363 10660 0
rnode "7b_counter_0.NAND_magic_0.A.t16" 0 71.7002 24147 10660 0
rnode "7b_counter_0.NAND_magic_0.A.n5" 0 90.5906 24203 10501 0
rnode "7b_counter_0.NAND_magic_0.A.t13" 0 113.674 24363 10163 0
rnode "7b_counter_0.NAND_magic_0.A.t11" 0 73.8876 24147 10163 0
rnode "7b_counter_0.NAND_magic_0.A.n6" 0 88.336 24203 10331 0
rnode "7b_counter_0.NAND_magic_0.A.n7" 0 33.1729 24101 10404 0
rnode "7b_counter_0.NAND_magic_0.A" 0 454.071 23962 10393 0
rnode "7b_counter_0.NAND_magic_0.A.n8" 0 1497.4 25741 9892 0
rnode "7b_counter_0.NAND_magic_0.A.t15" 0 126.96 32490 6439 0
rnode "7b_counter_0.NAND_magic_0.A.t12" 0 138.458 32706 6439 0
rnode "7b_counter_0.NAND_magic_0.A.t20" 0 117.357 32922 5982 0
rnode "7b_counter_0.NAND_magic_0.A.t8" 0 60.2767 32490 5982 0
rnode "7b_counter_0.NAND_magic_0.A.t10" 0 117.357 32274 5982 0
rnode "7b_counter_0.NAND_magic_0.A.n9" 0 92.1181 32490 5870 0
rnode "7b_counter_0.NAND_magic_0.A.n10" 0 92.1181 32706 5870 0
rnode "7b_counter_0.NAND_magic_0.A.t7" 0 93.8602 32706 5982 0
rnode "7b_counter_0.NAND_magic_0.A.n11" 0 127.292 32762 6256 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_3.VIN" 0 120.765 32879 6255 0
rnode "7b_counter_0.DFF_magic_0.Q" 0 151.137 33184 6833 0
rnode "7b_counter_0.NAND_magic_0.A.t5" 0 25.2773 32599 7219 0
rnode "7b_counter_0.NAND_magic_0.A.t4" 0 25.2773 32495 7219 0
rnode "7b_counter_0.NAND_magic_0.A.n12" 0 56.9669 32547 7219 0
rnode "7b_counter_0.NAND_magic_0.A.t1" 0 25.2773 32383 7676 0
rnode "7b_counter_0.NAND_magic_0.A.t0" 0 25.2773 32279 7676 0
rnode "7b_counter_0.NAND_magic_0.A.n13" 0 63.8521 32331 7676 0
rnode "7b_counter_0.NAND_magic_0.A.t3" 0 25.2773 32815 7676 0
rnode "7b_counter_0.NAND_magic_0.A.t2" 0 25.2773 32711 7676 0
rnode "7b_counter_0.NAND_magic_0.A.n14" 0 54.498 32763 7676 0
resist "7b_counter_0.NAND_magic_0.A.n1" "7b_counter_0.NAND_magic_0.A.n0" 1.22486
resist "7b_counter_0.NAND_magic_0.A.n0" "7b_counter_0.DFF_magic_0.Q" 1.25022
resist "7b_counter_0.NAND_magic_0.A.n12" "7b_counter_0.NAND_magic_0.A.t4" 1.4625
resist "7b_counter_0.NAND_magic_0.A.n12" "7b_counter_0.NAND_magic_0.A.t5" 1.4625
resist "7b_counter_0.NAND_magic_0.A.n14" "7b_counter_0.NAND_magic_0.A.t2" 1.625
resist "7b_counter_0.NAND_magic_0.A.n14" "7b_counter_0.NAND_magic_0.A.t3" 1.625
resist "7b_counter_0.NAND_magic_0.A.n13" "7b_counter_0.NAND_magic_0.A.t0" 1.625
resist "7b_counter_0.NAND_magic_0.A.n13" "7b_counter_0.NAND_magic_0.A.t1" 1.625
resist "7b_counter_0.DFF_magic_0.Q" "7b_counter_0.DFF_magic_0.inverter_magic_3.VIN" 1.68015
resist "7b_counter_0.NAND_magic_0.A.n8" "7b_counter_0.inverter_magic_0.VIN" 2.29891
resist "7b_counter_0.NAND_magic_0.A.n1" "7b_counter_0.NAND_magic_0.A.n14" 2.90522
resist "7b_counter_0.NAND_magic_0.A.n1" "7b_counter_0.NAND_magic_0.A.n13" 3.31022
resist "7b_counter_0.NAND_magic_0.A.n1" "7b_counter_0.NAND_magic_0.A.n12" 3.645
resist "7b_counter_0.NAND_magic_0.A.n7" "7b_counter_0.NAND_magic_0.A.n6" 4.75804
resist "7b_counter_0.NAND_magic_0.A.n7" "7b_counter_0.NAND_magic_0.A.n5" 6.32232
resist "7b_counter_0.NAND_magic_0.A.t6" "7b_counter_0.NAND_magic_0.A.n3" 7.3
resist "7b_counter_0.NAND_magic_0.A.n2" "7b_counter_0.NAND_magic_0.A.t17" 7.3
resist "7b_counter_0.NAND_magic_0.A.t7" "7b_counter_0.NAND_magic_0.A.n10" 7.3
resist "7b_counter_0.NAND_magic_0.A.n9" "7b_counter_0.NAND_magic_0.A.t8" 7.3
resist "7b_counter_0.NAND_magic_0.A.n8" "7b_counter_0.NAND_magic_0.A" 7.60553
resist "7b_counter_0.NAND_magic_0.A" "7b_counter_0.NAND_magic_0.A.n7" 8.22102
resist "7b_counter_0.DFF_magic_0.inverter_magic_3.VIN" "7b_counter_0.NAND_magic_0.A.n11" 9.95879
resist "7b_counter_0.inverter_magic_0.VIN" "7b_counter_0.NAND_magic_0.A.n4" 9.96112
resist "7b_counter_0.NAND_magic_0.A.n5" "7b_counter_0.NAND_magic_0.A.t16" 10.3634
resist "7b_counter_0.NAND_magic_0.A.n6" "7b_counter_0.NAND_magic_0.A.t11" 10.95
resist "7b_counter_0.NAND_magic_0.A.n4" "7b_counter_0.NAND_magic_0.A.t9" 11.9565
resist "7b_counter_0.NAND_magic_0.A.n11" "7b_counter_0.NAND_magic_0.A.t12" 11.9565
resist "7b_counter_0.NAND_magic_0.A.n4" "7b_counter_0.NAND_magic_0.A.t6" 17.9411
resist "7b_counter_0.NAND_magic_0.A.n11" "7b_counter_0.NAND_magic_0.A.t7" 17.9411
resist "7b_counter_0.NAND_magic_0.A.n0" "7b_counter_0.NAND_magic_0.A.n8" 19.1152
resist "7b_counter_0.NAND_magic_0.A.n6" "7b_counter_0.NAND_magic_0.A.t13" 31.1262
resist "7b_counter_0.NAND_magic_0.A.n3" "7b_counter_0.NAND_magic_0.A.n2" 31.4944
resist "7b_counter_0.NAND_magic_0.A.n10" "7b_counter_0.NAND_magic_0.A.n9" 31.4944
resist "7b_counter_0.NAND_magic_0.A.n5" "7b_counter_0.NAND_magic_0.A.t19" 31.9186
resist "7b_counter_0.NAND_magic_0.A.n2" "7b_counter_0.NAND_magic_0.A.t14" 38.7944
resist "7b_counter_0.NAND_magic_0.A.n3" "7b_counter_0.NAND_magic_0.A.t18" 38.7944
resist "7b_counter_0.NAND_magic_0.A.n10" "7b_counter_0.NAND_magic_0.A.t20" 38.7944
resist "7b_counter_0.NAND_magic_0.A.n9" "7b_counter_0.NAND_magic_0.A.t10" 38.7944
resist "7b_counter_0.NAND_magic_0.A.t9" "7b_counter_0.NAND_magic_0.A.t21" 47.8939
resist "7b_counter_0.NAND_magic_0.A.t12" "7b_counter_0.NAND_magic_0.A.t15" 47.8939
rnode "mux_magic_0.IN2.t2" 0 61.7954 31599 -5705 0
rnode "mux_magic_0.IN2.t0" 0 48.8858 31331 -5248 0
rnode "divide_by_2_0.inverter_magic_3.VIN" 0 106.466 31931 -6669 0
rnode "mux_magic_0.IN2.t1" 0 655.64 32235 -5406 0
rnode "mux_magic_0.IN2" 0 206.573 32541 -2532 0
rnode "mux_magic_0.IN2.t12" 0 34.6426 32976 -2346 0
rnode "mux_magic_0.IN2.t9" 0 65.8173 33408 -1906 0
rnode "mux_magic_0.IN2.t4" 0 43.862 33192 -1906 0
rnode "mux_magic_0.IN2.n0" 0 81.9324 33248 -2084 0
rnode "mux_magic_0.IN2.t8" 0 82.9874 33192 -2346 0
rnode "mux_magic_0.IN2.n1" 0 56.3293 32976 -2458 0
rnode "mux_magic_0.IN2.t6" 0 72.9669 31542 -6485 0
rnode "mux_magic_0.IN2.t3" 0 79.5753 31758 -6485 0
rnode "mux_magic_0.IN2.t7" 0 67.4483 31974 -6942 0
rnode "mux_magic_0.IN2.t11" 0 34.6426 31542 -6942 0
rnode "mux_magic_0.IN2.t5" 0 67.4483 31326 -6942 0
rnode "mux_magic_0.IN2.n2" 0 52.9426 31542 -7054 0
rnode "mux_magic_0.IN2.n3" 0 52.9426 31758 -7054 0
rnode "mux_magic_0.IN2.t10" 0 53.9438 31758 -6942 0
rnode "mux_magic_0.IN2.n4" 0 73.1581 31814 -6668 0
resist "mux_magic_0.IN2.t1" "mux_magic_0.IN2.t2" 3.645
resist "mux_magic_0.IN2.t1" "divide_by_2_0.inverter_magic_3.VIN" 4.15523
resist "mux_magic_0.IN2.t1" "mux_magic_0.IN2.t0" 4.93522
resist "mux_magic_0.IN2.n1" "mux_magic_0.IN2.t12" 7.3
resist "mux_magic_0.IN2.t10" "mux_magic_0.IN2.n3" 7.3
resist "mux_magic_0.IN2.n2" "mux_magic_0.IN2.t11" 7.3
resist "mux_magic_0.IN2" "mux_magic_0.IN2.n1" 9.47366
resist "divide_by_2_0.inverter_magic_3.VIN" "mux_magic_0.IN2.n4" 9.95879
resist "mux_magic_0.IN2.n0" "mux_magic_0.IN2.t4" 11.6018
resist "mux_magic_0.IN2.n4" "mux_magic_0.IN2.t3" 11.9565
resist "mux_magic_0.IN2.t1" "mux_magic_0.IN2" 12.3542
resist "mux_magic_0.IN2.t8" "mux_magic_0.IN2.n0" 17.0768
resist "mux_magic_0.IN2.n4" "mux_magic_0.IN2.t10" 17.9411
resist "mux_magic_0.IN2.n0" "mux_magic_0.IN2.t9" 28.8563
resist "mux_magic_0.IN2.n3" "mux_magic_0.IN2.n2" 31.4944
resist "mux_magic_0.IN2.n3" "mux_magic_0.IN2.t7" 38.7944
resist "mux_magic_0.IN2.n2" "mux_magic_0.IN2.t5" 38.7944
resist "mux_magic_0.IN2.n1" "mux_magic_0.IN2.t8" 38.8644
resist "mux_magic_0.IN2.t3" "mux_magic_0.IN2.t6" 47.8939
rnode "D2_7.t23" 0 22.6898 1569 8691 0
rnode "D2_7.t22" 0 43.1082 2001 9131 0
rnode "D2_7.t0" 0 28.7282 1785 9131 0
rnode "D2_7.n0" 0 53.6631 1841 8953 0
rnode "D2_7.t15" 0 54.354 1785 8691 0
rnode "D2_7.n1" 0 36.8938 1569 8579 0
rnode "D2_7.t20" 0 22.6898 5545 7581 0
rnode "D2_7.t24" 0 43.1082 5977 7141 0
rnode "D2_7.t1" 0 28.7282 5761 7141 0
rnode "D2_7.n2" 0 53.6631 5817 7319 0
rnode "D2_7.t13" 0 54.354 5761 7581 0
rnode "D2_7.n3" 0 36.8938 5545 7693 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.B" 0 34.4329 5228 7764 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.IN2" 0 142.442 5110 7767 0
rnode "D2_7.t19" 0 30.009 5612 -7536 0
rnode "D2_7.t16" 0 48.6209 5828 -7983 0
rnode "D2_7.t4" 0 59.5083 5612 -7983 0
rnode "D2_7.n4" 0 42.033 5624 -7728 0
rnode "p3_gen_magic_0.xnor_magic_5.B" 0 53.8324 5934 -7728 0
rnode "D2_7.t2" 0 47.7909 6729 -7979 0
rnode "D2_7.t12" 0 52.1192 6513 -7979 0
rnode "D2_7.t9" 0 22.6898 6729 -8436 0
rnode "D2_7.t6" 0 44.1764 6945 -8436 0
rnode "D2_7.n5" 0 34.6757 6729 -8548 0
rnode "D2_7.t3" 0 44.1764 6297 -8436 0
rnode "D2_7.n6" 0 34.6757 6513 -8548 0
rnode "D2_7.t21" 0 35.3314 6513 -8436 0
rnode "D2_7.n7" 0 47.9112 6457 -8162 0
rnode "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN" 0 15.0849 6340 -8163 0
rnode "D2_7.n8" 0 909.985 6222 -8158 0
rnode "D2_7.t8" 0 47.7909 6729 -3481 0
rnode "D2_7.t18" 0 52.1192 6513 -3481 0
rnode "D2_7.t17" 0 22.6898 6729 -3938 0
rnode "D2_7.t14" 0 44.1764 6945 -3938 0
rnode "D2_7.n9" 0 34.6757 6729 -4050 0
rnode "D2_7.t11" 0 44.1764 6297 -3938 0
rnode "D2_7.n10" 0 34.6757 6513 -4050 0
rnode "D2_7.t7" 0 35.3314 6513 -3938 0
rnode "D2_7.n11" 0 47.9112 6457 -3664 0
rnode "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN" 0 15.5753 6340 -3665 0
rnode "D2_7.t5" 0 30.009 5612 -3038 0
rnode "D2_7.t25" 0 48.6209 5828 -3485 0
rnode "D2_7.t10" 0 59.5083 5612 -3485 0
rnode "D2_7.n12" 0 42.033 5624 -3230 0
rnode "p2_gen_magic_0.xnor_magic_5.B" 0 55.189 5934 -3230 0
rnode "D2_7.n13" 0 372.945 6256 -3637 0
rnode "D2_7.n14" 0 2086.67 3544 -1827 0
rnode "D2_7.n15" 0 2314.17 1105 8212 0
rnode "7b_counter_0.MDFF_3.DATA" 0 2.61168 1042 8499 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.IN2" 0 8.19072 1134 8505 0
rnode "D2_7.n16" 0 286.147 1151 8510 0
rnode "D2_7" 0 5.07189 1211 8502 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.B" 0 31.35 1252 8508 0
resist "D2_7.n16" "7b_counter_0.MDFF_3.mux_magic_0.IN2" 0.00321263
resist "7b_counter_0.MDFF_3.mux_magic_0.IN2" "7b_counter_0.MDFF_3.DATA" 0.0136899
resist "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.B" "D2_7" 0.0753061
resist "D2_7" "D2_7.n16" 0.112582
resist "D2_7.n8" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN" 0.137035
resist "D2_7.n13" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN" 0.16247
resist "7b_counter_0.MDFF_3.mux_magic_2.IN2" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.B" 0.216735
resist "D2_7.n8" "p3_gen_magic_0.xnor_magic_5.B" 1.31478
resist "D2_7.n13" "p2_gen_magic_0.xnor_magic_5.B" 1.3813
resist "D2_7.n16" "D2_7.n15" 2.69334
resist "D2_7.n1" "D2_7.t23" 7.3
resist "D2_7.n3" "D2_7.t20" 7.3
resist "D2_7.t7" "D2_7.n10" 7.3
resist "D2_7.n9" "D2_7.t17" 7.3
resist "D2_7.t21" "D2_7.n6" 7.3
resist "D2_7.n5" "D2_7.t9" 7.3
resist "p2_gen_magic_0.xnor_magic_5.B" "D2_7.n12" 8.59196
resist "p3_gen_magic_0.xnor_magic_5.B" "D2_7.n4" 8.59196
resist "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.B" "D2_7.n1" 9.27537
resist "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.B" "D2_7.n3" 9.27537
resist "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN" "D2_7.n11" 9.95236
resist "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VIN" "D2_7.n7" 9.95236
resist "D2_7.n15" "7b_counter_0.MDFF_3.mux_magic_2.IN2" 11.4885
resist "D2_7.n0" "D2_7.t0" 11.6018
resist "D2_7.n2" "D2_7.t1" 11.6018
resist "D2_7.n11" "D2_7.t18" 11.9565
resist "D2_7.n7" "D2_7.t12" 11.9565
resist "D2_7.n12" "D2_7.t5" 12.5143
resist "D2_7.n4" "D2_7.t19" 12.5143
resist "D2_7.n14" "D2_7.n13" 16.1003
resist "D2_7.n12" "D2_7.t10" 16.6205
resist "D2_7.n4" "D2_7.t4" 16.6205
resist "D2_7.t15" "D2_7.n0" 17.0768
resist "D2_7.t13" "D2_7.n2" 17.0768
resist "D2_7.n11" "D2_7.t7" 17.9411
resist "D2_7.n7" "D2_7.t21" 17.9411
resist "D2_7.n15" "D2_7.n14" 22.2993
resist "D2_7.n0" "D2_7.t22" 28.8563
resist "D2_7.n2" "D2_7.t24" 28.8563
resist "D2_7.n10" "D2_7.n9" 31.4944
resist "D2_7.n6" "D2_7.n5" 31.4944
resist "D2_7.n14" "D2_7.n8" 33.9146
resist "D2_7.n9" "D2_7.t14" 38.7944
resist "D2_7.n10" "D2_7.t11" 38.7944
resist "D2_7.n5" "D2_7.t6" 38.7944
resist "D2_7.n6" "D2_7.t3" 38.7944
resist "D2_7.n1" "D2_7.t15" 38.8644
resist "D2_7.n3" "D2_7.t13" 38.8644
resist "D2_7.t10" "D2_7.t25" 47.5382
resist "D2_7.t4" "D2_7.t16" 47.5382
resist "D2_7.t18" "D2_7.t8" 47.8939
resist "D2_7.t12" "D2_7.t2" 47.8939
rnode "LD.t24" 0 83.6152 893 10304 0
rnode "LD.t84" 0 83.6152 893 9944 0
rnode "LD.n0" 0 107.052 837 10124 0
rnode "LD.t49" 0 83.6152 677 10304 0
rnode "LD.t30" 0 83.6152 677 9944 0
rnode "LD.n1" 0 118.845 621 10124 0
rnode "LD.t80" 0 83.6152 461 10304 0
rnode "LD.n2" 0 107.052 517 10124 0
rnode "LD.t38" 0 106.636 461 9944 0
rnode "LD.t82" 0 65.622 677 9504 0
rnode "LD.t33" 0 126.277 1569 9131 0
rnode "LD.t59" 0 82.5108 1353 9131 0
rnode "LD.n3" 0 102.345 1409 8955 0
rnode "LD.t55" 0 238.22 2001 8691 0
rnode "LD.t26" 0 261.97 1353 8691 0
rnode "LD.n4" 0 111.58 1296 8917 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.A" 0 254.119 1132 8914 0
rnode "LD.t60" 0 175.967 893 9504 0
rnode "LD.n5" 0 116.902 677 9616 0
rnode "LD.t10" 0 83.3506 461 9504 0
rnode "LD.n6" 0 73.7307 517 9683 0
rnode "LD.n7" 0 70.1728 454 9721 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.SEL" 0 86.9175 305 9719 0
rnode "LD.t6" 0 67.9017 28891 9531 0
rnode "LD.n8" 0 148.309 28943 9531 0
rnode "LD.t0" 0 72.3894 28891 8608 0
rnode "LD.t7" 0 27.5189 28563 9531 0
rnode "LD.t8" 0 27.5189 28459 9531 0
rnode "LD.n9" 0 55.0378 28511 9531 0
rnode "LD.n10" 0 149.579 28511 9531 0
rnode "LD.t3" 0 27.5189 28563 9055 0
rnode "LD.t5" 0 27.5189 28459 9055 0
rnode "LD.n11" 0 55.0378 28511 9055 0
rnode "LD.n12" 0 96.3402 28511 9055 0
rnode "LD.t2" 0 27.5189 28563 8608 0
rnode "LD.t4" 0 27.5189 28459 8608 0
rnode "LD.n13" 0 54.9656 28511 8608 0
rnode "LD.n14" 0 124.249 28511 8628 0
rnode "LD.n15" 0 144.944 28944 8628 0
rnode "LD.t1" 0 67.9017 28891 9055 0
rnode "LD.n16" 0 90.9536 28943 9055 0
rnode "LD.n17" 0 4352.79 28943 9292 0
rnode "LD.n18" 0 5290.68 170 9690 0
rnode "LD" 0 231.89 174 9335 0
rnode "LD.t64" 0 65.622 4653 1552 0
rnode "LD.t54" 0 238.22 5977 2365 0
rnode "LD.t23" 0 262.233 5329 2365 0
rnode "LD.t39" 0 126.277 5545 1925 0
rnode "LD.t63" 0 82.2475 5329 1925 0
rnode "LD.n19" 0 102.079 5385 2100 0
rnode "LD.n20" 0 111.845 5272 2138 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.A" 0 254.119 5108 2142 0
rnode "LD.t41" 0 175.967 4869 1552 0
rnode "LD.n21" 0 116.902 4653 1440 0
rnode "LD.t9" 0 83.3506 4437 1552 0
rnode "LD.n22" 0 73.7307 4493 1373 0
rnode "LD.t74" 0 83.6152 4869 1112 0
rnode "LD.t13" 0 83.6152 4869 752 0
rnode "LD.n23" 0 107.052 4813 932 0
rnode "LD.t19" 0 83.6152 4653 1112 0
rnode "LD.t57" 0 83.6152 4653 752 0
rnode "LD.n24" 0 118.845 4597 932 0
rnode "LD.t44" 0 83.6152 4437 752 0
rnode "LD.n25" 0 107.052 4493 932 0
rnode "LD.t52" 0 106.636 4437 1112 0
rnode "LD.n26" 0 70.1728 4430 1335 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.SEL" 0 650.39 4281 1337 0
rnode "LD.t73" 0 65.622 677 1552 0
rnode "LD.t27" 0 238.22 2001 2365 0
rnode "LD.t86" 0 262.233 1353 2365 0
rnode "LD.t15" 0 126.277 1569 1925 0
rnode "LD.t47" 0 82.2475 1353 1925 0
rnode "LD.n27" 0 102.079 1409 2100 0
rnode "LD.n28" 0 111.845 1296 2138 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.A" 0 254.119 1132 2142 0
rnode "LD.t51" 0 175.967 893 1552 0
rnode "LD.n29" 0 116.902 677 1440 0
rnode "LD.t75" 0 83.3506 461 1552 0
rnode "LD.n30" 0 73.7307 517 1373 0
rnode "LD.t53" 0 77.2646 461 752 0
rnode "LD.t29" 0 77.2646 677 1112 0
rnode "LD.t65" 0 77.2646 677 752 0
rnode "LD.t83" 0 77.2646 893 1112 0
rnode "LD.t77" 0 77.2646 893 752 0
rnode "LD.n31" 0 119.753 893 956 0
rnode "LD.n32" 0 131.546 677 956 0
rnode "LD.n33" 0 119.753 461 956 0
rnode "LD.t37" 0 100.285 461 1112 0
rnode "LD.n34" 0 70.1728 454 1335 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.SEL" 0 85.7268 305 1337 0
rnode "LD.n35" 0 1015.9 178 1366 0
rnode "7b_counter_0.MDFF_0.LD" 0 345.111 176 2374 0
rnode "LD.t85" 0 83.6152 893 5088 0
rnode "LD.t68" 0 83.6152 893 4728 0
rnode "LD.n36" 0 107.052 837 4908 0
rnode "LD.t31" 0 83.6152 677 5088 0
rnode "LD.t11" 0 83.6152 677 4728 0
rnode "LD.n37" 0 118.845 621 4908 0
rnode "LD.t40" 0 83.6152 461 5088 0
rnode "LD.n38" 0 107.052 517 4908 0
rnode "LD.t17" 0 106.636 461 4728 0
rnode "LD.t67" 0 65.622 677 4288 0
rnode "LD.t36" 0 126.277 1569 3915 0
rnode "LD.t61" 0 82.5108 1353 3915 0
rnode "LD.n39" 0 102.345 1409 3739 0
rnode "LD.t58" 0 238.22 2001 3475 0
rnode "LD.t34" 0 261.97 1353 3475 0
rnode "LD.n40" 0 111.58 1296 3701 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.A" 0 254.119 1132 3698 0
rnode "LD.t46" 0 175.967 893 4288 0
rnode "LD.n41" 0 116.902 677 4400 0
rnode "LD.t72" 0 83.3506 461 4288 0
rnode "LD.n42" 0 73.7307 517 4467 0
rnode "LD.n43" 0 70.1728 454 4505 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.SEL" 0 85.7268 305 4503 0
rnode "LD.n44" 0 370.414 178 4537 0
rnode "LD.t56" 0 65.622 4653 6768 0
rnode "LD.t50" 0 238.22 5977 7581 0
rnode "LD.t18" 0 262.233 5329 7581 0
rnode "LD.t35" 0 126.277 5545 7141 0
rnode "LD.t62" 0 82.2475 5329 7141 0
rnode "LD.n45" 0 102.079 5385 7316 0
rnode "LD.n46" 0 111.845 5272 7354 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.A" 0 254.119 5108 7358 0
rnode "LD.t32" 0 175.967 4869 6768 0
rnode "LD.n47" 0 116.902 4653 6656 0
rnode "LD.t81" 0 83.3506 4437 6768 0
rnode "LD.n48" 0 73.7307 4493 6589 0
rnode "LD.t70" 0 83.6152 4869 6328 0
rnode "LD.t69" 0 83.6152 4869 5968 0
rnode "LD.n49" 0 107.052 4813 6148 0
rnode "LD.t16" 0 83.6152 4653 6328 0
rnode "LD.t12" 0 83.6152 4653 5968 0
rnode "LD.n50" 0 118.845 4597 6148 0
rnode "LD.t42" 0 83.6152 4437 5968 0
rnode "LD.n51" 0 107.052 4493 6148 0
rnode "LD.t48" 0 106.636 4437 6328 0
rnode "LD.n52" 0 70.1728 4430 6551 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.SEL" 0 575.04 4281 6553 0
rnode "LD.n53" 0 961.681 178 5588 0
rnode "LD.t66" 0 65.622 677 6768 0
rnode "LD.t21" 0 238.22 2001 7581 0
rnode "LD.t79" 0 262.233 1353 7581 0
rnode "LD.t14" 0 126.277 1569 7141 0
rnode "LD.t43" 0 82.2475 1353 7141 0
rnode "LD.n54" 0 102.079 1409 7316 0
rnode "LD.n55" 0 111.845 1296 7354 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.A" 0 254.119 1132 7358 0
rnode "LD.t45" 0 175.967 893 6768 0
rnode "LD.n56" 0 116.902 677 6656 0
rnode "LD.t71" 0 83.3506 461 6768 0
rnode "LD.n57" 0 73.7307 517 6589 0
rnode "LD.t25" 0 77.2646 461 5968 0
rnode "LD.t22" 0 77.2646 677 6328 0
rnode "LD.t20" 0 77.2646 677 5968 0
rnode "LD.t78" 0 77.2646 893 6328 0
rnode "LD.t76" 0 77.2646 893 5968 0
rnode "LD.n58" 0 119.753 893 6172 0
rnode "LD.n59" 0 131.546 677 6172 0
rnode "LD.n60" 0 119.753 461 6172 0
rnode "LD.t28" 0 100.285 461 6328 0
rnode "LD.n61" 0 70.1728 454 6551 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.SEL" 0 85.7268 305 6553 0
rnode "LD.n62" 0 241.05 178 6582 0
rnode "7b_counter_0.MDFF_3.LD" 0 305.69 176 7590 0
resist "LD.n62" "7b_counter_0.MDFF_3.mux_magic_3.SEL" 0.181429
resist "LD.n44" "7b_counter_0.MDFF_0.mux_magic_0.SEL" 0.181429
resist "LD.n35" "7b_counter_0.MDFF_0.mux_magic_3.SEL" 0.181429
resist "LD.n18" "7b_counter_0.MDFF_3.mux_magic_0.SEL" 0.192857
resist "LD.n17" "LD.n16" 0.373696
resist "LD.n17" "LD.n8" 0.459582
resist "LD" "LD.n18" 0.643313
resist "LD.n14" "LD.n12" 0.804715
resist "LD.n16" "LD.n15" 0.804715
resist "LD.n12" "LD.n10" 0.924883
resist "LD.n13" "LD.t4" 1.4625
resist "LD.n13" "LD.t2" 1.4625
resist "LD.n11" "LD.t5" 1.625
resist "LD.n11" "LD.t3" 1.625
resist "LD.n9" "LD.t8" 1.625
resist "LD.n9" "LD.t7" 1.625
resist "LD.n62" "LD.n53" 1.78277
resist "LD.n53" "LD.n44" 1.92255
resist "7b_counter_0.MDFF_3.LD" "LD.n62" 1.93021
resist "7b_counter_0.MDFF_0.LD" "LD.n35" 1.93021
resist "LD.n55" "LD.n54" 2.45487
resist "LD.n46" "LD.n45" 2.45487
resist "LD.n40" "LD.n39" 2.45487
resist "LD.n28" "LD.n27" 2.45487
resist "LD.n20" "LD.n19" 2.45487
resist "LD.n4" "LD.n3" 2.45487
resist "LD.n61" "LD.n57" 2.47679
resist "LD.n52" "LD.n48" 2.47679
resist "LD.n43" "LD.n42" 2.47679
resist "LD.n34" "LD.n30" 2.47679
resist "LD.n26" "LD.n22" 2.47679
resist "LD.n7" "LD.n6" 2.47679
resist "LD.n10" "LD.n9" 2.6
resist "LD.n12" "LD.n11" 2.6
resist "LD.n14" "LD.n13" 3.17338
resist "7b_counter_0.MDFF_3.LD" "LD" 3.34149
resist "LD.n44" "7b_counter_0.MDFF_0.LD" 4.02128
resist "LD.n8" "LD.t6" 4.225
resist "LD.n16" "LD.t1" 4.225
resist "LD.n15" "LD.t0" 4.63588
resist "LD.n56" "LD.t66" 7.3
resist "LD.n47" "LD.t56" 7.3
resist "LD.n41" "LD.t67" 7.3
resist "LD.n29" "LD.t73" 7.3
resist "LD.n21" "LD.t64" 7.3
resist "LD.n5" "LD.t82" 7.3
resist "7b_counter_0.MDFF_3.mux_magic_3.SEL" "LD.n61" 8.19566
resist "7b_counter_0.MDFF_3.mux_magic_2.SEL" "LD.n52" 8.19566
resist "7b_counter_0.MDFF_0.mux_magic_0.SEL" "LD.n43" 8.19566
resist "7b_counter_0.MDFF_0.mux_magic_3.SEL" "LD.n34" 8.19566
resist "7b_counter_0.MDFF_0.mux_magic_2.SEL" "LD.n26" 8.19566
resist "7b_counter_0.MDFF_3.mux_magic_0.SEL" "LD.n7" 8.19566
resist "LD.n15" "LD.n14" 9.64241
resist "LD.n10" "LD.n8" 9.69323
resist "LD.t28" "LD.n60" 10.1679
resist "LD.n59" "LD.t22" 10.1679
resist "LD.n59" "LD.t20" 10.1679
resist "LD.n58" "LD.t78" 10.1679
resist "LD.n58" "LD.t76" 10.1679
resist "LD.n60" "LD.t25" 10.1679
resist "LD.t37" "LD.n33" 10.1679
resist "LD.n32" "LD.t29" 10.1679
resist "LD.n32" "LD.t65" 10.1679
resist "LD.n31" "LD.t83" 10.1679
resist "LD.n31" "LD.t77" 10.1679
resist "LD.n33" "LD.t53" 10.1679
resist "LD.n54" "LD.t43" 11.3901
resist "LD.n45" "LD.t62" 11.3901
resist "LD.n27" "LD.t47" 11.3901
resist "LD.n19" "LD.t63" 11.3901
resist "LD.n39" "LD.t61" 11.4547
resist "LD.n3" "LD.t59" 11.4547
resist "LD.n57" "LD.t71" 11.667
resist "LD.n48" "LD.t81" 11.667
resist "LD.n42" "LD.t72" 11.667
resist "LD.n30" "LD.t75" 11.667
resist "LD.n22" "LD.t9" 11.667
resist "LD.n6" "LD.t10" 11.667
resist "LD.t48" "LD.n51" 11.7321
resist "LD.n51" "LD.t42" 11.7321
resist "LD.n50" "LD.t12" 11.7321
resist "LD.n50" "LD.t16" 11.7321
resist "LD.n49" "LD.t69" 11.7321
resist "LD.n49" "LD.t70" 11.7321
resist "LD.t17" "LD.n38" 11.7321
resist "LD.n38" "LD.t40" 11.7321
resist "LD.n37" "LD.t11" 11.7321
resist "LD.n37" "LD.t31" 11.7321
resist "LD.n36" "LD.t68" 11.7321
resist "LD.n36" "LD.t85" 11.7321
resist "LD.t52" "LD.n25" 11.7321
resist "LD.n25" "LD.t44" 11.7321
resist "LD.n24" "LD.t57" 11.7321
resist "LD.n24" "LD.t19" 11.7321
resist "LD.n23" "LD.t13" 11.7321
resist "LD.n23" "LD.t74" 11.7321
resist "LD.t38" "LD.n2" 11.7321
resist "LD.n2" "LD.t80" 11.7321
resist "LD.n1" "LD.t30" 11.7321
resist "LD.n1" "LD.t49" 11.7321
resist "LD.n0" "LD.t84" 11.7321
resist "LD.n0" "LD.t24" 11.7321
resist "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.A" "LD.n55" 13.7621
resist "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.A" "LD.n46" 13.7621
resist "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.A" "LD.n40" 13.7621
resist "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.A" "LD.n28" 13.7621
resist "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.A" "LD.n20" 13.7621
resist "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.A" "LD.n4" 13.7621
resist "LD.n61" "LD.t28" 14.5348
resist "LD.n52" "LD.t48" 14.5348
resist "LD.n43" "LD.t17" 14.5348
resist "LD.n34" "LD.t37" 14.5348
resist "LD.n26" "LD.t52" 14.5348
resist "LD.n7" "LD.t38" 14.5348
resist "LD.n40" "LD.t34" 14.7027
resist "LD.n4" "LD.t26" 14.7027
resist "LD.n55" "LD.t79" 14.7673
resist "LD.n46" "LD.t18" 14.7673
resist "LD.n28" "LD.t86" 14.7673
resist "LD.n20" "LD.t23" 14.7673
resist "LD.n51" "LD.n50" 15.8167
resist "LD.n50" "LD.n49" 15.8167
resist "LD.n38" "LD.n37" 15.8167
resist "LD.n37" "LD.n36" 15.8167
resist "LD.n25" "LD.n24" 15.8167
resist "LD.n24" "LD.n23" 15.8167
resist "LD.n2" "LD.n1" 15.8167
resist "LD.n1" "LD.n0" 15.8167
resist "LD.n53" "7b_counter_0.MDFF_3.mux_magic_2.SEL" 18.3328
resist "LD.n35" "7b_counter_0.MDFF_0.mux_magic_2.SEL" 20.1155
resist "LD.t45" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.A" 20.2336
resist "LD.t32" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.A" 20.2336
resist "LD.t46" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.A" 20.2336
resist "LD.t51" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.A" 20.2336
resist "LD.t41" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.A" 20.2336
resist "LD.t60" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.A" 20.2336
resist "LD.n57" "LD.n56" 21.0466
resist "LD.n48" "LD.n47" 21.0466
resist "LD.n42" "LD.n41" 21.0466
resist "LD.n30" "LD.n29" 21.0466
resist "LD.n22" "LD.n21" 21.0466
resist "LD.n6" "LD.n5" 21.0466
resist "LD.n54" "LD.t14" 24.9834
resist "LD.n45" "LD.t35" 24.9834
resist "LD.n39" "LD.t36" 24.9834
resist "LD.n27" "LD.t15" 24.9834
resist "LD.n19" "LD.t39" 24.9834
resist "LD.n3" "LD.t33" 24.9834
resist "LD.n56" "LD.t45" 32.7135
resist "LD.n47" "LD.t32" 32.7135
resist "LD.n41" "LD.t46" 32.7135
resist "LD.n29" "LD.t51" 32.7135
resist "LD.n21" "LD.t41" 32.7135
resist "LD.n5" "LD.t60" 32.7135
resist "LD.n60" "LD.n59" 32.85
resist "LD.n59" "LD.n58" 32.85
resist "LD.n33" "LD.n32" 32.85
resist "LD.n32" "LD.n31" 32.85
resist "LD.n18" "LD.n17" 55.3633
resist "LD.t79" "LD.t21" 144.928
resist "LD.t18" "LD.t50" 144.928
resist "LD.t34" "LD.t58" 144.928
resist "LD.t86" "LD.t27" 144.928
resist "LD.t23" "LD.t54" 144.928
resist "LD.t26" "LD.t55" 144.928
rnode "7b_counter_0.D2_2" 0 4.53461 13848 7770 0
rnode "7b_counter_0.MDFF_5.DATA" 0 6.51874 13834 7774 0
rnode "D2_2.t11" 0 31.0996 9331 8692 0
rnode "D2_2.t19" 0 59.086 8899 9132 0
rnode "D2_2.t21" 0 39.3761 9115 9132 0
rnode "D2_2.n0" 0 73.553 9059 8954 0
rnode "D2_2.t12" 0 74.5001 9115 8692 0
rnode "D2_2.n1" 0 50.5683 9331 8580 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.B" 0 47.1953 9648 8509 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.IN2" 0 852.049 9766 8506 0
rnode "D2_2.t13" 0 31.0996 10336 -5459 0
rnode "D2_2.t5" 0 60.5502 10552 -5459 0
rnode "D2_2.n2" 0 47.528 10336 -5347 0
rnode "D2_2.t7" 0 60.5502 9904 -5459 0
rnode "D2_2.n3" 0 47.528 10120 -5347 0
rnode "D2_2.t24" 0 48.4269 10120 -5459 0
rnode "D2_2.t23" 0 65.5044 10336 -5916 0
rnode "D2_2.t8" 0 71.4369 10120 -5916 0
rnode "D2_2.n4" 0 65.6692 10064 -5733 0
rnode "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN" 0 21.9163 9947 -5732 0
rnode "D2_2.t20" 0 66.642 9435 -5912 0
rnode "D2_2.t25" 0 81.5648 9219 -5912 0
rnode "D2_2.t4" 0 41.1317 9219 -6359 0
rnode "D2_2.n5" 0 57.6124 9231 -6167 0
rnode "p3_gen_magic_0.xnor_magic_0.B" 0 75.0441 9541 -6167 0
rnode "D2_2.n6" 0 442.514 9852 -5760 0
rnode "D2_2.t22" 0 31.0996 10336 -961 0
rnode "D2_2.t15" 0 60.5502 10552 -961 0
rnode "D2_2.n7" 0 47.528 10336 -849 0
rnode "D2_2.t18" 0 60.5502 9904 -961 0
rnode "D2_2.n8" 0 47.528 10120 -849 0
rnode "D2_2.t6" 0 48.4269 10120 -961 0
rnode "D2_2.t3" 0 65.5044 10336 -1418 0
rnode "D2_2.t16" 0 71.4369 10120 -1418 0
rnode "D2_2.n9" 0 65.6692 10064 -1235 0
rnode "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN" 0 20.9736 9947 -1234 0
rnode "D2_2.t1" 0 66.642 9435 -1414 0
rnode "D2_2.t9" 0 81.5648 9219 -1414 0
rnode "D2_2.t14" 0 41.1317 9219 -1861 0
rnode "D2_2.n10" 0 57.6124 9231 -1669 0
rnode "p2_gen_magic_0.xnor_magic_0.B" 0 75.3663 9541 -1669 0
rnode "D2_2.n11" 0 92.7598 9873 -1259 0
rnode "D2_2.n12" 0 1646.33 11023 -403 0
rnode "D2_2.n13" 0 1738.02 11923 8060 0
rnode "D2_2.n14" 0 73.1413 13771 7767 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.IN2" 0 5.53441 13742 7768 0
rnode "D2_2" 0 6.35859 13700 7760 0
rnode "D2_2.t0" 0 31.0996 13307 7582 0
rnode "D2_2.t10" 0 59.086 12875 7142 0
rnode "D2_2.t17" 0 39.3761 13091 7142 0
rnode "D2_2.n15" 0 73.553 13035 7320 0
rnode "D2_2.t2" 0 74.5001 13091 7582 0
rnode "D2_2.n16" 0 50.5683 13307 7694 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.B" 0 44.8911 13624 7765 0
resist "7b_counter_0.MDFF_5.DATA" "7b_counter_0.D2_2" 0.0168
resist "7b_counter_0.MDFF_5.mux_magic_0.IN2" "D2_2.n14" 0.0334615
resist "D2_2" "7b_counter_0.MDFF_5.mux_magic_0.IN2" 0.0709969
resist "D2_2.n14" "7b_counter_0.MDFF_5.DATA" 0.0733303
resist "D2_2.n11" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN" 0.108243
resist "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.B" "D2_2" 0.139592
resist "D2_2.n6" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN" 0.183991
resist "7b_counter_0.MDFF_5.mux_magic_2.IN2" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.B" 0.216735
resist "D2_2.n6" "p3_gen_magic_0.xnor_magic_0.B" 1.35978
resist "D2_2.n11" "p2_gen_magic_0.xnor_magic_0.B" 1.36874
resist "D2_2.n13" "7b_counter_0.MDFF_5.mux_magic_2.IN2" 6.09356
resist "D2_2.n1" "D2_2.t11" 7.3
resist "D2_2.t6" "D2_2.n8" 7.3
resist "D2_2.n7" "D2_2.t22" 7.3
resist "D2_2.t24" "D2_2.n3" 7.3
resist "D2_2.n2" "D2_2.t13" 7.3
resist "D2_2.n16" "D2_2.t0" 7.3
resist "D2_2.n14" "D2_2.n13" 7.97589
resist "p2_gen_magic_0.xnor_magic_0.B" "D2_2.n10" 8.59196
resist "p3_gen_magic_0.xnor_magic_0.B" "D2_2.n5" 8.59196
resist "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.B" "D2_2.n1" 9.27537
resist "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.B" "D2_2.n16" 9.27537
resist "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN" "D2_2.n9" 9.95236
resist "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VIN" "D2_2.n4" 9.95236
resist "D2_2.n0" "D2_2.t21" 11.6018
resist "D2_2.n15" "D2_2.t17" 11.6018
resist "D2_2.n12" "D2_2.n11" 11.8245
resist "D2_2.n9" "D2_2.t16" 11.9565
resist "D2_2.n4" "D2_2.t8" 11.9565
resist "D2_2.n10" "D2_2.t14" 12.5143
resist "D2_2.n5" "D2_2.t4" 12.5143
resist "D2_2.n12" "D2_2.n6" 14.169
resist "D2_2.n10" "D2_2.t9" 16.6205
resist "D2_2.n5" "D2_2.t25" 16.6205
resist "D2_2.t12" "D2_2.n0" 17.0768
resist "D2_2.t2" "D2_2.n15" 17.0768
resist "D2_2.n9" "D2_2.t6" 17.9411
resist "D2_2.n4" "D2_2.t24" 17.9411
resist "D2_2.n13" "D2_2.n12" 21.7009
resist "D2_2.n0" "D2_2.t19" 28.8563
resist "D2_2.n15" "D2_2.t10" 28.8563
resist "D2_2.n8" "D2_2.n7" 31.4944
resist "D2_2.n3" "D2_2.n2" 31.4944
resist "D2_2.n7" "D2_2.t15" 38.7944
resist "D2_2.n8" "D2_2.t18" 38.7944
resist "D2_2.n2" "D2_2.t5" 38.7944
resist "D2_2.n3" "D2_2.t7" 38.7944
resist "D2_2.n1" "D2_2.t12" 38.8644
resist "D2_2.n16" "D2_2.t2" 38.8644
resist "D2_2.t9" "D2_2.t1" 47.5382
resist "D2_2.t25" "D2_2.t20" 47.5382
resist "D2_2.t16" "D2_2.t3" 47.8939
resist "D2_2.t8" "D2_2.t23" 47.8939
rnode "7b_counter_0.MDFF_5.LD.n0" 0 146.141 30888 9531 0
rnode "7b_counter_0.MDFF_5.LD.n1" 0 3280.18 30888 9292 0
rnode "7b_counter_0.MDFF_5.LD.n2" 0 3284.01 14840 10706 0
rnode "7b_counter_0.MDFF_5.LD.n3" 0 978.211 14834 10373 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.SEL" 0 282.721 14961 9720 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.SEL" 0 282.725 14571 9720 0
rnode "7b_counter_0.MDFF_5.LD.t33" 0 64.6624 14199 6769 0
rnode "7b_counter_0.MDFF_5.LD.t72" 0 234.736 12875 7582 0
rnode "7b_counter_0.MDFF_5.LD.t68" 0 258.399 13523 7582 0
rnode "7b_counter_0.MDFF_5.LD.t41" 0 124.41 13307 7142 0
rnode "7b_counter_0.MDFF_5.LD.t19" 0 81.0448 13523 7142 0
rnode "7b_counter_0.MDFF_5.LD.n4" 0 100.607 13467 7317 0
rnode "7b_counter_0.MDFF_5.LD.n5" 0 110.21 13580 7355 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.A" 0 250.415 13744 7359 0
rnode "7b_counter_0.MDFF_5.LD.t13" 0 173.381 13983 6769 0
rnode "7b_counter_0.MDFF_5.LD.n6" 0 115.192 14199 6657 0
rnode "7b_counter_0.MDFF_5.LD.t10" 0 82.1317 14415 6769 0
rnode "7b_counter_0.MDFF_5.LD.n7" 0 72.6525 14359 6590 0
rnode "7b_counter_0.MDFF_5.LD.t51" 0 82.3924 13983 6329 0
rnode "7b_counter_0.MDFF_5.LD.t44" 0 82.3924 13983 5969 0
rnode "7b_counter_0.MDFF_5.LD.n8" 0 105.486 14039 6149 0
rnode "7b_counter_0.MDFF_5.LD.t75" 0 82.3924 14199 6329 0
rnode "7b_counter_0.MDFF_5.LD.t73" 0 82.3924 14199 5969 0
rnode "7b_counter_0.MDFF_5.LD.n9" 0 117.108 14255 6149 0
rnode "7b_counter_0.MDFF_5.LD.t39" 0 82.3924 14415 5969 0
rnode "7b_counter_0.MDFF_5.LD.n10" 0 105.486 14359 6149 0
rnode "7b_counter_0.MDFF_5.LD.t45" 0 105.076 14415 6329 0
rnode "7b_counter_0.MDFF_5.LD.n11" 0 69.1466 14422 6552 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.SEL" 0 328.684 14571 6554 0
rnode "7b_counter_0.MDFF_5.LD" 0 351.002 14700 8683 0
rnode "7b_counter_0.MDFF_5.LD.t50" 0 82.3924 13983 10305 0
rnode "7b_counter_0.MDFF_5.LD.t62" 0 82.3924 13983 9945 0
rnode "7b_counter_0.MDFF_5.LD.n12" 0 105.486 14039 10125 0
rnode "7b_counter_0.MDFF_5.LD.t86" 0 82.3924 14199 10305 0
rnode "7b_counter_0.MDFF_5.LD.t78" 0 82.3924 14199 9945 0
rnode "7b_counter_0.MDFF_5.LD.n13" 0 117.108 14255 10125 0
rnode "7b_counter_0.MDFF_5.LD.t71" 0 82.3924 14415 10305 0
rnode "7b_counter_0.MDFF_5.LD.n14" 0 105.486 14359 10125 0
rnode "7b_counter_0.MDFF_5.LD.t55" 0 105.076 14415 9945 0
rnode "7b_counter_0.MDFF_5.LD.t52" 0 64.6624 14199 9505 0
rnode "7b_counter_0.MDFF_5.LD.t69" 0 124.41 13307 9132 0
rnode "7b_counter_0.MDFF_5.LD.t36" 0 81.3042 13523 9132 0
rnode "7b_counter_0.MDFF_5.LD.n15" 0 100.869 13467 8956 0
rnode "7b_counter_0.MDFF_5.LD.t17" 0 234.736 12875 8692 0
rnode "7b_counter_0.MDFF_5.LD.t11" 0 258.139 13523 8692 0
rnode "7b_counter_0.MDFF_5.LD.n16" 0 109.948 13580 8918 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.A" 0 250.415 13744 8915 0
rnode "7b_counter_0.MDFF_5.LD.t26" 0 173.381 13983 9505 0
rnode "7b_counter_0.MDFF_5.LD.n17" 0 115.192 14199 9617 0
rnode "7b_counter_0.MDFF_5.LD.t22" 0 82.1317 14415 9505 0
rnode "7b_counter_0.MDFF_5.LD.n18" 0 72.6525 14359 9684 0
rnode "7b_counter_0.MDFF_5.LD.n19" 0 69.1466 14422 9722 0
rnode "7b_counter_0.MDFF_5.LD.t14" 0 64.6624 15333 6769 0
rnode "7b_counter_0.MDFF_5.LD.t21" 0 234.736 16657 7582 0
rnode "7b_counter_0.MDFF_5.LD.t61" 0 258.399 16009 7582 0
rnode "7b_counter_0.MDFF_5.LD.t16" 0 124.431 16225 7142 0
rnode "7b_counter_0.MDFF_5.LD.t15" 0 81.0448 16009 7142 0
rnode "7b_counter_0.MDFF_5.LD.n20" 0 100.586 16065 7317 0
rnode "7b_counter_0.MDFF_5.LD.n21" 0 110.21 15952 7355 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.A" 0 250.403 15788 7359 0
rnode "7b_counter_0.MDFF_5.LD.t12" 0 173.394 15549 6769 0
rnode "7b_counter_0.MDFF_5.LD.n22" 0 115.192 15333 6657 0
rnode "7b_counter_0.MDFF_5.LD.t37" 0 82.1317 15117 6769 0
rnode "7b_counter_0.MDFF_5.LD.n23" 0 72.6525 15173 6590 0
rnode "7b_counter_0.MDFF_5.LD.t47" 0 82.3924 15549 6329 0
rnode "7b_counter_0.MDFF_5.LD.t40" 0 82.3924 15549 5969 0
rnode "7b_counter_0.MDFF_5.LD.n24" 0 105.486 15493 6149 0
rnode "7b_counter_0.MDFF_5.LD.t53" 0 82.3924 15333 6329 0
rnode "7b_counter_0.MDFF_5.LD.t49" 0 82.3924 15333 5969 0
rnode "7b_counter_0.MDFF_5.LD.n25" 0 117.108 15277 6149 0
rnode "7b_counter_0.MDFF_5.LD.t76" 0 82.3924 15117 5969 0
rnode "7b_counter_0.MDFF_5.LD.n26" 0 105.486 15173 6149 0
rnode "7b_counter_0.MDFF_5.LD.t77" 0 105.076 15117 6329 0
rnode "7b_counter_0.MDFF_5.LD.n27" 0 69.1466 15110 6552 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.SEL" 0 328.602 14961 6554 0
rnode "7b_counter_0.MDFF_6.LD" 0 351.079 14832 8683 0
rnode "7b_counter_0.MDFF_5.LD.t38" 0 82.3924 15549 10305 0
rnode "7b_counter_0.MDFF_5.LD.t58" 0 82.3924 15549 9945 0
rnode "7b_counter_0.MDFF_5.LD.n28" 0 105.486 15493 10125 0
rnode "7b_counter_0.MDFF_5.LD.t81" 0 82.3924 15333 10305 0
rnode "7b_counter_0.MDFF_5.LD.t66" 0 82.3924 15333 9945 0
rnode "7b_counter_0.MDFF_5.LD.n29" 0 117.108 15277 10125 0
rnode "7b_counter_0.MDFF_5.LD.t18" 0 82.3924 15117 10305 0
rnode "7b_counter_0.MDFF_5.LD.n30" 0 105.486 15173 10125 0
rnode "7b_counter_0.MDFF_5.LD.t85" 0 105.076 15117 9945 0
rnode "7b_counter_0.MDFF_5.LD.t30" 0 64.6624 15333 9505 0
rnode "7b_counter_0.MDFF_5.LD.t34" 0 124.305 16225 9132 0
rnode "7b_counter_0.MDFF_5.LD.t32" 0 81.3042 16009 9132 0
rnode "7b_counter_0.MDFF_5.LD.n31" 0 100.973 16065 8956 0
rnode "7b_counter_0.MDFF_5.LD.t60" 0 234.736 16657 8692 0
rnode "7b_counter_0.MDFF_5.LD.t83" 0 258.139 16009 8692 0
rnode "7b_counter_0.MDFF_5.LD.n32" 0 109.948 15952 8918 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.A" 0 250.403 15788 8915 0
rnode "7b_counter_0.MDFF_5.LD.t25" 0 173.394 15549 9505 0
rnode "7b_counter_0.MDFF_5.LD.n33" 0 115.192 15333 9617 0
rnode "7b_counter_0.MDFF_5.LD.t64" 0 82.1317 15117 9505 0
rnode "7b_counter_0.MDFF_5.LD.n34" 0 72.6525 15173 9684 0
rnode "7b_counter_0.MDFF_5.LD.n35" 0 69.1466 15110 9722 0
rnode "7b_counter_0.MDFF_5.LD.t27" 0 82.3924 19525 10305 0
rnode "7b_counter_0.MDFF_5.LD.t57" 0 82.3924 19525 9945 0
rnode "7b_counter_0.MDFF_5.LD.n36" 0 105.486 19469 10125 0
rnode "7b_counter_0.MDFF_5.LD.t48" 0 82.3924 19309 10305 0
rnode "7b_counter_0.MDFF_5.LD.t80" 0 82.3924 19309 9945 0
rnode "7b_counter_0.MDFF_5.LD.n37" 0 117.108 19253 10125 0
rnode "7b_counter_0.MDFF_5.LD.t9" 0 82.3924 19093 10305 0
rnode "7b_counter_0.MDFF_5.LD.n38" 0 105.486 19149 10125 0
rnode "7b_counter_0.MDFF_5.LD.t84" 0 105.076 19093 9945 0
rnode "7b_counter_0.MDFF_5.LD.t54" 0 64.6624 19309 9505 0
rnode "7b_counter_0.MDFF_5.LD.t43" 0 124.431 20201 9132 0
rnode "7b_counter_0.MDFF_5.LD.t31" 0 81.3042 19985 9132 0
rnode "7b_counter_0.MDFF_5.LD.n39" 0 100.848 20041 8956 0
rnode "7b_counter_0.MDFF_5.LD.t70" 0 234.736 20633 8692 0
rnode "7b_counter_0.MDFF_5.LD.t82" 0 258.139 19985 8692 0
rnode "7b_counter_0.MDFF_5.LD.n40" 0 109.948 19928 8918 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.A" 0 250.403 19764 8915 0
rnode "7b_counter_0.MDFF_5.LD.t24" 0 173.394 19525 9505 0
rnode "7b_counter_0.MDFF_5.LD.n41" 0 115.192 19309 9617 0
rnode "7b_counter_0.MDFF_5.LD.t63" 0 82.1317 19093 9505 0
rnode "7b_counter_0.MDFF_5.LD.n42" 0 72.6525 19149 9684 0
rnode "7b_counter_0.MDFF_5.LD.n43" 0 69.1466 19086 9722 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.SEL" 0 565.077 18937 9720 0
rnode "7b_counter_0.MDFF_5.LD.t2" 0 66.9088 30836 9055 0
rnode "7b_counter_0.MDFF_5.LD.t6" 0 27.1165 30508 8608 0
rnode "7b_counter_0.MDFF_5.LD.t8" 0 27.1165 30404 8608 0
rnode "7b_counter_0.MDFF_5.LD.n44" 0 54.1618 30456 8608 0
rnode "7b_counter_0.MDFF_5.LD.t7" 0 71.3308 30836 8608 0
rnode "7b_counter_0.MDFF_5.LD.n45" 0 142.824 30889 8628 0
rnode "7b_counter_0.MDFF_5.LD.n46" 0 122.432 30456 8628 0
rnode "7b_counter_0.MDFF_5.LD.t1" 0 27.1165 30508 9055 0
rnode "7b_counter_0.MDFF_5.LD.t3" 0 27.1165 30404 9055 0
rnode "7b_counter_0.MDFF_5.LD.n47" 0 54.233 30456 9055 0
rnode "7b_counter_0.MDFF_5.LD.n48" 0 94.9314 30456 9055 0
rnode "7b_counter_0.MDFF_5.LD.t4" 0 27.1165 30508 9531 0
rnode "7b_counter_0.MDFF_5.LD.t0" 0 27.1165 30404 9531 0
rnode "7b_counter_0.MDFF_5.LD.n49" 0 54.233 30456 9531 0
rnode "7b_counter_0.MDFF_5.LD.n50" 0 147.391 30456 9531 0
rnode "7b_counter_0.MDFF_5.LD.t5" 0 66.9088 30836 9531 0
rnode "7b_counter_0.MDFF_5.LD.t46" 0 82.3924 10007 10305 0
rnode "7b_counter_0.MDFF_5.LD.t74" 0 82.3924 10007 9945 0
rnode "7b_counter_0.MDFF_5.LD.n51" 0 105.486 10063 10125 0
rnode "7b_counter_0.MDFF_5.LD.t35" 0 82.3924 10223 10305 0
rnode "7b_counter_0.MDFF_5.LD.t65" 0 82.3924 10223 9945 0
rnode "7b_counter_0.MDFF_5.LD.n52" 0 117.108 10279 10125 0
rnode "7b_counter_0.MDFF_5.LD.t79" 0 82.3924 10439 10305 0
rnode "7b_counter_0.MDFF_5.LD.n53" 0 105.486 10383 10125 0
rnode "7b_counter_0.MDFF_5.LD.t56" 0 105.076 10439 9945 0
rnode "7b_counter_0.MDFF_5.LD.t29" 0 64.6624 10223 9505 0
rnode "7b_counter_0.MDFF_5.LD.t67" 0 124.41 9331 9132 0
rnode "7b_counter_0.MDFF_5.LD.t59" 0 81.3042 9547 9132 0
rnode "7b_counter_0.MDFF_5.LD.n54" 0 100.869 9491 8956 0
rnode "7b_counter_0.MDFF_5.LD.t28" 0 234.736 8899 8692 0
rnode "7b_counter_0.MDFF_5.LD.t20" 0 258.139 9547 8692 0
rnode "7b_counter_0.MDFF_5.LD.n55" 0 109.948 9604 8918 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.A" 0 250.415 9768 8915 0
rnode "7b_counter_0.MDFF_5.LD.t42" 0 173.381 10007 9505 0
rnode "7b_counter_0.MDFF_5.LD.n56" 0 115.192 10223 9617 0
rnode "7b_counter_0.MDFF_5.LD.t23" 0 82.1317 10439 9505 0
rnode "7b_counter_0.MDFF_5.LD.n57" 0 72.6525 10383 9684 0
rnode "7b_counter_0.MDFF_5.LD.n58" 0 69.1466 10446 9722 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.SEL" 0 590.863 10595 9720 0
resist "7b_counter_0.MDFF_5.LD.n45" "7b_counter_0.MDFF_5.LD.n1" 0.804715
resist "7b_counter_0.MDFF_5.LD.n48" "7b_counter_0.MDFF_5.LD.n46" 0.804715
resist "7b_counter_0.MDFF_5.LD.n1" "7b_counter_0.MDFF_5.LD.n0" 0.833278
resist "7b_counter_0.MDFF_5.LD.n3" "7b_counter_0.MDFF_5.LD.n2" 0.834339
resist "7b_counter_0.MDFF_5.LD.n50" "7b_counter_0.MDFF_5.LD.n48" 0.924883
resist "7b_counter_0.MDFF_5.LD.n3" "7b_counter_0.MDFF_5.mux_magic_3.SEL" 1.27532
resist "7b_counter_0.MDFF_5.LD.n3" "7b_counter_0.MDFF_6.mux_magic_3.SEL" 1.27675
resist "7b_counter_0.MDFF_5.LD.n44" "7b_counter_0.MDFF_5.LD.t8" 1.4625
resist "7b_counter_0.MDFF_5.LD.n44" "7b_counter_0.MDFF_5.LD.t6" 1.4625
resist "7b_counter_0.MDFF_5.LD.n49" "7b_counter_0.MDFF_5.LD.t0" 1.625
resist "7b_counter_0.MDFF_5.LD.n49" "7b_counter_0.MDFF_5.LD.t4" 1.625
resist "7b_counter_0.MDFF_5.LD.n47" "7b_counter_0.MDFF_5.LD.t3" 1.625
resist "7b_counter_0.MDFF_5.LD.n47" "7b_counter_0.MDFF_5.LD.t1" 1.625
resist "7b_counter_0.MDFF_5.mux_magic_3.SEL" "7b_counter_0.MDFF_5.LD" 1.93021
resist "7b_counter_0.MDFF_6.mux_magic_3.SEL" "7b_counter_0.MDFF_6.LD" 1.93021
resist "7b_counter_0.MDFF_5.LD.n55" "7b_counter_0.MDFF_5.LD.n54" 2.45487
resist "7b_counter_0.MDFF_5.LD.n16" "7b_counter_0.MDFF_5.LD.n15" 2.45487
resist "7b_counter_0.MDFF_5.LD.n5" "7b_counter_0.MDFF_5.LD.n4" 2.45487
resist "7b_counter_0.MDFF_5.LD.n32" "7b_counter_0.MDFF_5.LD.n31" 2.45487
resist "7b_counter_0.MDFF_5.LD.n21" "7b_counter_0.MDFF_5.LD.n20" 2.45487
resist "7b_counter_0.MDFF_5.LD.n40" "7b_counter_0.MDFF_5.LD.n39" 2.45487
resist "7b_counter_0.MDFF_5.LD.n58" "7b_counter_0.MDFF_5.LD.n57" 2.47679
resist "7b_counter_0.MDFF_5.LD.n19" "7b_counter_0.MDFF_5.LD.n18" 2.47679
resist "7b_counter_0.MDFF_5.LD.n11" "7b_counter_0.MDFF_5.LD.n7" 2.47679
resist "7b_counter_0.MDFF_5.LD.n35" "7b_counter_0.MDFF_5.LD.n34" 2.47679
resist "7b_counter_0.MDFF_5.LD.n27" "7b_counter_0.MDFF_5.LD.n23" 2.47679
resist "7b_counter_0.MDFF_5.LD.n43" "7b_counter_0.MDFF_5.LD.n42" 2.47679
resist "7b_counter_0.MDFF_5.LD.n48" "7b_counter_0.MDFF_5.LD.n47" 2.6
resist "7b_counter_0.MDFF_5.LD.n50" "7b_counter_0.MDFF_5.LD.n49" 2.6
resist "7b_counter_0.MDFF_5.LD.n46" "7b_counter_0.MDFF_5.LD.n44" 3.17338
resist "7b_counter_0.MDFF_5.LD" "7b_counter_0.MDFF_5.mux_magic_0.SEL" 4.20128
resist "7b_counter_0.MDFF_6.LD" "7b_counter_0.MDFF_6.mux_magic_0.SEL" 4.2027
resist "7b_counter_0.MDFF_5.LD.n0" "7b_counter_0.MDFF_5.LD.t5" 4.225
resist "7b_counter_0.MDFF_5.LD.n1" "7b_counter_0.MDFF_5.LD.t2" 4.225
resist "7b_counter_0.MDFF_5.LD.n45" "7b_counter_0.MDFF_5.LD.t7" 4.63588
resist "7b_counter_0.MDFF_5.LD.n56" "7b_counter_0.MDFF_5.LD.t29" 7.3
resist "7b_counter_0.MDFF_5.LD.n17" "7b_counter_0.MDFF_5.LD.t52" 7.3
resist "7b_counter_0.MDFF_5.LD.n6" "7b_counter_0.MDFF_5.LD.t33" 7.3
resist "7b_counter_0.MDFF_5.LD.n33" "7b_counter_0.MDFF_5.LD.t30" 7.3
resist "7b_counter_0.MDFF_5.LD.n22" "7b_counter_0.MDFF_5.LD.t14" 7.3
resist "7b_counter_0.MDFF_5.LD.n41" "7b_counter_0.MDFF_5.LD.t54" 7.3
resist "7b_counter_0.MDFF_5.mux_magic_2.SEL" "7b_counter_0.MDFF_5.LD.n58" 8.19566
resist "7b_counter_0.MDFF_5.mux_magic_3.SEL" "7b_counter_0.MDFF_5.LD.n19" 8.19566
resist "7b_counter_0.MDFF_5.mux_magic_0.SEL" "7b_counter_0.MDFF_5.LD.n11" 8.19566
resist "7b_counter_0.MDFF_6.mux_magic_3.SEL" "7b_counter_0.MDFF_5.LD.n35" 8.19566
resist "7b_counter_0.MDFF_6.mux_magic_0.SEL" "7b_counter_0.MDFF_5.LD.n27" 8.19566
resist "7b_counter_0.MDFF_6.mux_magic_2.SEL" "7b_counter_0.MDFF_5.LD.n43" 8.19566
resist "7b_counter_0.MDFF_5.LD.n46" "7b_counter_0.MDFF_5.LD.n45" 9.64241
resist "7b_counter_0.MDFF_5.LD.n0" "7b_counter_0.MDFF_5.LD.n50" 9.69323
resist "7b_counter_0.MDFF_5.LD.n4" "7b_counter_0.MDFF_5.LD.t19" 11.3901
resist "7b_counter_0.MDFF_5.LD.n20" "7b_counter_0.MDFF_5.LD.t15" 11.3901
resist "7b_counter_0.MDFF_5.LD.n54" "7b_counter_0.MDFF_5.LD.t59" 11.4547
resist "7b_counter_0.MDFF_5.LD.n15" "7b_counter_0.MDFF_5.LD.t36" 11.4547
resist "7b_counter_0.MDFF_5.LD.n31" "7b_counter_0.MDFF_5.LD.t32" 11.4547
resist "7b_counter_0.MDFF_5.LD.n39" "7b_counter_0.MDFF_5.LD.t31" 11.4547
resist "7b_counter_0.MDFF_5.LD.n57" "7b_counter_0.MDFF_5.LD.t23" 11.667
resist "7b_counter_0.MDFF_5.LD.n18" "7b_counter_0.MDFF_5.LD.t22" 11.667
resist "7b_counter_0.MDFF_5.LD.n7" "7b_counter_0.MDFF_5.LD.t10" 11.667
resist "7b_counter_0.MDFF_5.LD.n34" "7b_counter_0.MDFF_5.LD.t64" 11.667
resist "7b_counter_0.MDFF_5.LD.n23" "7b_counter_0.MDFF_5.LD.t37" 11.667
resist "7b_counter_0.MDFF_5.LD.n42" "7b_counter_0.MDFF_5.LD.t63" 11.667
resist "7b_counter_0.MDFF_5.LD.t56" "7b_counter_0.MDFF_5.LD.n53" 11.7321
resist "7b_counter_0.MDFF_5.LD.n53" "7b_counter_0.MDFF_5.LD.t79" 11.7321
resist "7b_counter_0.MDFF_5.LD.n52" "7b_counter_0.MDFF_5.LD.t65" 11.7321
resist "7b_counter_0.MDFF_5.LD.n52" "7b_counter_0.MDFF_5.LD.t35" 11.7321
resist "7b_counter_0.MDFF_5.LD.n51" "7b_counter_0.MDFF_5.LD.t74" 11.7321
resist "7b_counter_0.MDFF_5.LD.n51" "7b_counter_0.MDFF_5.LD.t46" 11.7321
resist "7b_counter_0.MDFF_5.LD.t55" "7b_counter_0.MDFF_5.LD.n14" 11.7321
resist "7b_counter_0.MDFF_5.LD.n14" "7b_counter_0.MDFF_5.LD.t71" 11.7321
resist "7b_counter_0.MDFF_5.LD.n13" "7b_counter_0.MDFF_5.LD.t78" 11.7321
resist "7b_counter_0.MDFF_5.LD.n13" "7b_counter_0.MDFF_5.LD.t86" 11.7321
resist "7b_counter_0.MDFF_5.LD.n12" "7b_counter_0.MDFF_5.LD.t62" 11.7321
resist "7b_counter_0.MDFF_5.LD.n12" "7b_counter_0.MDFF_5.LD.t50" 11.7321
resist "7b_counter_0.MDFF_5.LD.t45" "7b_counter_0.MDFF_5.LD.n10" 11.7321
resist "7b_counter_0.MDFF_5.LD.n10" "7b_counter_0.MDFF_5.LD.t39" 11.7321
resist "7b_counter_0.MDFF_5.LD.n9" "7b_counter_0.MDFF_5.LD.t73" 11.7321
resist "7b_counter_0.MDFF_5.LD.n9" "7b_counter_0.MDFF_5.LD.t75" 11.7321
resist "7b_counter_0.MDFF_5.LD.n8" "7b_counter_0.MDFF_5.LD.t44" 11.7321
resist "7b_counter_0.MDFF_5.LD.n8" "7b_counter_0.MDFF_5.LD.t51" 11.7321
resist "7b_counter_0.MDFF_5.LD.t85" "7b_counter_0.MDFF_5.LD.n30" 11.7321
resist "7b_counter_0.MDFF_5.LD.n30" "7b_counter_0.MDFF_5.LD.t18" 11.7321
resist "7b_counter_0.MDFF_5.LD.n29" "7b_counter_0.MDFF_5.LD.t66" 11.7321
resist "7b_counter_0.MDFF_5.LD.n29" "7b_counter_0.MDFF_5.LD.t81" 11.7321
resist "7b_counter_0.MDFF_5.LD.n28" "7b_counter_0.MDFF_5.LD.t58" 11.7321
resist "7b_counter_0.MDFF_5.LD.n28" "7b_counter_0.MDFF_5.LD.t38" 11.7321
resist "7b_counter_0.MDFF_5.LD.t77" "7b_counter_0.MDFF_5.LD.n26" 11.7321
resist "7b_counter_0.MDFF_5.LD.n26" "7b_counter_0.MDFF_5.LD.t76" 11.7321
resist "7b_counter_0.MDFF_5.LD.n25" "7b_counter_0.MDFF_5.LD.t49" 11.7321
resist "7b_counter_0.MDFF_5.LD.n25" "7b_counter_0.MDFF_5.LD.t53" 11.7321
resist "7b_counter_0.MDFF_5.LD.n24" "7b_counter_0.MDFF_5.LD.t40" 11.7321
resist "7b_counter_0.MDFF_5.LD.n24" "7b_counter_0.MDFF_5.LD.t47" 11.7321
resist "7b_counter_0.MDFF_5.LD.t84" "7b_counter_0.MDFF_5.LD.n38" 11.7321
resist "7b_counter_0.MDFF_5.LD.n38" "7b_counter_0.MDFF_5.LD.t9" 11.7321
resist "7b_counter_0.MDFF_5.LD.n37" "7b_counter_0.MDFF_5.LD.t80" 11.7321
resist "7b_counter_0.MDFF_5.LD.n37" "7b_counter_0.MDFF_5.LD.t48" 11.7321
resist "7b_counter_0.MDFF_5.LD.n36" "7b_counter_0.MDFF_5.LD.t57" 11.7321
resist "7b_counter_0.MDFF_5.LD.n36" "7b_counter_0.MDFF_5.LD.t27" 11.7321
resist "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.A" "7b_counter_0.MDFF_5.LD.n55" 13.7621
resist "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.A" "7b_counter_0.MDFF_5.LD.n16" 13.7621
resist "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.A" "7b_counter_0.MDFF_5.LD.n5" 13.7621
resist "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.A" "7b_counter_0.MDFF_5.LD.n32" 13.7621
resist "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.A" "7b_counter_0.MDFF_5.LD.n21" 13.7621
resist "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.A" "7b_counter_0.MDFF_5.LD.n40" 13.7621
resist "7b_counter_0.MDFF_5.LD.n58" "7b_counter_0.MDFF_5.LD.t56" 14.5348
resist "7b_counter_0.MDFF_5.LD.n19" "7b_counter_0.MDFF_5.LD.t55" 14.5348
resist "7b_counter_0.MDFF_5.LD.n11" "7b_counter_0.MDFF_5.LD.t45" 14.5348
resist "7b_counter_0.MDFF_5.LD.n35" "7b_counter_0.MDFF_5.LD.t85" 14.5348
resist "7b_counter_0.MDFF_5.LD.n27" "7b_counter_0.MDFF_5.LD.t77" 14.5348
resist "7b_counter_0.MDFF_5.LD.n43" "7b_counter_0.MDFF_5.LD.t84" 14.5348
resist "7b_counter_0.MDFF_5.LD.n55" "7b_counter_0.MDFF_5.LD.t20" 14.7027
resist "7b_counter_0.MDFF_5.LD.n16" "7b_counter_0.MDFF_5.LD.t11" 14.7027
resist "7b_counter_0.MDFF_5.LD.n32" "7b_counter_0.MDFF_5.LD.t83" 14.7027
resist "7b_counter_0.MDFF_5.LD.n40" "7b_counter_0.MDFF_5.LD.t82" 14.7027
resist "7b_counter_0.MDFF_5.LD.n5" "7b_counter_0.MDFF_5.LD.t68" 14.7673
resist "7b_counter_0.MDFF_5.LD.n21" "7b_counter_0.MDFF_5.LD.t61" 14.7673
resist "7b_counter_0.MDFF_5.LD.n53" "7b_counter_0.MDFF_5.LD.n52" 15.8167
resist "7b_counter_0.MDFF_5.LD.n52" "7b_counter_0.MDFF_5.LD.n51" 15.8167
resist "7b_counter_0.MDFF_5.LD.n14" "7b_counter_0.MDFF_5.LD.n13" 15.8167
resist "7b_counter_0.MDFF_5.LD.n13" "7b_counter_0.MDFF_5.LD.n12" 15.8167
resist "7b_counter_0.MDFF_5.LD.n10" "7b_counter_0.MDFF_5.LD.n9" 15.8167
resist "7b_counter_0.MDFF_5.LD.n9" "7b_counter_0.MDFF_5.LD.n8" 15.8167
resist "7b_counter_0.MDFF_5.LD.n30" "7b_counter_0.MDFF_5.LD.n29" 15.8167
resist "7b_counter_0.MDFF_5.LD.n29" "7b_counter_0.MDFF_5.LD.n28" 15.8167
resist "7b_counter_0.MDFF_5.LD.n26" "7b_counter_0.MDFF_5.LD.n25" 15.8167
resist "7b_counter_0.MDFF_5.LD.n25" "7b_counter_0.MDFF_5.LD.n24" 15.8167
resist "7b_counter_0.MDFF_5.LD.n38" "7b_counter_0.MDFF_5.LD.n37" 15.8167
resist "7b_counter_0.MDFF_5.LD.n37" "7b_counter_0.MDFF_5.LD.n36" 15.8167
resist "7b_counter_0.MDFF_5.LD.n2" "7b_counter_0.MDFF_6.mux_magic_2.SEL" 18.2935
resist "7b_counter_0.MDFF_5.mux_magic_2.SEL" "7b_counter_0.MDFF_5.LD.n3" 18.9283
resist "7b_counter_0.MDFF_5.LD.t42" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.A" 20.2323
resist "7b_counter_0.MDFF_5.LD.t26" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.A" 20.2323
resist "7b_counter_0.MDFF_5.LD.t13" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.A" 20.2323
resist "7b_counter_0.MDFF_5.LD.t25" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.A" 20.2336
resist "7b_counter_0.MDFF_5.LD.t12" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.A" 20.2336
resist "7b_counter_0.MDFF_5.LD.t24" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.A" 20.2336
resist "7b_counter_0.MDFF_5.LD.n57" "7b_counter_0.MDFF_5.LD.n56" 21.0466
resist "7b_counter_0.MDFF_5.LD.n18" "7b_counter_0.MDFF_5.LD.n17" 21.0466
resist "7b_counter_0.MDFF_5.LD.n7" "7b_counter_0.MDFF_5.LD.n6" 21.0466
resist "7b_counter_0.MDFF_5.LD.n34" "7b_counter_0.MDFF_5.LD.n33" 21.0466
resist "7b_counter_0.MDFF_5.LD.n23" "7b_counter_0.MDFF_5.LD.n22" 21.0466
resist "7b_counter_0.MDFF_5.LD.n42" "7b_counter_0.MDFF_5.LD.n41" 21.0466
resist "7b_counter_0.MDFF_5.LD.n20" "7b_counter_0.MDFF_5.LD.t16" 24.9834
resist "7b_counter_0.MDFF_5.LD.n39" "7b_counter_0.MDFF_5.LD.t43" 24.9834
resist "7b_counter_0.MDFF_5.LD.n54" "7b_counter_0.MDFF_5.LD.t67" 25.0628
resist "7b_counter_0.MDFF_5.LD.n15" "7b_counter_0.MDFF_5.LD.t69" 25.0628
resist "7b_counter_0.MDFF_5.LD.n4" "7b_counter_0.MDFF_5.LD.t41" 25.0628
resist "7b_counter_0.MDFF_5.LD.n31" "7b_counter_0.MDFF_5.LD.t34" 25.1493
resist "7b_counter_0.MDFF_5.LD.n56" "7b_counter_0.MDFF_5.LD.t42" 32.7135
resist "7b_counter_0.MDFF_5.LD.n17" "7b_counter_0.MDFF_5.LD.t26" 32.7135
resist "7b_counter_0.MDFF_5.LD.n6" "7b_counter_0.MDFF_5.LD.t13" 32.7135
resist "7b_counter_0.MDFF_5.LD.n33" "7b_counter_0.MDFF_5.LD.t25" 32.7135
resist "7b_counter_0.MDFF_5.LD.n22" "7b_counter_0.MDFF_5.LD.t12" 32.7135
resist "7b_counter_0.MDFF_5.LD.n41" "7b_counter_0.MDFF_5.LD.t24" 32.7135
resist "7b_counter_0.MDFF_5.LD.n2" "7b_counter_0.MDFF_5.LD.n1" 45.1326
resist "7b_counter_0.MDFF_5.LD.t20" "7b_counter_0.MDFF_5.LD.t28" 144.928
resist "7b_counter_0.MDFF_5.LD.t11" "7b_counter_0.MDFF_5.LD.t17" 144.928
resist "7b_counter_0.MDFF_5.LD.t68" "7b_counter_0.MDFF_5.LD.t72" 144.928
resist "7b_counter_0.MDFF_5.LD.t83" "7b_counter_0.MDFF_5.LD.t60" 144.928
resist "7b_counter_0.MDFF_5.LD.t61" "7b_counter_0.MDFF_5.LD.t21" 144.928
resist "7b_counter_0.MDFF_5.LD.t82" "7b_counter_0.MDFF_5.LD.t70" 144.928
killnode "a_29512_8496#"
rnode "a_29512_8496.t3" 0 85.6757 29512 9531 0
rnode "a_29512_8496.n0" 0 345.476 29564 9055 0
rnode "a_29512_8496.n1" 0 409.708 29996 9257 0
rnode "a_29512_8496.t1" 0 63.3034 29616 9055 0
rnode "a_29512_8496.t0" 0 67.861 29512 8608 0
rnode "a_29512_8496.t2" 0 54.8805 29944 9531 0
rnode "a_29512_8496.t14" 0 122.971 30348 9531 0
rnode "a_29512_8496.t12" 0 119.549 30564 8608 0
rnode "a_29512_8496.t13" 0 197.395 30564 9055 0
rnode "a_29512_8496.t7" 0 125.751 30564 9531 0
rnode "a_29512_8496.n2" 0 89.2593 30564 9643 0
rnode "a_29512_8496.t6" 0 174.488 30780 9531 0
rnode "a_29512_8496.t11" 0 197.395 30780 9055 0
rnode "a_29512_8496.t10" 0 169.773 30780 8608 0
rnode "a_29512_8496.n3" 0 91.9066 30564 8496 0
rnode "a_29512_8496.t8" 0 169.773 30348 8608 0
rnode "a_29512_8496.t9" 0 141.829 30348 9055 0
rnode "a_29512_8496.n4" 0 159.639 30248 9284 0
rnode "a_29512_8496.t5" 0 54.8805 29944 9055 0
rnode "a_29512_8496.t4" 0 58.4832 29944 8608 0
resist "a_29512_8496.n1" "a_29512_8496.t5" 4.225
resist "a_29512_8496.t1" "a_29512_8496.n0" 5.01868
resist "a_29512_8496.n0" "a_29512_8496.t3" 5.02111
resist "a_29512_8496.n1" "a_29512_8496.t4" 4.61951
resist "a_29512_8496.n0" "a_29512_8496.t0" 4.62769
resist "a_29512_8496.n1" "a_29512_8496.t2" 5.86741
resist "a_29512_8496.n3" "a_29512_8496.t12" 7.3
resist "a_29512_8496.n2" "a_29512_8496.t7" 7.3
resist "a_29512_8496.n1" "a_29512_8496.n4" 8.42231
resist "a_29512_8496.n0" "a_29512_8496.n1" 4.43032
resist "a_29512_8496.n4" "a_29512_8496.t9" 12.929
resist "a_29512_8496.n4" "a_29512_8496.t14" 13.6098
resist "a_29512_8496.t9" "a_29512_8496.t8" 29.1348
resist "a_29512_8496.t13" "a_29512_8496.t12" 29.1348
resist "a_29512_8496.t10" "a_29512_8496.t11" 29.1348
resist "a_29512_8496.t7" "a_29512_8496.t13" 31.025
resist "a_29512_8496.t11" "a_29512_8496.t6" 31.025
resist "a_29512_8496.t8" "a_29512_8496.n3" 39.3344
resist "a_29512_8496.n3" "a_29512_8496.t10" 39.3344
resist "a_29512_8496.t6" "a_29512_8496.n2" 39.6668
resist "a_29512_8496.n2" "a_29512_8496.t14" 39.6668
rnode "D2_1.t25" 0 24.214 16225 7582 0
rnode "D2_1.t30" 0 46.0042 16657 7142 0
rnode "D2_1.t3" 0 30.6581 16441 7142 0
rnode "D2_1.n0" 0 57.2681 16497 7320 0
rnode "D2_1.t23" 0 58.0055 16441 7582 0
rnode "D2_1.n1" 0 39.3723 16225 7694 0
rnode "7b_counter_0.MDFF_6.DATA" 0 2.54691 15698 7774 0
rnode "7b_counter_0.D2_1" 0 2.61969 15699 7767 0
rnode "D2_1.n2" 0 2.88182 15721 7769 0
rnode "D2_1.t10" 0 24.214 20201 8692 0
rnode "D2_1.t9" 0 46.0042 20633 9132 0
rnode "D2_1.t20" 0 30.6581 20417 9132 0
rnode "D2_1.n3" 0 57.2681 20473 8954 0
rnode "D2_1.t4" 0 58.0055 20417 8692 0
rnode "D2_1.n4" 0 39.3723 20201 8580 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.B" 0 36.7461 19884 8509 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.IN2" 0 55.1598 19766 8506 0
rnode "D2_1.t16" 0 51.0015 3234 -3481 0
rnode "D2_1.t29" 0 55.6205 3018 -3481 0
rnode "D2_1.t31" 0 24.214 3234 -3938 0
rnode "D2_1.t14" 0 47.1442 3450 -3938 0
rnode "D2_1.n5" 0 37.0051 3234 -4050 0
rnode "D2_1.t26" 0 47.1442 2802 -3938 0
rnode "D2_1.n6" 0 37.0051 3018 -4050 0
rnode "D2_1.t12" 0 37.705 3018 -3938 0
rnode "D2_1.n7" 0 51.1298 2962 -3664 0
rnode "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN" 0 17.265 2845 -3665 0
rnode "D2_1.t35" 0 32.025 2117 -3038 0
rnode "D2_1.t0" 0 51.8872 2333 -3485 0
rnode "D2_1.t13" 0 63.506 2117 -3485 0
rnode "D2_1.n8" 0 44.8568 2129 -3230 0
rnode "p2_gen_magic_0.xnor_magic_1.B" 0 58.2163 2439 -3230 0
rnode "D2_1.n9" 0 97.5434 2745 -3637 0
rnode "D2_1.t21" 0 51.0015 18435 -7979 0
rnode "D2_1.t28" 0 55.6205 18219 -7979 0
rnode "D2_1.t32" 0 24.214 18435 -8436 0
rnode "D2_1.t15" 0 47.1442 18651 -8436 0
rnode "D2_1.n10" 0 37.0051 18435 -8548 0
rnode "D2_1.t27" 0 47.1442 18003 -8436 0
rnode "D2_1.n11" 0 37.0051 18219 -8548 0
rnode "D2_1.t5" 0 37.705 18219 -8436 0
rnode "D2_1.n12" 0 51.1298 18163 -8162 0
rnode "p3_gen_magic_0.inverter_magic_0.VIN" 0 513.94 18046 -8163 0
rnode "D2_1.t1" 0 30.8533 32300 -733 0
rnode "D2_1.t8" 0 30.8533 32300 -1093 0
rnode "D2_1.n13" 0 39.5012 32244 -913 0
rnode "D2_1.t7" 0 30.8533 32084 -733 0
rnode "D2_1.t22" 0 30.8533 32084 -1093 0
rnode "D2_1.n14" 0 43.853 32028 -913 0
rnode "D2_1.t2" 0 30.8533 31868 -733 0
rnode "D2_1.n15" 0 39.5012 31924 -913 0
rnode "D2_1.t33" 0 39.3478 31868 -1093 0
rnode "D2_1.t6" 0 24.214 32084 -1533 0
rnode "D2_1.t19" 0 46.5954 32976 -1906 0
rnode "D2_1.t34" 0 30.4458 32760 -1906 0
rnode "D2_1.n16" 0 37.7644 32816 -2082 0
rnode "D2_1.t11" 0 87.9014 33408 -2346 0
rnode "D2_1.t18" 0 96.6648 32760 -2346 0
rnode "D2_1.n17" 0 41.172 32703 -2120 0
rnode "mux_magic_0.AND2_magic_1.A" 0 93.7678 32539 -2123 0
rnode "D2_1.t24" 0 64.9304 32300 -1533 0
rnode "D2_1.n18" 0 43.1358 32084 -1421 0
rnode "D2_1.t17" 0 30.7557 31868 -1533 0
rnode "D2_1.n19" 0 27.2061 31924 -1354 0
rnode "D2_1.n20" 0 25.8932 31861 -1316 0
rnode "mux_magic_0.SEL" 0 764.315 31712 -1318 0
rnode "D2_1.n21" 0 2757.59 23018 -4655 0
rnode "D2_1.n22" 0 3856.44 2743 -4526 0
rnode "D2_1.n23" 0 2566.12 18401 8081 0
rnode "D2_1.n24" 0 78.2169 15761 7767 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.IN2" 0 5.91682 15790 7768 0
rnode "D2_1" 0 4.9244 15869 7770 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.B" 0 33.3706 15908 7765 0
resist "D2_1.n2" "7b_counter_0.D2_1" 0.00491341
resist "D2_1.n2" "7b_counter_0.MDFF_6.DATA" 0.0110019
resist "7b_counter_0.MDFF_6.mux_magic_0.IN2" "D2_1.n24" 0.0334615
resist "D2_1.n24" "D2_1.n2" 0.0463336
resist "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.B" "D2_1" 0.0716327
resist "D2_1" "7b_counter_0.MDFF_6.mux_magic_0.IN2" 0.138956
resist "D2_1.n9" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN" 0.193774
resist "7b_counter_0.MDFF_6.mux_magic_2.IN2" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.B" 0.216735
resist "D2_1.n9" "p2_gen_magic_0.xnor_magic_1.B" 1.35
resist "D2_1.n17" "D2_1.n16" 2.45487
resist "D2_1.n20" "D2_1.n19" 2.47679
resist "D2_1.n22" "D2_1.n9" 3.80931
resist "D2_1.n1" "D2_1.t25" 7.3
resist "D2_1.n4" "D2_1.t10" 7.3
resist "D2_1.t12" "D2_1.n6" 7.3
resist "D2_1.n5" "D2_1.t31" 7.3
resist "D2_1.t5" "D2_1.n11" 7.3
resist "D2_1.n10" "D2_1.t32" 7.3
resist "D2_1.n18" "D2_1.t6" 7.3
resist "D2_1.n23" "7b_counter_0.MDFF_6.mux_magic_2.IN2" 7.32977
resist "mux_magic_0.SEL" "D2_1.n20" 8.19566
resist "p2_gen_magic_0.xnor_magic_1.B" "D2_1.n8" 8.59196
resist "D2_1.n24" "D2_1.n23" 8.99242
resist "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.B" "D2_1.n1" 9.27537
resist "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.B" "D2_1.n4" 9.27537
resist "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN" "D2_1.n7" 9.95236
resist "p3_gen_magic_0.inverter_magic_0.VIN" "D2_1.n12" 9.95236
resist "D2_1.n16" "D2_1.t34" 11.4547
resist "D2_1.n0" "D2_1.t3" 11.6018
resist "D2_1.n3" "D2_1.t20" 11.6018
resist "D2_1.n19" "D2_1.t17" 11.667
resist "D2_1.t33" "D2_1.n15" 11.7321
resist "D2_1.n15" "D2_1.t2" 11.7321
resist "D2_1.n14" "D2_1.t22" 11.7321
resist "D2_1.n14" "D2_1.t7" 11.7321
resist "D2_1.n13" "D2_1.t8" 11.7321
resist "D2_1.n13" "D2_1.t1" 11.7321
resist "D2_1.n7" "D2_1.t29" 11.9565
resist "D2_1.n12" "D2_1.t28" 11.9565
resist "D2_1.n8" "D2_1.t35" 12.5143
resist "D2_1.n21" "p3_gen_magic_0.inverter_magic_0.VIN" 12.9562
resist "mux_magic_0.AND2_magic_1.A" "D2_1.n17" 13.7621
resist "D2_1.n20" "D2_1.t33" 14.5348
resist "D2_1.n17" "D2_1.t18" 14.7027
resist "D2_1.n15" "D2_1.n14" 15.8167
resist "D2_1.n14" "D2_1.n13" 15.8167
resist "D2_1.n21" "mux_magic_0.SEL" 16.3181
resist "D2_1.n8" "D2_1.t13" 16.6205
resist "D2_1.t23" "D2_1.n0" 17.0768
resist "D2_1.t4" "D2_1.n3" 17.0768
resist "D2_1.n7" "D2_1.t12" 17.9411
resist "D2_1.n12" "D2_1.t5" 17.9411
resist "D2_1.t24" "mux_magic_0.AND2_magic_1.A" 20.2336
resist "D2_1.n19" "D2_1.n18" 21.0466
resist "D2_1.n16" "D2_1.t19" 24.9834
resist "D2_1.n22" "D2_1.n21" 25.735
resist "D2_1.n0" "D2_1.t30" 28.8563
resist "D2_1.n3" "D2_1.t9" 28.8563
resist "D2_1.n6" "D2_1.n5" 31.4944
resist "D2_1.n11" "D2_1.n10" 31.4944
resist "D2_1.n18" "D2_1.t24" 32.7135
resist "D2_1.n5" "D2_1.t14" 38.7944
resist "D2_1.n6" "D2_1.t26" 38.7944
resist "D2_1.n10" "D2_1.t15" 38.7944
resist "D2_1.n11" "D2_1.t27" 38.7944
resist "D2_1.n1" "D2_1.t23" 38.8644
resist "D2_1.n4" "D2_1.t4" 38.8644
resist "D2_1.t13" "D2_1.t0" 47.5382
resist "D2_1.t29" "D2_1.t16" 47.8939
resist "D2_1.t28" "D2_1.t21" 47.8939
resist "D2_1.n23" "D2_1.n22" 60.7833
resist "D2_1.t18" "D2_1.t11" 144.928
rnode "7b_counter_0.D2_6" 0 3.80907 13851 2556 0
rnode "7b_counter_0.MDFF_4.DATA" 0 8.78949 13834 2557 0
rnode "D2_6.t20" 0 84.9261 10216 -7979 0
rnode "D2_6.t4" 0 92.6175 10000 -7979 0
rnode "D2_6.t5" 0 40.3204 10216 -8436 0
rnode "D2_6.t23" 0 78.503 10432 -8436 0
rnode "D2_6.n0" 0 61.6198 10216 -8548 0
rnode "D2_6.t0" 0 78.503 9784 -8436 0
rnode "D2_6.n1" 0 61.6198 10000 -8548 0
rnode "D2_6.t14" 0 62.7851 10000 -8436 0
rnode "D2_6.n2" 0 85.1397 9944 -8162 0
rnode "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN" 0 29.0168 9827 -8163 0
rnode "D2_6.t7" 0 53.327 9099 -7536 0
rnode "D2_6.t9" 0 86.4009 9315 -7983 0
rnode "D2_6.t15" 0 105.748 9099 -7983 0
rnode "D2_6.n3" 0 74.6941 9111 -7728 0
rnode "p3_gen_magic_0.xnor_magic_6.B" 0 96.6562 9421 -7728 0
rnode "D2_6.n4" 0 3313.67 9723 -8135 0
rnode "D2_6.t1" 0 84.9261 10216 -3481 0
rnode "D2_6.t11" 0 92.6175 10000 -3481 0
rnode "D2_6.t13" 0 40.3204 10216 -3938 0
rnode "D2_6.t6" 0 78.503 10432 -3938 0
rnode "D2_6.n5" 0 61.6198 10216 -4050 0
rnode "D2_6.t8" 0 78.503 9784 -3938 0
rnode "D2_6.n6" 0 61.6198 10000 -4050 0
rnode "D2_6.t22" 0 62.7851 10000 -3938 0
rnode "D2_6.n7" 0 85.1397 9944 -3664 0
rnode "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN" 0 28.4144 9827 -3665 0
rnode "D2_6.t17" 0 53.327 9099 -3038 0
rnode "D2_6.t19" 0 86.4009 9315 -3485 0
rnode "D2_6.t25" 0 105.748 9099 -3485 0
rnode "D2_6.n8" 0 74.6941 9111 -3230 0
rnode "p2_gen_magic_0.xnor_magic_6.B" 0 97.2942 9421 -3230 0
rnode "D2_6.n9" 0 936.568 9732 -3637 0
rnode "D2_6.t18" 0 40.3204 9331 3475 0
rnode "D2_6.t2" 0 76.6047 8899 3915 0
rnode "D2_6.t3" 0 51.0509 9115 3915 0
rnode "D2_6.n10" 0 95.361 9059 3737 0
rnode "D2_6.t21" 0 96.5889 9115 3475 0
rnode "D2_6.n11" 0 65.5615 9331 3363 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.B" 0 61.1884 9648 3292 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.IN2" 0 709.471 9766 3289 0
rnode "D2_6.n12" 0 3009.58 10123 2853 0
rnode "D2_6.n13" 0 3634.76 13771 2844 0
rnode "D2_6.n14" 0 13.784 13771 2550 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.IN2" 0 7.24997 13742 2551 0
rnode "D2_6" 0 8.24181 13699 2548 0
rnode "D2_6.t10" 0 40.3204 13307 2365 0
rnode "D2_6.t16" 0 76.6047 12875 1925 0
rnode "D2_6.t24" 0 51.0509 13091 1925 0
rnode "D2_6.n15" 0 95.361 13035 2103 0
rnode "D2_6.t12" 0 96.5889 13091 2365 0
rnode "D2_6.n16" 0 65.5615 13307 2477 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.B" 0 58.1284 13624 2548 0
resist "7b_counter_0.MDFF_4.DATA" "7b_counter_0.D2_6" 0.0204
resist "7b_counter_0.MDFF_4.mux_magic_0.IN2" "D2_6.n14" 0.0334615
resist "D2_6" "7b_counter_0.MDFF_4.mux_magic_0.IN2" 0.0728336
resist "D2_6.n14" "7b_counter_0.MDFF_4.DATA" 0.0735348
resist "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.B" "D2_6" 0.137755
resist "D2_6.n9" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN" 0.183991
resist "D2_6.n4" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN" 0.2016
resist "7b_counter_0.MDFF_4.mux_magic_2.IN2" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.B" 0.216735
resist "D2_6.n4" "p3_gen_magic_0.xnor_magic_6.B" 1.34217
resist "D2_6.n9" "p2_gen_magic_0.xnor_magic_6.B" 1.35978
resist "D2_6.n12" "7b_counter_0.MDFF_4.mux_magic_2.IN2" 3.5057
resist "D2_6.n14" "D2_6.n13" 4.95482
resist "D2_6.n13" "D2_6.n12" 5.61864
resist "D2_6.t14" "D2_6.n1" 7.3
resist "D2_6.n0" "D2_6.t5" 7.3
resist "D2_6.n11" "D2_6.t18" 7.3
resist "D2_6.t22" "D2_6.n6" 7.3
resist "D2_6.n5" "D2_6.t13" 7.3
resist "D2_6.n16" "D2_6.t10" 7.3
resist "p3_gen_magic_0.xnor_magic_6.B" "D2_6.n3" 8.59196
resist "p2_gen_magic_0.xnor_magic_6.B" "D2_6.n8" 8.59196
resist "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.B" "D2_6.n11" 9.27537
resist "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.B" "D2_6.n16" 9.27537
resist "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN" "D2_6.n2" 9.95236
resist "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VIN" "D2_6.n7" 9.95236
resist "D2_6.n10" "D2_6.t3" 11.6018
resist "D2_6.n15" "D2_6.t24" 11.6018
resist "D2_6.n2" "D2_6.t4" 11.9565
resist "D2_6.n7" "D2_6.t11" 11.9565
resist "D2_6.n3" "D2_6.t7" 12.5143
resist "D2_6.n8" "D2_6.t17" 12.5143
resist "D2_6.n3" "D2_6.t15" 16.6205
resist "D2_6.n8" "D2_6.t25" 16.6205
resist "D2_6.n12" "D2_6.n9" 16.7485
resist "D2_6.t21" "D2_6.n10" 17.0768
resist "D2_6.t12" "D2_6.n15" 17.0768
resist "D2_6.n2" "D2_6.t14" 17.9411
resist "D2_6.n7" "D2_6.t22" 17.9411
resist "D2_6.n10" "D2_6.t2" 28.8563
resist "D2_6.n15" "D2_6.t16" 28.8563
resist "D2_6.n1" "D2_6.n0" 31.4944
resist "D2_6.n6" "D2_6.n5" 31.4944
resist "D2_6.n0" "D2_6.t23" 38.7944
resist "D2_6.n1" "D2_6.t0" 38.7944
resist "D2_6.n5" "D2_6.t6" 38.7944
resist "D2_6.n6" "D2_6.t8" 38.7944
resist "D2_6.n11" "D2_6.t21" 38.8644
resist "D2_6.n16" "D2_6.t12" 38.8644
resist "D2_6.n13" "D2_6.n4" 40.7116
resist "D2_6.t15" "D2_6.t9" 47.5382
resist "D2_6.t25" "D2_6.t19" 47.5382
resist "D2_6.t4" "D2_6.t20" 47.8939
resist "D2_6.t11" "D2_6.t1" 47.8939
rnode "Q2.t0" 0 87.7699 7303 9777 0
rnode "Q2.t2" 0 102.202 7303 8853 0
rnode "Q2.t1" 0 79.8692 7303 9293 0
rnode "Q2.n0" 0 205.524 7251 9293 0
rnode "Q2.n1" 0 157.277 7251 9558 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VOUT" 0 42.8401 7117 9529 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.VOUT" 0 26.2498 6923 9530 0
rnode "Q2.t31" 0 179.897 23151 8789 0
rnode "Q2.t25" 0 211.955 23151 8347 0
rnode "Q2.t16" 0 171.182 23151 5997 0
rnode "Q2.t13" 0 279.494 23151 6411 0
rnode "Q2.t6" 0 301.281 23151 6895 0
rnode "Q2.t18" 0 301.281 23151 7379 0
rnode "Q2.t10" 0 226.771 23151 7863 0
rnode "Q2.n2" 0 156.03 23128 8108 0
rnode "7b_counter_0.3_inp_NOR_0.B" 0 40.5705 22655 8111 0
rnode "Q2.n3" 0 2828.75 22716 8108 0
rnode "Q2.t17" 0 77.1877 4484 -961 0
rnode "Q2.t5" 0 150.283 4700 -961 0
rnode "Q2.n4" 0 117.962 4484 -849 0
rnode "Q2.t4" 0 150.283 4052 -961 0
rnode "Q2.n5" 0 117.962 4268 -849 0
rnode "Q2.t24" 0 120.193 4268 -961 0
rnode "Q2.t28" 0 162.579 4484 -1418 0
rnode "Q2.t7" 0 177.303 4268 -1418 0
rnode "Q2.n6" 0 162.965 4212 -1235 0
rnode "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN" 0 130.447 4095 -1234 0
rnode "Q2.t29" 0 165.402 5414 -1414 0
rnode "Q2.t8" 0 198.083 5198 -1414 0
rnode "Q2.t11" 0 106.353 5198 -1861 0
rnode "Q2.n7" 0 137.108 5174 -1655 0
rnode "p2_gen_magic_0.xnor_magic_4.A" 0 422.811 5112 -1660 0
rnode "Q2.n8" 0 1216.64 3846 -1541 0
rnode "Q2.t9" 0 77.1877 4484 -5459 0
rnode "Q2.t23" 0 150.283 4700 -5459 0
rnode "Q2.n9" 0 117.962 4484 -5347 0
rnode "Q2.t22" 0 150.283 4052 -5459 0
rnode "Q2.n10" 0 117.962 4268 -5347 0
rnode "Q2.t14" 0 120.193 4268 -5459 0
rnode "Q2.t19" 0 162.579 4484 -5916 0
rnode "Q2.t26" 0 177.303 4268 -5916 0
rnode "Q2.n11" 0 162.965 4212 -5733 0
rnode "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN" 0 121.598 4095 -5732 0
rnode "Q2.t20" 0 165.402 5414 -5912 0
rnode "Q2.t27" 0 198.083 5198 -5912 0
rnode "Q2.t3" 0 106.353 5198 -6359 0
rnode "Q2.n12" 0 137.108 5174 -6153 0
rnode "p3_gen_magic_0.xnor_magic_4.A" 0 402.057 5112 -6158 0
rnode "Q2.n13" 0 1779.66 3843 -5921 0
rnode "Q2.n14" 0 6342.16 560 -256 0
rnode "Q2.n15" 0 5704.28 6890 10875 0
rnode "Q2" 0 183.317 6884 9750 0
rnode "7b_counter_0.Q2" 0 34.8145 6885 9637 0
rnode "Q2.t15" 0 77.1877 16225 4669 0
rnode "Q2.t21" 0 146.649 16657 5109 0
rnode "Q2.t30" 0 97.7296 16441 5109 0
rnode "Q2.n16" 0 182.555 16497 4931 0
rnode "Q2.t12" 0 184.906 16441 4669 0
rnode "Q2.n17" 0 125.508 16225 4557 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.B" 0 116.18 15908 4486 0
rnode "7b_counter_0.MDFF_1.CLK" 0 12.4607 15773 4486 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.IN1" 0 4.01278 15790 4488 0
rnode "Q2.n18" 0 2963.61 15792 4495 0
rnode "7b_counter_0.MDFF_5.Q" 0 2365.14 6916 9534 0
resist "Q2.n18" "7b_counter_0.MDFF_1.mux_magic_3.IN1" 0.00236842
resist "7b_counter_0.MDFF_5.Q" "7b_counter_0.MDFF_5.mux_magic_2.VOUT" 0.0134043
resist "7b_counter_0.MDFF_1.mux_magic_3.IN1" "7b_counter_0.MDFF_1.CLK" 0.0201316
resist "7b_counter_0.MDFF_5.Q" "7b_counter_0.Q2" 0.159828
resist "7b_counter_0.Q2" "Q2" 0.175345
resist "Q2.n18" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.B" 0.18696
resist "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VOUT" "Q2.n1" 0.256596
resist "7b_counter_0.MDFF_5.mux_magic_2.VOUT" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VOUT" 0.371489
resist "Q2.n1" "Q2.n0" 0.426522
resist "Q2.n8" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN" 0.468545
resist "Q2.n13" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN" 0.549545
resist "Q2" "Q2.n15" 1.96251
resist "Q2.n13" "p3_gen_magic_0.xnor_magic_4.A" 2.48408
resist "Q2.n8" "p2_gen_magic_0.xnor_magic_4.A" 2.60122
resist "Q2.n0" "Q2.t1" 4.225
resist "Q2.n3" "7b_counter_0.3_inp_NOR_0.B" 4.57732
resist "Q2.n1" "Q2.t0" 4.65348
resist "Q2.n0" "Q2.t2" 5.47337
resist "Q2.n17" "Q2.t15" 7.3
resist "Q2.t24" "Q2.n5" 7.3
resist "Q2.n4" "Q2.t17" 7.3
resist "Q2.t14" "Q2.n10" 7.3
resist "Q2.n9" "Q2.t9" 7.3
resist "p2_gen_magic_0.xnor_magic_4.A" "Q2.n7" 8.07971
resist "p3_gen_magic_0.xnor_magic_4.A" "Q2.n12" 8.07971
resist "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.B" "Q2.n17" 9.27537
resist "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN" "Q2.n6" 9.94597
resist "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VIN" "Q2.n11" 9.94597
resist "Q2.n16" "Q2.t30" 11.6018
resist "Q2.n6" "Q2.t7" 11.9565
resist "Q2.n11" "Q2.t26" 11.9565
resist "Q2.n14" "Q2.n8" 12.8741
resist "Q2.n3" "Q2.n2" 13.0115
resist "Q2.n7" "Q2.t11" 13.4268
resist "Q2.n12" "Q2.t3" 13.4268
resist "Q2.n2" "Q2.t25" 15.5777
resist "Q2.n7" "Q2.t8" 15.708
resist "Q2.n12" "Q2.t27" 15.708
resist "Q2.n2" "Q2.t10" 15.9688
resist "Q2.t12" "Q2.n16" 17.0768
resist "Q2.n6" "Q2.t24" 17.9411
resist "Q2.n11" "Q2.t14" 17.9411
resist "Q2.t13" "Q2.t16" 26.9839
resist "Q2.n14" "Q2.n13" 27.0766
resist "Q2.t25" "Q2.t31" 28.8089
resist "Q2.n16" "Q2.t21" 28.8563
resist "Q2.n15" "Q2.n14" 29.8506
resist "Q2.n5" "Q2.n4" 31.4944
resist "Q2.n10" "Q2.n9" 31.4944
resist "Q2.t10" "Q2.t18" 31.5464
resist "Q2.t18" "Q2.t6" 31.5464
resist "Q2.t6" "Q2.t13" 31.5464
resist "Q2.n15" "Q2.n3" 37.8538
resist "Q2.n4" "Q2.t5" 38.7944
resist "Q2.n5" "Q2.t4" 38.7944
resist "Q2.n9" "Q2.t23" 38.7944
resist "Q2.n10" "Q2.t22" 38.7944
resist "Q2.n17" "Q2.t12" 38.8644
resist "7b_counter_0.MDFF_5.Q" "Q2.n18" 39.7636
resist "Q2.t8" "Q2.t29" 47.5382
resist "Q2.t27" "Q2.t20" 47.5382
resist "Q2.t7" "Q2.t28" 47.8939
resist "Q2.t26" "Q2.t19" 47.8939
rnode "p2_gen_magic_0.xnor_magic_1.OUT.t0" 0 127.292 2173 -3969 0
rnode "p2_gen_magic_0.xnor_magic_1.OUT.t1" 0 144.065 1793 -3038 0
rnode "p2_gen_magic_0.xnor_magic_1.OUT" 0 348.44 2219 -3705 0
rnode "p2_gen_magic_0.xnor_magic_1.OUT.t3" 0 70.5316 16546 -3532 0
rnode "p2_gen_magic_0.xnor_magic_1.OUT.t5" 0 134.003 16978 -3972 0
rnode "p2_gen_magic_0.xnor_magic_1.OUT.t2" 0 89.3022 16762 -3972 0
rnode "p2_gen_magic_0.xnor_magic_1.OUT.n0" 0 166.813 16818 -3794 0
rnode "p2_gen_magic_0.xnor_magic_1.OUT.t4" 0 168.961 16762 -3532 0
rnode "p2_gen_magic_0.xnor_magic_1.OUT.n1" 0 114.685 16546 -3420 0
rnode "p2_gen_magic_0.AND2_magic_0.B" 0 1971.64 16229 -3349 0
rnode "p2_gen_magic_0.xnor_magic_1.OUT.n2" 0 3464.27 1384 -3667 0
resist "p2_gen_magic_0.xnor_magic_1.OUT" "p2_gen_magic_0.xnor_magic_1.OUT.t0" 3.11261
resist "p2_gen_magic_0.xnor_magic_1.OUT" "p2_gen_magic_0.xnor_magic_1.OUT.n2" 5.86438
resist "p2_gen_magic_0.xnor_magic_1.OUT.n1" "p2_gen_magic_0.xnor_magic_1.OUT.t3" 7.3
resist "p2_gen_magic_0.xnor_magic_1.OUT.n2" "p2_gen_magic_0.xnor_magic_1.OUT.t1" 9.23134
resist "p2_gen_magic_0.AND2_magic_0.B" "p2_gen_magic_0.xnor_magic_1.OUT.n1" 9.27537
resist "p2_gen_magic_0.xnor_magic_1.OUT.n0" "p2_gen_magic_0.xnor_magic_1.OUT.t2" 11.6018
resist "p2_gen_magic_0.xnor_magic_1.OUT.t4" "p2_gen_magic_0.xnor_magic_1.OUT.n0" 17.0768
resist "p2_gen_magic_0.xnor_magic_1.OUT.n0" "p2_gen_magic_0.xnor_magic_1.OUT.t5" 28.8563
resist "p2_gen_magic_0.xnor_magic_1.OUT.n1" "p2_gen_magic_0.xnor_magic_1.OUT.t4" 38.8644
resist "p2_gen_magic_0.xnor_magic_1.OUT.n2" "p2_gen_magic_0.AND2_magic_0.B" 49.7897
killnode "7b_counter_0.MDFF_0.QB"
rnode "7b_counter_0.MDFF_0.QB.t0" 0 103.726 5708 4505 0
rnode "7b_counter_0.MDFF_0.QB.t1" 0 100.648 5783 4059 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.IN1" 0 1251.82 1134 4488 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.QB" 0 1251.53 6308 4722 0
rnode "7b_counter_0.MDFF_0.QB.t2" 0 56.6631 1569 4669 0
rnode "7b_counter_0.MDFF_0.QB.t4" 0 107.654 2001 5109 0
rnode "7b_counter_0.MDFF_0.QB.t5" 0 71.7428 1785 5109 0
rnode "7b_counter_0.MDFF_0.QB.n0" 0 134.013 1841 4931 0
rnode "7b_counter_0.MDFF_0.QB.t7" 0 135.738 1785 4669 0
rnode "7b_counter_0.MDFF_0.QB.n1" 0 92.1349 1569 4557 0
rnode "7b_counter_0.MDFF_0.QB.t6" 0 91.3921 5980 4989 0
rnode "7b_counter_0.MDFF_0.QB.t8" 0 166.994 6323 4059 0
rnode "7b_counter_0.MDFF_0.QB.n2" 0 175.658 5783 4299 0
rnode "7b_counter_0.MDFF_0.QB.n3" 0 132.038 5964 4393 0
rnode "7b_counter_0.MDFF_0.QB.t3" 0 75.8554 5980 4505 0
rnode "7b_counter_0.MDFF_0.QB.n4" 0 152.402 6036 4725 0
resist "7b_counter_0.MDFF_0.QB.n2" "7b_counter_0.MDFF_0.QB.t0" 3.15428
resist "7b_counter_0.MDFF_0.QB.n2" "7b_counter_0.MDFF_0.QB.t1" 3.61957
resist "7b_counter_0.MDFF_0.QB.t3" "7b_counter_0.MDFF_0.QB.n3" 7.3
resist "7b_counter_0.MDFF_0.QB.n1" "7b_counter_0.MDFF_0.QB.t2" 7.3
resist "7b_counter_0.MDFF_0.QB.n3" "7b_counter_0.MDFF_0.QB.n2" 8.51534
resist "7b_counter_0.MDFF_0.mux_magic_0.IN1" "7b_counter_0.MDFF_0.QB.n1" 9.41958
resist "7b_counter_0.MDFF_0.QB.n0" "7b_counter_0.MDFF_0.QB.t5" 11.6018
resist "7b_counter_0.MDFF_0.QB.n4" "7b_counter_0.MDFF_0.QB.t3" 14.3393
resist "7b_counter_0.MDFF_0.QB.t7" "7b_counter_0.MDFF_0.QB.n0" 17.0768
resist "7b_counter_0.MDFF_0.QB.n4" "7b_counter_0.MDFF_0.QB.t6" 17.2071
resist "7b_counter_0.MDFF_0.tspc2_magic_0.QB" "7b_counter_0.MDFF_0.mux_magic_0.IN1" 17.9985
resist "7b_counter_0.MDFF_0.tspc2_magic_0.QB" "7b_counter_0.MDFF_0.QB.n4" 23.3776
resist "7b_counter_0.MDFF_0.QB.n0" "7b_counter_0.MDFF_0.QB.t4" 28.8563
resist "7b_counter_0.MDFF_0.QB.n1" "7b_counter_0.MDFF_0.QB.t7" 38.8644
resist "7b_counter_0.MDFF_0.QB.n3" "7b_counter_0.MDFF_0.QB.t8" 53.0711
rnode "7b_counter_0.MDFF_0.mux_magic_3.VOUT" 0 690.054 3977 1527 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 0 238.252 4098 4698 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t9" 0 34.107 5304 4989 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t8" 0 68.4334 5520 4989 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n0" 0 72.6476 5304 5101 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t4" 0 87.1969 5088 4989 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t5" 0 43.7503 5088 4505 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n1" 0 105.769 5128 4699 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t10" 0 125.816 4595 4059 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t11" 0 63.8539 5891 4059 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t3" 0 42.2212 5675 4059 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n2" 0 111.875 5731 3888 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n3" 0 160.137 5234 3856 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t6" 0 80.0659 5243 4059 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n4" 0 287.322 5081 4700 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t12" 0 34.107 4440 4505 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t7" 0 67.9151 4656 4505 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n5" 0 67.2423 4440 4617 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t0" 0 38.7829 3597 1280 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t2" 0 45.16 3597 2204 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t1" 0 35.2919 3597 1764 0
resist "7b_counter_0.MDFF_0.mux_magic_3.VOUT" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t0" 4.65348
resist "7b_counter_0.MDFF_0.mux_magic_3.VOUT" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t1" 5.27961
resist "7b_counter_0.MDFF_0.mux_magic_3.VOUT" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t2" 5.47337
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n4" 5.87603
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n0" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t9" 7.3
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n5" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t12" 7.3
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n2" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t3" 11.1455
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n1" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t5" 11.3254
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n4" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n1" 12.5027
resist "7b_counter_0.MDFF_0.mux_magic_3.VOUT" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" 12.8293
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t6" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n3" 13.2312
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n1" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t4" 16.3781
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n4" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t6" 26.3852
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n3" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n2" 27.74
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n2" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t11" 32.2344
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t4" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n0" 33.5018
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n0" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t8" 33.5018
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n5" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t7" 35.3181
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n5" 36.7515
resist "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.n3" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t10" 130.409
rnode "D2_3.t1" 0 43.5857 16225 2365 0
rnode "D2_3.t3" 0 82.8084 16657 1925 0
rnode "D2_3.t10" 0 55.1851 16441 1925 0
rnode "D2_3.n0" 0 103.084 16497 2103 0
rnode "D2_3.t0" 0 104.411 16441 2365 0
rnode "D2_3.n1" 0 70.8709 16225 2477 0
rnode "7b_counter_0.MDFF_1.DATA" 0 4.91683 15698 2557 0
rnode "7b_counter_0.D2_3" 0 5.11169 15700 2548 0
rnode "D2_3.n2" 0 5.46872 15721 2552 0
rnode "D2_3.t16" 0 43.5857 20201 3475 0
rnode "D2_3.t14" 0 82.8084 20633 3915 0
rnode "D2_3.t22" 0 55.1851 20417 3915 0
rnode "D2_3.n3" 0 103.084 20473 3737 0
rnode "D2_3.t13" 0 104.411 20417 3475 0
rnode "D2_3.n4" 0 70.8709 20201 3363 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.B" 0 66.1437 19884 3292 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.IN2" 0 876.244 19766 3289 0
rnode "D2_3.t25" 0 93.3979 5846 -1414 0
rnode "D2_3.t11" 0 114.312 5630 -1414 0
rnode "D2_3.t17" 0 57.6456 5630 -1861 0
rnode "D2_3.n5" 0 80.743 5642 -1669 0
rnode "p2_gen_magic_0.xnor_magic_4.B" 0 101.096 5952 -1669 0
rnode "D2_3.t20" 0 43.5857 6747 -961 0
rnode "D2_3.t24" 0 84.8604 6963 -961 0
rnode "D2_3.n6" 0 66.61 6747 -849 0
rnode "D2_3.t19" 0 84.8604 6315 -961 0
rnode "D2_3.n7" 0 66.61 6531 -849 0
rnode "D2_3.t5" 0 67.8696 6531 -961 0
rnode "D2_3.t2" 0 91.8037 6747 -1418 0
rnode "D2_3.t15" 0 100.118 6531 -1418 0
rnode "D2_3.n8" 0 92.0346 6475 -1235 0
rnode "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN" 0 28.8323 6358 -1234 0
rnode "D2_3.n9" 0 877.896 6210 -1239 0
rnode "D2_3.t9" 0 43.5857 6747 -5459 0
rnode "D2_3.t12" 0 84.8604 6963 -5459 0
rnode "D2_3.n10" 0 66.61 6747 -5347 0
rnode "D2_3.t7" 0 84.8604 6315 -5459 0
rnode "D2_3.n11" 0 66.61 6531 -5347 0
rnode "D2_3.t23" 0 67.8696 6531 -5459 0
rnode "D2_3.t21" 0 91.8037 6747 -5916 0
rnode "D2_3.t6" 0 100.118 6531 -5916 0
rnode "D2_3.n12" 0 92.0346 6475 -5733 0
rnode "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN" 0 28.9048 6358 -5732 0
rnode "D2_3.t18" 0 93.3979 5846 -5912 0
rnode "D2_3.t4" 0 114.312 5630 -5912 0
rnode "D2_3.t8" 0 57.6456 5630 -6359 0
rnode "D2_3.n13" 0 80.743 5642 -6167 0
rnode "p3_gen_magic_0.xnor_magic_4.B" 0 107.084 5952 -6167 0
rnode "D2_3.n14" 0 1872.75 6288 -5760 0
rnode "D2_3.n15" 0 3155.16 14709 -61 0
rnode "D2_3.n16" 0 1273.49 15761 2550 0
rnode "D2_3.n17" 0 8.52385 15761 2550 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.IN2" 0 9.87389 15790 2551 0
rnode "D2_3" 0 8.8716 15859 2553 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.B" 0 60.8367 15908 2548 0
resist "D2_3.n2" "7b_counter_0.D2_3" 0.00861964
resist "D2_3.n2" "7b_counter_0.MDFF_1.DATA" 0.0103063
resist "7b_counter_0.MDFF_1.mux_magic_0.IN2" "D2_3.n17" 0.0334615
resist "D2_3.n17" "D2_3.n2" 0.0463409
resist "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.B" "D2_3" 0.09
resist "D2_3" "7b_counter_0.MDFF_1.mux_magic_0.IN2" 0.120589
resist "D2_3.n9" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN" 0.133122
resist "D2_3.n14" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN" 0.135078
resist "7b_counter_0.MDFF_1.mux_magic_2.IN2" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.B" 0.216735
resist "D2_3.n9" "p2_gen_magic_0.xnor_magic_4.B" 1.25609
resist "D2_3.n14" "p3_gen_magic_0.xnor_magic_4.B" 1.4087
resist "D2_3.n17" "D2_3.n16" 4.5
resist "D2_3.n16" "D2_3.n15" 5.5292
resist "D2_3.n1" "D2_3.t1" 7.3
resist "D2_3.n4" "D2_3.t16" 7.3
resist "D2_3.t5" "D2_3.n7" 7.3
resist "D2_3.n6" "D2_3.t20" 7.3
resist "D2_3.t23" "D2_3.n11" 7.3
resist "D2_3.n10" "D2_3.t9" 7.3
resist "p2_gen_magic_0.xnor_magic_4.B" "D2_3.n5" 8.59196
resist "p3_gen_magic_0.xnor_magic_4.B" "D2_3.n13" 8.59196
resist "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.B" "D2_3.n1" 9.27537
resist "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.B" "D2_3.n4" 9.27537
resist "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN" "D2_3.n8" 9.95236
resist "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VIN" "D2_3.n12" 9.95236
resist "D2_3.n0" "D2_3.t10" 11.6018
resist "D2_3.n3" "D2_3.t22" 11.6018
resist "D2_3.n16" "7b_counter_0.MDFF_1.mux_magic_2.IN2" 11.8413
resist "D2_3.n8" "D2_3.t15" 11.9565
resist "D2_3.n12" "D2_3.t6" 11.9565
resist "D2_3.n5" "D2_3.t17" 12.5143
resist "D2_3.n13" "D2_3.t8" 12.5143
resist "D2_3.n5" "D2_3.t11" 16.6205
resist "D2_3.n13" "D2_3.t4" 16.6205
resist "D2_3.t0" "D2_3.n0" 17.0768
resist "D2_3.t13" "D2_3.n3" 17.0768
resist "D2_3.n8" "D2_3.t5" 17.9411
resist "D2_3.n12" "D2_3.t23" 17.9411
resist "D2_3.n15" "D2_3.n9" 22.1716
resist "D2_3.n0" "D2_3.t3" 28.8563
resist "D2_3.n3" "D2_3.t14" 28.8563
resist "D2_3.n7" "D2_3.n6" 31.4944
resist "D2_3.n11" "D2_3.n10" 31.4944
resist "D2_3.n15" "D2_3.n14" 35.6357
resist "D2_3.n6" "D2_3.t24" 38.7944
resist "D2_3.n7" "D2_3.t19" 38.7944
resist "D2_3.n10" "D2_3.t12" 38.7944
resist "D2_3.n11" "D2_3.t7" 38.7944
resist "D2_3.n1" "D2_3.t0" 38.8644
resist "D2_3.n4" "D2_3.t13" 38.8644
resist "D2_3.t11" "D2_3.t25" 47.5382
resist "D2_3.t4" "D2_3.t18" 47.5382
resist "D2_3.t15" "D2_3.t2" 47.8939
resist "D2_3.t6" "D2_3.t21" 47.8939
killnode "p3_gen_magic_0.xnor_magic_1.B"
rnode "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN" 0 1858.6 2845 -8163 0
rnode "p3_gen_magic_0.xnor_magic_1.B.t1" 0 128.777 3234 -7979 0
rnode "p3_gen_magic_0.xnor_magic_1.B.t3" 0 140.44 3018 -7979 0
rnode "p3_gen_magic_0.xnor_magic_1.B.t4" 0 61.1396 3234 -8436 0
rnode "p3_gen_magic_0.xnor_magic_1.B.t0" 0 119.038 3450 -8436 0
rnode "p3_gen_magic_0.xnor_magic_1.B.n0" 0 93.4368 3234 -8548 0
rnode "p3_gen_magic_0.xnor_magic_1.B.t2" 0 119.038 2802 -8436 0
rnode "p3_gen_magic_0.xnor_magic_1.B.n1" 0 93.4368 3018 -8548 0
rnode "p3_gen_magic_0.xnor_magic_1.B.t7" 0 95.2038 3018 -8436 0
rnode "p3_gen_magic_0.xnor_magic_1.B.n2" 0 129.101 2962 -8162 0
rnode "p3_gen_magic_0.xnor_magic_1.B.t5" 0 80.8621 2117 -7536 0
rnode "p3_gen_magic_0.xnor_magic_1.B.t6" 0 131.014 2333 -7983 0
rnode "p3_gen_magic_0.xnor_magic_1.B.t8" 0 160.351 2117 -7983 0
rnode "p3_gen_magic_0.xnor_magic_1.B.n3" 0 112.838 2129 -7728 0
rnode "p3_gen_magic_0.inverter_magic_0.VOUT" 0 3176.73 18635 -8253 0
resist "p3_gen_magic_0.xnor_magic_1.B.t7" "p3_gen_magic_0.xnor_magic_1.B.n1" 7.3
resist "p3_gen_magic_0.xnor_magic_1.B.n0" "p3_gen_magic_0.xnor_magic_1.B.t4" 7.3
resist "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN" "p3_gen_magic_0.xnor_magic_1.B.n2" 9.95236
resist "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN" "p3_gen_magic_0.xnor_magic_1.B.n3" 10.076
resist "p3_gen_magic_0.xnor_magic_1.B.n2" "p3_gen_magic_0.xnor_magic_1.B.t3" 11.9565
resist "p3_gen_magic_0.xnor_magic_1.B.n3" "p3_gen_magic_0.xnor_magic_1.B.t5" 12.5143
resist "p3_gen_magic_0.xnor_magic_1.B.n3" "p3_gen_magic_0.xnor_magic_1.B.t8" 16.6205
resist "p3_gen_magic_0.xnor_magic_1.B.n2" "p3_gen_magic_0.xnor_magic_1.B.t7" 17.9411
resist "p3_gen_magic_0.xnor_magic_1.B.n1" "p3_gen_magic_0.xnor_magic_1.B.n0" 31.4944
resist "p3_gen_magic_0.xnor_magic_1.B.n0" "p3_gen_magic_0.xnor_magic_1.B.t0" 38.7944
resist "p3_gen_magic_0.xnor_magic_1.B.n1" "p3_gen_magic_0.xnor_magic_1.B.t2" 38.7944
resist "p3_gen_magic_0.xnor_magic_1.B.t8" "p3_gen_magic_0.xnor_magic_1.B.t6" 47.5382
resist "p3_gen_magic_0.xnor_magic_1.B.t3" "p3_gen_magic_0.xnor_magic_1.B.t1" 47.8939
resist "p3_gen_magic_0.inverter_magic_0.VOUT" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VIN" 53.9087
rnode "P2" 0 4.32245 22770 -937 0
rnode "P2.t8" 0 68.7175 22004 -1990 0
rnode "P2.t13" 0 74.941 22220 -1990 0
rnode "P2.t14" 0 63.5203 22436 -2447 0
rnode "P2.t15" 0 32.6251 22004 -2447 0
rnode "P2.t7" 0 63.5203 21788 -2447 0
rnode "P2.n0" 0 49.8594 22004 -2559 0
rnode "P2.n1" 0 49.8594 22220 -2559 0
rnode "P2.t9" 0 50.8023 22220 -2447 0
rnode "P2.n2" 0 68.8976 22276 -2173 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VIN" 0 65.3649 22393 -2174 0
rnode "p2_gen_magic_0.DFF_magic_0.Q" 0 66.5007 22698 -1596 0
rnode "P2.t12" 0 71.0479 31157 5034 0
rnode "P2.t11" 0 134.639 30941 5034 0
rnode "P2.t6" 0 142.007 30725 4550 0
rnode "P2.t10" 0 94.0602 30725 4066 0
rnode "P2.t16" 0 45.3857 30725 3626 0
rnode "P2.n3" 0 55.692 30696 3835 0
rnode "OR_magic_1.B" 0 1706.1 30429 3822 0
rnode "P2.n4" 0 1606.48 22702 -1313 0
rnode "P2" 0 17.3751 22692 -1023 0
rnode "P2.t2" 0 13.6815 22329 -753 0
rnode "P2.t0" 0 13.6815 22225 -753 0
rnode "P2.n5" 0 29.4973 22277 -753 0
rnode "P2.t5" 0 13.6815 22113 -1210 0
rnode "P2.t4" 0 13.6815 22009 -1210 0
rnode "P2.n6" 0 30.8336 22061 -1210 0
rnode "P2.t1" 0 13.6815 21897 -753 0
rnode "P2.t3" 0 13.6815 21793 -753 0
rnode "P2.n7" 0 34.5602 21845 -753 0
rnode "P2.n8" 0 96.4301 22061 -957 0
rnode "P2.n9" 0 43.893 22277 -909 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VOUT" 0 22.6667 22369 -936 0
rnode "P2.n10" 0 24.3678 22697 -957 0
rnode "p2_gen_magic_0.P2" 0 3.94423 22754 -935 0
resist "p2_gen_magic_0.P2" "P2" 0.0313043
resist "p2_gen_magic_0.P2" "P2.n10" 0.111522
resist "P2.n10" "P2" 0.12913
resist "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VOUT" "P2.n9" 0.178125
resist "P2" "P2.n4" 0.382657
resist "P2.n9" "P2.n8" 0.405
resist "P2.n4" "p2_gen_magic_0.DFF_magic_0.Q" 0.628625
resist "P2.n10" "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VOUT" 0.641739
resist "P2.n6" "P2.t4" 1.4625
resist "P2.n6" "P2.t5" 1.4625
resist "P2.n7" "P2.t3" 1.625
resist "P2.n7" "P2.t1" 1.625
resist "P2.n5" "P2.t0" 1.625
resist "P2.n5" "P2.t2" 1.625
resist "p2_gen_magic_0.DFF_magic_0.Q" "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VIN" 1.68015
resist "P2.n9" "P2.n5" 2.90522
resist "P2.n8" "P2.n7" 3.31022
resist "P2.n8" "P2.n6" 3.645
resist "P2.t9" "P2.n1" 7.3
resist "P2.n0" "P2.t15" 7.3
resist "OR_magic_1.B" "P2.n3" 8.267
resist "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VIN" "P2.n2" 9.95879
resist "P2.n2" "P2.t13" 11.9565
resist "P2.n3" "P2.t16" 13.6223
resist "P2.n3" "P2.t10" 15.0562
resist "P2.n2" "P2.t9" 17.9411
resist "P2.n4" "OR_magic_1.B" 27.0874
resist "P2.n1" "P2.n0" 31.4944
resist "P2.t10" "P2.t6" 31.5464
resist "P2.n1" "P2.t14" 38.7944
resist "P2.n0" "P2.t7" 38.7944
resist "P2.t6" "P2.t11" 43.4089
resist "P2.t11" "P2.t12" 44.6326
resist "P2.t13" "P2.t8" 47.8939
rnode "p2_gen_magic_0.xnor_magic_3.OUT.t0" 0 58.2535 2191 -930 0
rnode "p2_gen_magic_0.xnor_magic_3.OUT.t1" 0 65.9296 1811 -1861 0
rnode "p2_gen_magic_0.xnor_magic_3.OUT.n0" 0 1200.48 11198 -981 0
rnode "p2_gen_magic_0.xnor_magic_3.OUT" 0 159.459 2237 -1194 0
rnode "p2_gen_magic_0.xnor_magic_3.OUT.t2" 0 64.5557 12429 -1643 0
rnode "p2_gen_magic_0.xnor_magic_3.OUT.t3" 0 158.504 12429 -2003 0
rnode "p2_gen_magic_0.xnor_magic_3.OUT.t6" 0 45.9439 11868 -770 0
rnode "p2_gen_magic_0.xnor_magic_3.OUT.t4" 0 75.3584 11868 -1643 0
rnode "p2_gen_magic_0.xnor_magic_3.OUT.t5" 0 85.3802 11868 -1200 0
rnode "p2_gen_magic_0.xnor_magic_3.OUT.n1" 0 61.6989 11866 -987 0
rnode "p2_gen_magic_0.3_inp_AND_magic_1.C" 0 20.2626 11134 -987 0
rnode "p2_gen_magic_0.xnor_magic_3.OUT.n2" 0 904.176 1402 -1176 0
resist "p2_gen_magic_0.xnor_magic_3.OUT" "p2_gen_magic_0.xnor_magic_3.OUT.t0" 3.11261
resist "p2_gen_magic_0.xnor_magic_3.OUT.n0" "p2_gen_magic_0.3_inp_AND_magic_1.C" 5.43035
resist "p2_gen_magic_0.xnor_magic_3.OUT" "p2_gen_magic_0.xnor_magic_3.OUT.n2" 5.86438
resist "p2_gen_magic_0.xnor_magic_3.OUT.n2" "p2_gen_magic_0.xnor_magic_3.OUT.t1" 9.23134
resist "p2_gen_magic_0.xnor_magic_3.OUT.n0" "p2_gen_magic_0.xnor_magic_3.OUT.n1" 12.5012
resist "p2_gen_magic_0.xnor_magic_3.OUT.n1" "p2_gen_magic_0.xnor_magic_3.OUT.t5" 13.883
resist "p2_gen_magic_0.xnor_magic_3.OUT.n1" "p2_gen_magic_0.xnor_magic_3.OUT.t6" 14.1438
resist "p2_gen_magic_0.xnor_magic_3.OUT.n2" "p2_gen_magic_0.xnor_magic_3.OUT.n0" 17.1808
resist "p2_gen_magic_0.xnor_magic_3.OUT.t3" "p2_gen_magic_0.xnor_magic_3.OUT.t2" 23.4643
resist "p2_gen_magic_0.xnor_magic_3.OUT.t5" "p2_gen_magic_0.xnor_magic_3.OUT.t4" 28.8741
resist "p2_gen_magic_0.xnor_magic_3.OUT.n0" "p2_gen_magic_0.xnor_magic_3.OUT.t3" 39.1557
rnode "7b_counter_0.MDFF_7.DATA" 0 2.71713 28681 3283 0
rnode "7b_counter_0.D2_4" 0 3.13999 28695 3289 0
rnode "D2_4.n0" 0 2.69455 28658 3288 0
rnode "D2_4.t12" 0 24.0646 3252 -5459 0
rnode "D2_4.t9" 0 46.8533 3468 -5459 0
rnode "D2_4.n1" 0 36.7768 3252 -5347 0
rnode "D2_4.t7" 0 46.8533 2820 -5459 0
rnode "D2_4.n2" 0 36.7768 3036 -5347 0
rnode "D2_4.t19" 0 37.4723 3036 -5459 0
rnode "D2_4.t21" 0 50.6868 3252 -5916 0
rnode "D2_4.t4" 0 55.2774 3036 -5916 0
rnode "D2_4.n3" 0 50.8144 2980 -5733 0
rnode "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN" 0 16.7189 2863 -5732 0
rnode "D2_4.t18" 0 51.5671 2351 -5912 0
rnode "D2_4.t5" 0 63.1142 2135 -5912 0
rnode "D2_4.t10" 0 31.8274 2135 -6359 0
rnode "D2_4.n4" 0 44.58 2147 -6167 0
rnode "p3_gen_magic_0.xnor_magic_3.B" 0 58.3221 2457 -6167 0
rnode "D2_4.n5" 0 607.015 2774 -5760 0
rnode "D2_4.t20" 0 24.0646 3252 -961 0
rnode "D2_4.t16" 0 46.8533 3468 -961 0
rnode "D2_4.n6" 0 36.7768 3252 -849 0
rnode "D2_4.t15" 0 46.8533 2820 -961 0
rnode "D2_4.n7" 0 36.7768 3036 -849 0
rnode "D2_4.t1" 0 37.4723 3036 -961 0
rnode "D2_4.t2" 0 50.6868 3252 -1418 0
rnode "D2_4.t13" 0 55.2774 3036 -1418 0
rnode "D2_4.n8" 0 50.8144 2980 -1235 0
rnode "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN" 0 18.1167 2863 -1234 0
rnode "D2_4.t0" 0 51.5671 2351 -1414 0
rnode "D2_4.t14" 0 63.1142 2135 -1414 0
rnode "D2_4.t17" 0 31.8274 2135 -1861 0
rnode "D2_4.n9" 0 44.58 2147 -1669 0
rnode "p2_gen_magic_0.xnor_magic_3.B" 0 56.8395 2457 -1669 0
rnode "D2_4.n10" 0 55.7408 2739 -1262 0
rnode "D2_4.n11" 0 2486.12 2761 -1468 0
rnode "D2_4.t8" 0 24.0646 24178 2365 0
rnode "D2_4.t25" 0 45.7203 23746 1925 0
rnode "D2_4.t11" 0 30.4689 23962 1925 0
rnode "D2_4.n12" 0 56.9148 23906 2103 0
rnode "D2_4.t24" 0 57.6476 23962 2365 0
rnode "D2_4.n13" 0 39.1294 24178 2477 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.B" 0 36.5194 24495 2548 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.IN2" 0 26.9348 24613 2551 0
rnode "D2_4.n14" 0 4845.24 24935 2940 0
rnode "D2_4.n15" 0 578.724 28618 3290 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.IN2" 0 5.53744 28589 3289 0
rnode "D2_4" 0 4.89727 28518 3285 0
rnode "D2_4.t23" 0 24.0646 28154 3475 0
rnode "D2_4.t6" 0 45.7203 27722 3915 0
rnode "D2_4.t3" 0 30.4689 27938 3915 0
rnode "D2_4.n16" 0 56.9148 27882 3737 0
rnode "D2_4.t22" 0 57.6476 27938 3475 0
rnode "D2_4.n17" 0 39.1294 28154 3363 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.B" 0 33.5044 28471 3292 0
resist "D2_4.n0" "7b_counter_0.D2_4" 0.00261992
resist "D2_4.n0" "7b_counter_0.MDFF_7.DATA" 0.0103108
resist "7b_counter_0.MDFF_7.mux_magic_0.IN2" "D2_4.n15" 0.0334615
resist "D2_4.n15" "D2_4.n0" 0.0463264
resist "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.B" "D2_4" 0.0863265
resist "D2_4" "7b_counter_0.MDFF_7.mux_magic_0.IN2" 0.124262
resist "D2_4.n5" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN" 0.172252
resist "7b_counter_0.MDFF_7.mux_magic_2.IN2" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.B" 0.216735
resist "D2_4.n10" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN" 0.24073
resist "D2_4.n10" "p2_gen_magic_0.xnor_magic_3.B" 1.30304
resist "D2_4.n5" "p3_gen_magic_0.xnor_magic_3.B" 1.37152
resist "D2_4.n11" "D2_4.n10" 4.86664
resist "D2_4.n14" "7b_counter_0.MDFF_7.mux_magic_2.IN2" 5.5694
resist "D2_4.t19" "D2_4.n2" 7.3
resist "D2_4.n1" "D2_4.t12" 7.3
resist "D2_4.t1" "D2_4.n7" 7.3
resist "D2_4.n6" "D2_4.t20" 7.3
resist "D2_4.n13" "D2_4.t8" 7.3
resist "D2_4.n17" "D2_4.t23" 7.3
resist "p3_gen_magic_0.xnor_magic_3.B" "D2_4.n4" 8.59196
resist "p2_gen_magic_0.xnor_magic_3.B" "D2_4.n9" 8.59196
resist "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.B" "D2_4.n13" 9.27537
resist "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.B" "D2_4.n17" 9.27537
resist "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN" "D2_4.n3" 9.95236
resist "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VIN" "D2_4.n8" 9.95236
resist "D2_4.n15" "D2_4.n14" 10.553
resist "D2_4.n12" "D2_4.t11" 11.6018
resist "D2_4.n16" "D2_4.t3" 11.6018
resist "D2_4.n3" "D2_4.t4" 11.9565
resist "D2_4.n8" "D2_4.t13" 11.9565
resist "D2_4.n4" "D2_4.t10" 12.5143
resist "D2_4.n9" "D2_4.t17" 12.5143
resist "D2_4.n4" "D2_4.t5" 16.6205
resist "D2_4.n9" "D2_4.t14" 16.6205
resist "D2_4.t24" "D2_4.n12" 17.0768
resist "D2_4.t22" "D2_4.n16" 17.0768
resist "D2_4.n3" "D2_4.t19" 17.9411
resist "D2_4.n8" "D2_4.t1" 17.9411
resist "D2_4.n11" "D2_4.n5" 20.6616
resist "D2_4.n12" "D2_4.t25" 28.8563
resist "D2_4.n16" "D2_4.t6" 28.8563
resist "D2_4.n2" "D2_4.n1" 31.4944
resist "D2_4.n7" "D2_4.n6" 31.4944
resist "D2_4.n1" "D2_4.t9" 38.7944
resist "D2_4.n2" "D2_4.t7" 38.7944
resist "D2_4.n6" "D2_4.t16" 38.7944
resist "D2_4.n7" "D2_4.t15" 38.7944
resist "D2_4.n13" "D2_4.t24" 38.8644
resist "D2_4.n17" "D2_4.t22" 38.8644
resist "D2_4.n14" "D2_4.n11" 43.5373
resist "D2_4.t5" "D2_4.t18" 47.5382
resist "D2_4.t14" "D2_4.t0" 47.5382
resist "D2_4.t4" "D2_4.t21" 47.8939
resist "D2_4.t13" "D2_4.t2" 47.8939
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT" 0 215.373 19106 -5437 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 0 245.678 20604 -5901 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t14" 0 77.8992 18747 -6484 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t15" 0 84.9542 18963 -6484 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t17" 0 72.0076 19179 -6941 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t12" 0 36.9843 18747 -6941 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t16" 0 72.0076 18531 -6941 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n0" 0 56.5213 18747 -7053 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n1" 0 56.5213 18963 -7053 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t13" 0 57.5902 18963 -6941 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n2" 0 78.1063 19019 -6667 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VIN" 0 82.0895 19136 -6668 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t9" 0 42.9916 20789 -5714 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t1" 0 57.7662 20789 -5255 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t0" 0 15.5095 21221 -5255 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t2" 0 15.5095 21117 -5255 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n3" 0 31.0191 21169 -5255 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n4" 0 133.091 21169 -5255 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t11" 0 15.5095 21221 -5714 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t10" 0 15.5095 21117 -5714 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n5" 0 31.0191 21169 -5714 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n6" 0 66.2186 21169 -5714 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n7" 0 239.497 19405 -5919 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t7" 0 15.5095 18850 -5711 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t8" 0 15.5095 18746 -5711 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n8" 0 34.9534 18798 -5711 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t5" 0 15.5095 18634 -5254 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t3" 0 15.5095 18530 -5254 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n9" 0 39.178 18582 -5254 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t4" 0 15.5095 19066 -5254 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t6" 0 15.5095 18962 -5254 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n10" 0 33.4386 19014 -5254 0
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n6" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n4" 0.898043
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n6" 1.34918
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n8" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t8" 1.4625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n8" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t7" 1.4625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n5" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t10" 1.4625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n5" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t11" 1.4625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n10" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t6" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n10" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t4" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n9" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t3" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n9" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t5" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n3" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t2" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n3" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t0" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n7" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VIN" 1.88417
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n7" 1.91861
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n4" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n3" 2.6
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n10" 2.90522
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n6" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n5" 3.15
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n9" 3.31022
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n8" 3.645
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t9" 4.92554
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n4" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t1" 5.68065
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t13" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n1" 7.3
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n0" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t12" 7.3
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VIN" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n2" 9.96112
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n7" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN" 10.4301
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n2" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t15" 11.9565
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n2" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t13" 17.9411
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n1" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n0" 31.4944
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n1" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t17" 38.7944
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.n0" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t16" 38.7944
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t15" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t14" 47.8939
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT" 0 164.249 16071 -5437 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 0 518.977 19714 -5530 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK" 0 438.04 18137 -6658 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t20" 0 63.7913 17006 -6474 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t19" 0 63.7913 16574 -6474 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n0" 0 77.55 16790 -6362 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t9" 0 94.8906 16790 -6474 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t18" 0 65.2687 17682 -6476 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t7" 0 71.1798 17898 -6476 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t14" 0 60.3323 18114 -6933 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t12" 0 30.9877 17682 -6933 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t17" 0 60.3323 17466 -6933 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n1" 0 47.357 17682 -7045 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n2" 0 47.357 17898 -7045 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t22" 0 48.2526 17898 -6933 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n3" 0 65.2286 17954 -6659 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t6" 0 63.7913 21277 -5714 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t21" 0 63.7913 20845 -5714 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n4" 0 77.55 21061 -5826 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t15" 0 94.8907 21061 -5714 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t13" 0 30.9877 20169 -5255 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t10" 0 60.3323 20385 -5255 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n5" 0 47.357 20169 -5143 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t16" 0 60.3323 19737 -5255 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n6" 0 47.357 19953 -5143 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t11" 0 48.2526 19953 -5255 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t8" 0 65.2687 20169 -5712 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t23" 0 71.1798 19953 -5712 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n7" 0 65.2286 19897 -5529 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n8" 0 717.998 16118 -5729 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t5" 0 12.9948 15815 -5711 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t4" 0 12.9948 15711 -5711 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n9" 0 29.2861 15763 -5711 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t2" 0 12.9948 15599 -5254 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t1" 0 12.9948 15495 -5254 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n10" 0 32.8257 15547 -5254 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t0" 0 12.9948 16031 -5254 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t3" 0 12.9948 15927 -5254 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n11" 0 28.0168 15979 -5254 0
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n9" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t4" 1.4625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n9" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t5" 1.4625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n11" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t3" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n11" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t0" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n10" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t1" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n10" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t2" 1.625
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n10" 3.31022
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n11" 3.4883
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n9" 3.645
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VOUT" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n8" 4.9126
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t15" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n4" 7.3
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t11" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n6" 7.3
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n5" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t13" 7.3
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t9" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n0" 7.3
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t22" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n2" 7.3
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n1" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t12" 7.3
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n8" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" 8.14157
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n7" 9.77568
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n3" 10.0008
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n8" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK" 10.0102
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n7" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t23" 11.9565
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n3" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t7" 11.9565
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n7" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t11" 17.9411
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n3" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t22" 17.9411
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n4" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t6" 26.9776
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n4" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t21" 26.9776
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n0" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t20" 26.9776
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n0" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t19" 26.9776
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t15" 31.3554
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t9" 31.3556
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n6" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n5" 31.4944
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n2" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n1" 31.4944
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n5" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t10" 38.7944
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n6" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t16" 38.7944
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n2" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t14" 38.7944
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.n1" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t17" 38.7944
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t23" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t8" 47.8939
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t7" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t18" 47.8939
rnode "Q3.t24" 0 107.376 23367 8789 0
rnode "Q3.t18" 0 172.024 23367 8347 0
rnode "Q3.t3" 0 133.012 23367 7863 0
rnode "Q3.t12" 0 102.174 23367 5997 0
rnode "Q3.t6" 0 166.822 23367 6411 0
rnode "Q3.t26" 0 179.826 23367 6895 0
rnode "Q3.t14" 0 136.532 23367 7379 0
rnode "Q3.n0" 0 144.911 23339 7631 0
rnode "7b_counter_0.3_inp_NOR_0.C" 0 410.743 22641 7639 0
rnode "Q3" 0 239.297 22634 4559 0
rnode "7b_counter_0.MDFF_1.Q" 0 7.65642 22656 4317 0
rnode "Q3.t0" 0 52.3874 22229 4560 0
rnode "Q3.t2" 0 61.0014 22229 3636 0
rnode "Q3.t1" 0 47.6717 22229 4076 0
rnode "Q3.n1" 0 122.672 22281 4076 0
rnode "Q3.n2" 0 93.8741 22281 4341 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VOUT" 0 25.027 22415 4312 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.VOUT" 0 21.011 22609 4313 0
rnode "7b_counter_0.MDFF_7.CLK" 0 9.17244 28606 1354 0
rnode "Q3.t10" 0 46.0712 28154 1171 0
rnode "Q3.t22" 0 87.5306 27722 731 0
rnode "Q3.t28" 0 58.3321 27938 731 0
rnode "Q3.n3" 0 108.962 27882 909 0
rnode "Q3.t8" 0 110.365 27938 1171 0
rnode "Q3.n4" 0 74.9124 28154 1283 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.B" 0 69.4184 28471 1354 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.IN1" 0 14.2077 28589 1352 0
rnode "Q3.n5" 0 287.237 28600 1353 0
rnode "Q3.t19" 0 98.724 1919 -5912 0
rnode "Q3.t31" 0 118.23 1703 -5912 0
rnode "Q3.t9" 0 63.4789 1703 -6359 0
rnode "Q3.n6" 0 81.8357 1679 -6153 0
rnode "p3_gen_magic_0.xnor_magic_3.A" 0 253.544 1617 -6158 0
rnode "Q3.t11" 0 46.0712 989 -5459 0
rnode "Q3.t25" 0 89.6996 1205 -5459 0
rnode "Q3.n7" 0 70.4084 989 -5347 0
rnode "Q3.t29" 0 89.6996 557 -5459 0
rnode "Q3.n8" 0 70.4084 773 -5347 0
rnode "Q3.t23" 0 71.7399 773 -5459 0
rnode "Q3.t21" 0 97.0388 989 -5916 0
rnode "Q3.t5" 0 105.827 773 -5916 0
rnode "Q3.n9" 0 97.2695 717 -5733 0
rnode "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN" 0 68.8401 600 -5732 0
rnode "Q3.n10" 0 633.063 348 -5779 0
rnode "Q3.n11" 0 679.42 362 -1557 0
rnode "Q3.t20" 0 46.0712 989 -961 0
rnode "Q3.t7" 0 89.6996 1205 -961 0
rnode "Q3.n12" 0 70.4084 989 -849 0
rnode "Q3.t13" 0 89.6996 557 -961 0
rnode "Q3.n13" 0 70.4084 773 -849 0
rnode "Q3.t4" 0 71.7399 773 -961 0
rnode "Q3.t30" 0 97.0388 989 -1418 0
rnode "Q3.t16" 0 105.827 773 -1418 0
rnode "Q3.n14" 0 97.2695 717 -1235 0
rnode "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN" 0 65.8801 600 -1234 0
rnode "Q3.t27" 0 98.724 1919 -1414 0
rnode "Q3.t15" 0 118.23 1703 -1414 0
rnode "Q3.t17" 0 63.4789 1703 -1861 0
rnode "Q3.n15" 0 81.8357 1679 -1655 0
rnode "p2_gen_magic_0.xnor_magic_3.A" 0 231.112 1617 -1660 0
rnode "Q3.n16" 0 236.857 361 -1558 0
rnode "Q3.n17" 0 78.4048 354 -1374 0
rnode "Q3.n18" 0 2663.68 355 -1373 0
rnode "Q3.n19" 0 3872.82 25060 245 0
rnode "Q3.n20" 0 499.939 22632 4322 0
rnode "Q3.n21" 0 10.3932 22635 4363 0
rnode "7b_counter_0.Q3" 0 14.9546 22638 4457 0
resist "Q3.n21" "Q3.n20" 0.00333333
resist "Q3.n5" "7b_counter_0.MDFF_7.CLK" 0.00683544
resist "Q3.n5" "7b_counter_0.MDFF_7.mux_magic_3.IN1" 0.0125316
resist "Q3.n21" "7b_counter_0.MDFF_1.Q" 0.0233333
resist "Q3.n20" "7b_counter_0.MDFF_1.mux_magic_2.VOUT" 0.0255556
resist "7b_counter_0.Q3" "Q3.n21" 0.183913
resist "7b_counter_0.MDFF_7.mux_magic_3.IN1" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.B" 0.197902
resist "7b_counter_0.Q3" "Q3" 0.199565
resist "Q3.n18" "Q3.n11" 0.207
resist "Q3.n17" "Q3.n16" 0.228675
resist "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VOUT" "Q3.n2" 0.256596
resist "7b_counter_0.MDFF_1.mux_magic_2.VOUT" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VOUT" 0.355414
resist "Q3.n2" "Q3.n1" 0.426522
resist "Q3.n17" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN" 0.473182
resist "Q3.n10" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN" 0.477499
resist "Q3.n16" "p2_gen_magic_0.xnor_magic_3.A" 2.37748
resist "Q3.n10" "p3_gen_magic_0.xnor_magic_3.A" 2.64026
resist "Q3.n1" "Q3.t1" 4.225
resist "Q3.n2" "Q3.t0" 4.65348
resist "Q3.n1" "Q3.t2" 5.47337
resist "Q3" "7b_counter_0.3_inp_NOR_0.C" 5.9365
resist "Q3.t23" "Q3.n8" 7.3
resist "Q3.n7" "Q3.t11" 7.3
resist "Q3.t4" "Q3.n13" 7.3
resist "Q3.n12" "Q3.t20" 7.3
resist "Q3.n4" "Q3.t10" 7.3
resist "p3_gen_magic_0.xnor_magic_3.A" "Q3.n6" 8.07971
resist "p2_gen_magic_0.xnor_magic_3.A" "Q3.n15" 8.07971
resist "Q3.n18" "Q3.n17" 9.00115
resist "Q3.n16" "Q3.n11" 9.00115
resist "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.B" "Q3.n4" 9.27537
resist "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN" "Q3.n9" 9.94597
resist "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VIN" "Q3.n14" 9.94597
resist "Q3.n11" "Q3.n10" 10.1432
resist "Q3.n3" "Q3.t28" 11.6018
resist "Q3.n9" "Q3.t5" 11.9565
resist "Q3.n14" "Q3.t16" 11.9565
resist "Q3.n19" "Q3.n5" 11.9996
resist "Q3.n6" "Q3.t9" 13.4268
resist "Q3.n15" "Q3.t17" 13.4268
resist "Q3.n0" "Q3.t3" 15.1214
resist "Q3.n6" "Q3.t31" 15.708
resist "Q3.n15" "Q3.t15" 15.708
resist "Q3.n0" "Q3.t14" 16.425
resist "Q3.t8" "Q3.n3" 17.0768
resist "7b_counter_0.3_inp_NOR_0.C" "Q3.n0" 17.8446
resist "Q3.n9" "Q3.t23" 17.9411
resist "Q3.n14" "Q3.t4" 17.9411
resist "Q3.n20" "Q3.n19" 24.943
resist "Q3.t6" "Q3.t12" 26.9839
resist "Q3.t18" "Q3.t24" 28.8089
resist "Q3.n3" "Q3.t22" 28.8563
resist "Q3.n8" "Q3.n7" 31.4944
resist "Q3.n13" "Q3.n12" 31.4944
resist "Q3.t14" "Q3.t26" 31.5464
resist "Q3.t26" "Q3.t6" 31.5464
resist "Q3.t3" "Q3.t18" 31.5464
resist "Q3.n7" "Q3.t25" 38.7944
resist "Q3.n8" "Q3.t29" 38.7944
resist "Q3.n12" "Q3.t7" 38.7944
resist "Q3.n13" "Q3.t13" 38.7944
resist "Q3.n4" "Q3.t8" 38.8644
resist "Q3.n19" "Q3.n18" 43.2423
resist "Q3.t31" "Q3.t19" 47.5382
resist "Q3.t15" "Q3.t27" 47.5382
resist "Q3.t5" "Q3.t21" 47.8939
resist "Q3.t16" "Q3.t30" 47.8939
killnode "7b_counter_0.MDFF_6.QB"
rnode "7b_counter_0.MDFF_6.QB.t0" 0 166.62 20260 6552 0
rnode "7b_counter_0.MDFF_6.QB.t1" 0 161.675 20439 6998 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.IN1" 0 1433.25 15790 6569 0
rnode "7b_counter_0.MDFF_6.tspc2_magic_0.QB" 0 2401.97 20964 6335 0
rnode "7b_counter_0.MDFF_6.QB.t4" 0 91.0203 16225 6388 0
rnode "7b_counter_0.MDFF_6.QB.t5" 0 172.929 16657 5948 0
rnode "7b_counter_0.MDFF_6.QB.t7" 0 115.243 16441 5948 0
rnode "7b_counter_0.MDFF_6.QB.n0" 0 215.27 16497 6126 0
rnode "7b_counter_0.MDFF_6.QB.t3" 0 218.042 16441 6388 0
rnode "7b_counter_0.MDFF_6.QB.n1" 0 148 16225 6500 0
rnode "7b_counter_0.MDFF_6.QB.t6" 0 268.685 20979 6998 0
rnode "7b_counter_0.MDFF_6.QB.n2" 0 282.166 20439 6758 0
rnode "7b_counter_0.MDFF_6.QB.n3" 0 211.662 20620 6664 0
rnode "7b_counter_0.MDFF_6.QB.t8" 0 122.217 20636 6552 0
rnode "7b_counter_0.MDFF_6.QB.t2" 0 146.44 20636 6068 0
rnode "7b_counter_0.MDFF_6.QB.n4" 0 244.81 20692 6331 0
resist "7b_counter_0.MDFF_6.QB.n2" "7b_counter_0.MDFF_6.QB.t0" 3.15428
resist "7b_counter_0.MDFF_6.QB.n2" "7b_counter_0.MDFF_6.QB.t1" 3.61957
resist "7b_counter_0.MDFF_6.QB.t8" "7b_counter_0.MDFF_6.QB.n3" 7.3
resist "7b_counter_0.MDFF_6.QB.n1" "7b_counter_0.MDFF_6.QB.t4" 7.3
resist "7b_counter_0.MDFF_6.QB.n3" "7b_counter_0.MDFF_6.QB.n2" 8.51534
resist "7b_counter_0.MDFF_6.mux_magic_0.IN1" "7b_counter_0.MDFF_6.QB.n1" 9.42058
resist "7b_counter_0.MDFF_6.QB.n0" "7b_counter_0.MDFF_6.QB.t7" 11.6018
resist "7b_counter_0.MDFF_6.QB.n4" "7b_counter_0.MDFF_6.QB.t8" 14.4045
resist "7b_counter_0.MDFF_6.QB.t3" "7b_counter_0.MDFF_6.QB.n0" 17.0768
resist "7b_counter_0.MDFF_6.QB.n4" "7b_counter_0.MDFF_6.QB.t2" 17.142
resist "7b_counter_0.MDFF_6.tspc2_magic_0.QB" "7b_counter_0.MDFF_6.mux_magic_0.IN1" 19.3576
resist "7b_counter_0.MDFF_6.tspc2_magic_0.QB" "7b_counter_0.MDFF_6.QB.n4" 23.3776
resist "7b_counter_0.MDFF_6.QB.n0" "7b_counter_0.MDFF_6.QB.t5" 28.8563
resist "7b_counter_0.MDFF_6.QB.n1" "7b_counter_0.MDFF_6.QB.t3" 38.8644
resist "7b_counter_0.MDFF_6.QB.n3" "7b_counter_0.MDFF_6.QB.t6" 53.2949
rnode "VSS.t1033" 0 0 32244 -1533 0
rnode "VSS.t1020" 0 0 32140 -1533 0
rnode "VSS.n0" 0 0 32192 -1533 0
rnode "VSS.n1" 0 0 32192 -1798 0
rnode "VSS.t1027" 0 0 31812 -1533 0
rnode "VSS.n2" 0 0 32204 -4018 0
rnode "VSS.n3" 0 0 30990 -988 0
rnode "VSS.n4" 0 0 24560 -5497 0
rnode "VSS.n5" 0 0 22640 -4909 0
rnode "VSS.t20" 0 0 24005 -1210 0
rnode "VSS.n6" 0 0 22057 -1525 0
rnode "VSS.t1204" 0 0 22276 -1990 0
rnode "VSS.n7" 0 0 22328 -1717 0
rnode "VSS.t1202" 0 0 21948 -1990 0
rnode "VSS.n8" 0 0 22357 -1676 0
rnode "VSS.n9" 0 0 27085 -6025 0
rnode "VSS.n10" 0 0 26493 2661 0
rnode "VSS.n11" 0 0 26871 -9461 0
rnode "VSS.n12" 0 0 26724 -9576 0
rnode "VSS.n13" 0 0 26584 -9578 0
rnode "VSS.n14" 0 0 26724 -9576 0
rnode "VSS.n15" 0 0 26584 -9578 0
rnode "VSS.n16" 0 0 26724 -9576 0
rnode "VSS.n17" 0 0 26584 -9578 0
rnode "VSS.n18" 0 0 26724 -9576 0
rnode "VSS.n19" 0 0 23102 -9327 0
rnode "VSS.t944" 0 0 25137 -5712 0
rnode "VSS.n20" 0 0 25085 -5985 0
rnode "VSS.t452" 0 0 24088 -6686 0
rnode "OR_magic_2.VSS" 0 0 23806 -6960 0
rnode "VSS.t451" 0 0 24144 -6686 0
rnode "VSS.n21" 0 0 22640 -5489 0
rnode "VSS.n22" 0 0 18881 -9494 0
rnode "VSS.n23" 0 0 40155 986 0
rnode "VSS.n24" 0 0 -302 -9327 0
rnode "VSS.n25" 0 0 20422 -9233 0
rnode "VSS.n26" 0 0 19803 -9599 0
rnode "VSS.n27" 0 0 19809 -9480 0
rnode "VSS.n28" 0 0 19803 -9599 0
rnode "VSS.n29" 0 0 19665 -9478 0
rnode "VSS.n30" 0 0 19662 -9595 0
rnode "VSS.n31" 0 0 19522 -9597 0
rnode "VSS.n32" 0 0 19523 -9484 0
rnode "VSS.n33" 0 0 19522 -9597 0
rnode "VSS.n34" 0 0 19399 -9487 0
rnode "VSS.n35" 0 0 19395 -9602 0
rnode "VSS.n36" 0 0 11590 -9606 0
rnode "VSS.n37" 0 0 11596 -9487 0
rnode "VSS.n38" 0 0 11590 -9606 0
rnode "VSS.n39" 0 0 11452 -9485 0
rnode "VSS.n40" 0 0 11449 -9602 0
rnode "VSS.n41" 0 0 11309 -9604 0
rnode "VSS.n42" 0 0 11310 -9491 0
rnode "VSS.n43" 0 0 11309 -9604 0
rnode "VSS.n44" 0 0 11186 -9494 0
rnode "VSS.n45" 0 0 11182 -9609 0
rnode "VSS.n46" 0 0 2038 -9274 0
rnode "VSS.n47" 0 0 2052 -9412 0
rnode "VSS.n48" 0 0 2038 -9274 0
rnode "VSS.n49" 0 0 1928 -9410 0
rnode "VSS.n50" 0 0 1887 -9280 0
rnode "VSS.n51" 0 0 1760 -9283 0
rnode "VSS.n52" 0 0 1798 -9410 0
rnode "VSS.n53" 0 0 1655 -9408 0
rnode "VSS.n54" 0 0 1655 -9408 0
rnode "VSS.n55" 0 0 1798 -9410 0
rnode "VSS.n56" 0 0 1528 -9290 0
rnode "VSS.n57" 0 0 1643 -9285 0
rnode "VSS.n58" 0 0 1528 -9290 0
rnode "VSS.n59" 0 0 1655 -9408 0
rnode "VSS.n60" 0 0 1643 -9285 0
rnode "VSS.n61" 0 0 -273 11382 0
rnode "VSS.n62" 0 0 -273 11382 0
rnode "VSS.n63" 0 0 341 4219 0
rnode "VSS.n64" 0 0 10994 -623 0
rnode "VSS.t964" 0 0 773 -1418 0
rnode "VSS.t1254" 0 0 971 -3481 0
rnode "VSS.t1256" 0 0 755 -3481 0
rnode "VSS.t1261" 0 0 971 -7979 0
rnode "VSS.t1263" 0 0 755 -7979 0
rnode "VSS.n65" 0 0 -66 -8774 0
rnode "VSS.n66" 0 0 507 -7741 0
rnode "VSS.n67" 0 0 14963 -4920 0
rnode "VSS.t882" 0 0 11388 -7979 0
rnode "VSS.t784" 0 0 10120 -5916 0
rnode "VSS.t1055" 0 0 10216 -7979 0
rnode "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS" 0 0 10225 -6231 0
rnode "VSS.t785" 0 0 10064 -5916 0
rnode "VSS.n68" 0 0 10234 -6658 0
rnode "VSS.t381" 0 0 9379 -6359 0
rnode "VSS.t783" 0 0 9275 -6359 0
rnode "VSS.n69" 0 0 9327 -6359 0
rnode "VSS.n70" 0 0 9260 -6654 0
rnode "VSS.n71" 0 0 9260 -6654 0
rnode "VSS.t926" 0 0 9315 -7536 0
rnode "VSS.n72" 0 0 9191 -7219 0
rnode "VSS.n73" 0 0 9106 -6655 0
rnode "VSS.n74" 0 0 8268 -6230 0
rnode "VSS.n75" 0 0 8265 -6266 0
rnode "VSS.n76" 0 0 7809 -6652 0
rnode "VSS.n77" 0 0 8122 -6229 0
rnode "VSS.n78" 0 0 7645 -6224 0
rnode "VSS.t702" 0 0 8129 -5916 0
rnode "VSS.n79" 0 0 8181 -6189 0
rnode "VSS.n80" 0 0 8122 -6229 0
rnode "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS" 0 0 7962 -6231 0
rnode "VSS.t701" 0 0 8073 -5916 0
rnode "VSS.t1157" 0 0 7737 -7979 0
rnode "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS" 0 0 7842 -7664 0
rnode "VSS.t1158" 0 0 7681 -7979 0
rnode "VSS.n81" 0 0 7629 -7706 0
rnode "VSS.n82" 0 0 7728 -7629 0
rnode "VSS.n83" 0 0 7945 -7629 0
rnode "VSS.t1156" 0 0 8009 -7979 0
rnode "VSS.n84" 0 0 8061 -7706 0
rnode "VSS.n85" 0 0 8002 -7666 0
rnode "VSS.n86" 0 0 8002 -7666 0
rnode "VSS.n87" 0 0 8145 -7629 0
rnode "VSS.n88" 0 0 9090 -7265 0
rnode "VSS.n89" 0 0 9090 -7265 0
rnode "VSS.n90" 0 0 9191 -7219 0
rnode "VSS.t927" 0 0 9259 -7536 0
rnode "VSS.t1046" 0 0 9155 -7536 0
rnode "VSS.n91" 0 0 9207 -7536 0
rnode "VSS.t1044" 0 0 9944 -7979 0
rnode "VSS.n92" 0 0 9945 -7625 0
rnode "VSS.t491" 0 0 12028 -6141 0
rnode "VSS.t803" 0 0 11924 -6141 0
rnode "VSS.n93" 0 0 11976 -6141 0
rnode "VSS.t806" 0 0 12485 -6141 0
rnode "VSS.n94" 0 0 12537 -6141 0
rnode "VSS.t805" 0 0 12485 -6501 0
rnode "VSS.n95" 0 0 12537 -6501 0
rnode "VSS.n96" 0 0 12537 -6898 0
rnode "VSS.t802" 0 0 11868 -6141 0
rnode "VSS.t455" 0 0 11436 -6141 0
rnode "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS" 0 0 11493 -7664 0
rnode "VSS.t883" 0 0 11332 -7979 0
rnode "VSS.n97" 0 0 11280 -7706 0
rnode "VSS.n98" 0 0 11379 -7629 0
rnode "VSS.n99" 0 0 11796 -7282 0
rnode "VSS.n100" 0 0 11796 -7629 0
rnode "VSS.t880" 0 0 11660 -7979 0
rnode "VSS.n101" 0 0 12741 -7265 0
rnode "VSS.n102" 0 0 12741 -7265 0
rnode "VSS.n103" 0 0 12842 -7219 0
rnode "VSS.n104" 0 0 12842 -7219 0
rnode "VSS.t372" 0 0 12910 -7536 0
rnode "VSS.t668" 0 0 12806 -7536 0
rnode "VSS.n105" 0 0 12858 -7536 0
rnode "VSS.n106" 0 0 13765 -7238 0
rnode "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS" 0 0 13756 -7664 0
rnode "VSS.t327" 0 0 14490 -6141 0
rnode "VSS.t328" 0 0 14490 -6501 0
rnode "VSS.t371" 0 0 12966 -7536 0
rnode "VSS.n107" 0 0 13196 -6841 0
rnode "VSS.n108" 0 0 13835 -6970 0
rnode "VSS.t68" 0 0 15655 -5711 0
rnode "VSS.t514" 0 0 16706 -8030 0
rnode "VSS.t512" 0 0 16602 -8030 0
rnode "VSS.n109" 0 0 16654 -8030 0
rnode "VSS.n110" 0 0 17283 -7663 0
rnode "VSS.t922" 0 0 17410 -8030 0
rnode "VSS.t1107" 0 0 16330 -8030 0
rnode "VSS.n111" 0 0 16848 -6160 0
rnode "VSS.t97" 0 0 17011 -5711 0
rnode "VSS.t304" 0 0 18634 -5711 0
rnode "VSS.n112" 0 0 18582 -5984 0
rnode "VSS.t84" 0 0 17847 -5713 0
rnode "VSS.t1231" 0 0 17954 -6476 0
rnode "VSS.t1244" 0 0 18691 -6484 0
rnode "VSS.t1246" 0 0 19019 -6484 0
rnode "VSS.n113" 0 0 19071 -6211 0
rnode "VSS.t301" 0 0 18906 -5711 0
rnode "VSS.t1230" 0 0 17898 -6476 0
rnode "VSS.t83" 0 0 18063 -5713 0
rnode "VSS.t303" 0 0 18690 -5711 0
rnode "VSS.t1243" 0 0 18747 -6484 0
rnode "VSS.n114" 0 0 18772 -6691 0
rnode "VSS.t302" 0 0 18962 -5711 0
rnode "VSS.n115" 0 0 20285 -6033 0
rnode "VSS.t1242" 0 0 19897 -5712 0
rnode "VSS.t1233" 0 0 20225 -5712 0
rnode "VSS.n116" 0 0 20277 -5985 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" 0 0 20058 -6027 0
rnode "VSS.t1232" 0 0 20169 -5712 0
rnode "VSS.n117" 0 0 20476 -6066 0
rnode "VSS.t100" 0 0 20840 -6476 0
rnode "VSS.t29" 0 0 21168 -6476 0
rnode "VSS.n118" 0 0 21220 -6203 0
rnode "VSS.t1235" 0 0 21061 -5714 0
rnode "VSS.t70" 0 0 20220 -6474 0
rnode "VSS.t1240" 0 0 20845 -5714 0
rnode "VSS.t99" 0 0 20896 -6476 0
rnode "VSS.n119" 0 0 21823 -6024 0
rnode "VSS.n120" 0 0 21823 -6024 0
rnode "VSS.t1145" 0 0 21948 -6484 0
rnode "VSS.t841" 0 0 21897 -5704 0
rnode "VSS.n121" 0 0 21845 -5977 0
rnode "VSS.n122" 0 0 21908 -6058 0
rnode "VSS.t1147" 0 0 22276 -6484 0
rnode "VSS.n123" 0 0 22328 -6211 0
rnode "VSS.t1146" 0 0 22220 -6484 0
rnode "VSS.t842" 0 0 22169 -5704 0
rnode "VSS.t28" 0 0 21112 -6476 0
rnode "VSS.t1229" 0 0 21277 -5714 0
rnode "VSS.t840" 0 0 21953 -5704 0
rnode "VSS.t1144" 0 0 22004 -6484 0
rnode "VSS.t843" 0 0 22225 -5704 0
rnode "VSS.n124" 0 0 22277 -5977 0
rnode "VSS.n125" 0 0 22253 -6017 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VSS" 0 0 22058 -6019 0
rnode "VSS.n126" 0 -0 22057 -6019 0
rnode "VSS.n127" 0 0 22057 -6019 0
rnode "VSS.n128" 0 0 22116 -6169 0
rnode "VSS.n129" 0 -0 22116 -6169 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VSS" 0 0 22115 -6169 0
rnode "VSS.n130" 0 0 21908 -6130 0
rnode "VSS.n131" 0 0 21896 -6211 0
rnode "VSS.n132" 0 0 21703 -6066 0
rnode "VSS.n133" 0 0 21640 -6023 0
rnode "VSS.n134" 0 0 21298 -6066 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VSS" 0 0 21000 -6029 0
rnode "VSS.n135" 0 0 21003 -6028 0
rnode "VSS.n136" 0 0 21003 -6028 0
rnode "VSS.n137" 0 0 21008 -6161 0
rnode "VSS.n138" 0 -0 21008 -6161 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" 0 0 21007 -6161 0
rnode "VSS.n139" 0 0 20788 -6203 0
rnode "VSS.n140" 0 0 20476 -6122 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VSS" 0 0 20065 -6159 0
rnode "VSS.n141" 0 0 20062 -6160 0
rnode "VSS.t1245" 0 0 18963 -6484 0
rnode "VSS.n142" 0 0 19304 -6691 0
rnode "VSS.t33" 0 0 19788 -6474 0
rnode "VSS.t1241" 0 0 19953 -5712 0
rnode "VSS.t52" 0 0 20004 -6474 0
rnode "VSS.n143" 0 0 20057 -6027 0
rnode "VSS.n144" 0 -0 20057 -6027 0
rnode "VSS.n145" 0 0 19845 -5985 0
rnode "VSS.n146" 0 0 19781 -6031 0
rnode "VSS.n147" 0 0 19238 -6026 0
rnode "VSS.n148" 0 0 19014 -5984 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VSS" 0 0 18795 -6026 0
rnode "VSS.n149" 0 -0 18794 -6026 0
rnode "VSS.n150" 0 0 18794 -6026 0
rnode "VSS.n151" 0 0 18859 -6169 0
rnode "VSS.n152" 0 -0 18859 -6169 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VSS" 0 0 18858 -6169 0
rnode "VSS.n153" 0 0 18639 -6211 0
rnode "VSS.n154" 0 0 18006 -6203 0
rnode "VSS.t1237" 0 0 17626 -6476 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VSS" 0 0 16851 -6159 0
rnode "VSS.n155" 0 0 17574 -6203 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" 0 0 17793 -6161 0
rnode "VSS.n156" 0 -0 17794 -6161 0
rnode "VSS.n157" 0 0 17794 -6161 0
rnode "VSS.t96" 0 0 16955 -5711 0
rnode "VSS.t1239" 0 0 17006 -6474 0
rnode "VSS.t36" 0 0 17631 -5713 0
rnode "VSS.t1236" 0 0 17682 -6476 0
rnode "VSS.n158" 0 0 17789 -6027 0
rnode "VSS.n159" 0 0 17789 -6027 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VSS" 0 0 17786 -6028 0
rnode "VSS.n160" 0 0 17063 -5984 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" 0 0 16844 -6026 0
rnode "VSS.t76" 0 0 16683 -5711 0
rnode "VSS.t80" 0 0 15927 -5711 0
rnode "VSS.n161" 0 0 15979 -5984 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VSS" 0 0 15760 -6026 0
rnode "VSS.t69" 0 0 15599 -5711 0
rnode "VSS.t1036" 0 0 18163 -7979 0
rnode "VSS.t1030" 0 0 18491 -7979 0
rnode "VSS.n162" 0 0 21112 -9233 0
rnode "VSS.n163" 0 0 21965 -9327 0
rnode "VSS.t1143" 0 0 23656 -6686 0
rnode "VSS.t832" 0 0 23552 -6686 0
rnode "VSS.n164" 0 0 23604 -6686 0
rnode "VSS.n165" 0 0 23604 -6920 0
rnode "VSS.n166" 0 0 23102 -7675 0
rnode "VSS.n167" 0 0 22049 -7759 0
rnode "VSS.n168" 0 0 21112 -7759 0
rnode "VSS.n169" 0 0 20422 -7759 0
rnode "VSS.n170" 0 0 18543 -7706 0
rnode "p3_gen_magic_0.inverter_magic_0.VSS" 0 0 18324 -7664 0
rnode "VSS.t1029" 0 0 18435 -7979 0
rnode "VSS.t1035" 0 0 18219 -7979 0
rnode "VSS.n171" 0 0 18323 -7664 0
rnode "VSS.n172" 0 -0 18323 -7664 0
rnode "VSS.n173" 0 0 18111 -7706 0
rnode "VSS.t923" 0 0 17354 -8030 0
rnode "VSS.n174" 0 0 17302 -7714 0
rnode "VSS.n175" 0 0 17452 -7665 0
rnode "VSS.n176" 0 0 17283 -7663 0
rnode "VSS.n177" 0 0 15547 -5984 0
rnode "VSS.n178" 0 -0 15759 -6026 0
rnode "VSS.n179" 0 0 15759 -6026 0
rnode "VSS.t325" 0 0 15780 -8030 0
rnode "VSS.t79" 0 0 15871 -5711 0
rnode "VSS.n180" 0 0 16327 -6025 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.VSS" 0 0 16327 -6025 0
rnode "VSS.n181" 0 0 16631 -5984 0
rnode "VSS.n182" 0 -0 16843 -6026 0
rnode "VSS.n183" 0 0 16843 -6026 0
rnode "VSS.t1234" 0 0 16790 -6474 0
rnode "VSS.t75" 0 0 16739 -5711 0
rnode "VSS.t1238" 0 0 16574 -6474 0
rnode "VSS.n184" 0 0 16344 -6094 0
rnode "VSS.t511" 0 0 16546 -8030 0
rnode "VSS.t513" 0 0 16762 -8030 0
rnode "VSS.t1108" 0 0 16978 -8030 0
rnode "VSS.n185" 0 0 17265 -7673 0
rnode "p3_gen_magic_0.AND2_magic_0.VSS" 0 0 17265 -7673 0
rnode "VSS.n186" 0 0 16654 -7714 0
rnode "VSS.t326" 0 0 15724 -8030 0
rnode "VSS.n187" 0 0 15672 -7714 0
rnode "VSS.t163" 0 0 15076 -8030 0
rnode "VSS.t161" 0 0 14972 -8030 0
rnode "VSS.n188" 0 0 15024 -8030 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VSS" 0 0 13834 -6973 0
rnode "VSS.n189" 0 0 13835 -6970 0
rnode "VSS.t334" 0 0 14089 -6141 0
rnode "VSS.t1089" 0 0 13985 -6141 0
rnode "VSS.n190" 0 0 14037 -6141 0
rnode "VSS.t1091" 0 0 14546 -6141 0
rnode "VSS.n191" 0 0 14598 -6141 0
rnode "VSS.t1090" 0 0 14546 -6501 0
rnode "VSS.n192" 0 0 14598 -6501 0
rnode "VSS.n193" 0 0 14013 -6959 0
rnode "VSS.n194" 0 0 14013 -7238 0
rnode "VSS.t676" 0 0 13923 -7979 0
rnode "VSS.n195" 0 0 13765 -7666 0
rnode "VSS.n196" 0 0 13975 -7706 0
rnode "VSS.n197" 0 0 14013 -7666 0
rnode "VSS.n198" 0 0 15024 -7714 0
rnode "p3_gen_magic_0.AND2_magic_1.VSS" 0 0 15635 -7673 0
rnode "VSS.n199" 0 0 15635 -7673 0
rnode "VSS.t373" 0 0 15348 -8030 0
rnode "VSS.t162" 0 0 15132 -8030 0
rnode "VSS.n200" 0 0 14964 -5496 0
rnode "VSS.t160" 0 0 14916 -8030 0
rnode "VSS.n201" 0 0 14719 -7067 0
rnode "VSS.t374" 0 0 14700 -8030 0
rnode "VSS.t661" 0 0 13867 -7979 0
rnode "VSS.n202" 0 0 13755 -7664 0
rnode "VSS.n203" 0 -0 13755 -7664 0
rnode "VSS.t662" 0 0 13595 -7979 0
rnode "VSS.n204" 0 0 13596 -7625 0
rnode "VSS.n205" 0 0 13534 -7238 0
rnode "VSS.n206" 0 0 12858 -7298 0
rnode "VSS.n207" 0 0 12842 -7219 0
rnode "VSS.n208" 0 0 12791 -7242 0
rnode "VSS.n209" 0 0 12791 -7242 0
rnode "VSS.n210" 0 0 12791 -7242 0
rnode "VSS.t667" 0 0 12750 -7536 0
rnode "VSS.n211" 0 0 12741 -7265 0
rnode "VSS.t454" 0 0 12084 -6141 0
rnode "VSS.t874" 0 0 12318 -7536 0
rnode "VSS.t804" 0 0 12429 -6141 0
rnode "VSS.t218" 0 0 12534 -7536 0
rnode "VSS.n212" 0 0 12637 -7240 0
rnode "VSS.n213" 0 0 12637 -7240 0
rnode "p3_gen_magic_0.xnor_magic_2.VSS" 0 0 12637 -7240 0
rnode "VSS.n214" 0 0 11968 -7282 0
rnode "VSS.n215" 0 0 11799 -7665 0
rnode "VSS.n216" 0 0 11712 -7706 0
rnode "VSS.n217" 0 0 11653 -7666 0
rnode "VSS.n218" 0 0 11653 -7666 0
rnode "VSS.n219" 0 0 11596 -7629 0
rnode "VSS.n220" 0 0 11596 -7278 0
rnode "VSS.n221" 0 0 11524 2691 0
rnode "VSS.n222" 0 0 11619 -2780 0
rnode "VSS.n223" 0 0 11653 -3168 0
rnode "VSS.n224" 0 0 11340 -2743 0
rnode "VSS.n225" 0 0 11176 -3173 0
rnode "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS" 0 0 11493 -3166 0
rnode "VSS.t884" 0 0 11604 -3481 0
rnode "VSS.n226" 0 0 10224 -1733 0
rnode "VSS.t1041" 0 0 10216 -3481 0
rnode "VSS.t1048" 0 0 10000 -3481 0
rnode "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS" 0 0 10105 -3166 0
rnode "VSS.t1049" 0 0 9944 -3481 0
rnode "VSS.t306" 0 0 9259 -3038 0
rnode "VSS.t1052" 0 0 9155 -3038 0
rnode "VSS.n227" 0 0 9207 -3038 0
rnode "VSS.n228" 0 0 9207 -2800 0
rnode "p2_gen_magic_0.3_inp_AND_magic_1.VSS" 0 0 11773 -2475 0
rnode "VSS.n229" 0 0 10234 -2160 0
rnode "VSS.t781" 0 0 10392 -1418 0
rnode "VSS.t793" 0 0 10064 -1418 0
rnode "VSS.t429" 0 0 9379 -1861 0
rnode "VSS.t791" 0 0 9275 -1861 0
rnode "VSS.n230" 0 0 9327 -1861 0
rnode "VSS.n231" 0 0 9260 -2156 0
rnode "VSS.n232" 0 0 9260 -2156 0
rnode "VSS.t428" 0 0 9435 -1861 0
rnode "VSS.t305" 0 0 9315 -3038 0
rnode "VSS.n233" 0 0 9191 -2721 0
rnode "VSS.n234" 0 0 9106 -2157 0
rnode "VSS.n235" 0 0 8268 -1732 0
rnode "VSS.n236" 0 0 8265 -1768 0
rnode "VSS.n237" 0 0 7809 -2154 0
rnode "VSS.n238" 0 0 8122 -1731 0
rnode "VSS.n239" 0 0 7645 -1726 0
rnode "VSS.t708" 0 0 8129 -1418 0
rnode "VSS.n240" 0 0 8181 -1691 0
rnode "VSS.n241" 0 0 8122 -1731 0
rnode "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS" 0 0 7962 -1733 0
rnode "VSS.t707" 0 0 8073 -1418 0
rnode "VSS.t1162" 0 0 7737 -3481 0
rnode "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS" 0 0 7842 -3166 0
rnode "VSS.t1163" 0 0 7681 -3481 0
rnode "VSS.n242" 0 0 7629 -3208 0
rnode "VSS.n243" 0 0 7728 -3131 0
rnode "VSS.n244" 0 0 7945 -3131 0
rnode "VSS.t1160" 0 0 8009 -3481 0
rnode "VSS.n245" 0 0 8061 -3208 0
rnode "VSS.n246" 0 0 8002 -3168 0
rnode "VSS.n247" 0 0 8002 -3168 0
rnode "VSS.n248" 0 0 8145 -3131 0
rnode "VSS.n249" 0 0 9090 -2767 0
rnode "VSS.n250" 0 0 9090 -2767 0
rnode "VSS.n251" 0 0 9191 -2721 0
rnode "VSS.n252" 0 0 9191 -2721 0
rnode "VSS.n253" 0 0 9140 -2744 0
rnode "VSS.n254" 0 0 9140 -2744 0
rnode "VSS.n255" 0 0 9140 -2744 0
rnode "VSS.n256" 0 0 9106 -2157 0
rnode "VSS.t1051" 0 0 9099 -3038 0
rnode "VSS.n257" 0 0 9090 -2767 0
rnode "VSS.t250" 0 0 9003 -1861 0
rnode "VSS.t1161" 0 0 8667 -3038 0
rnode "VSS.t698" 0 0 8787 -1861 0
rnode "VSS.t106" 0 0 8883 -3038 0
rnode "VSS.n258" 0 0 8986 -2742 0
rnode "VSS.n259" 0 0 8986 -2742 0
rnode "p2_gen_magic_0.xnor_magic_6.VSS" 0 0 8986 -2742 0
rnode "VSS.n260" 0 0 8231 -2780 0
rnode "VSS.n261" 0 0 7945 -2780 0
rnode "VSS.n262" 0 0 6934 -2748 0
rnode "VSS.n263" 0 0 6955 -2679 0
rnode "VSS.t1129" 0 0 6785 -3481 0
rnode "VSS.n264" 0 0 6627 -2740 0
rnode "VSS.t1136" 0 0 6457 -3481 0
rnode "VSS.n265" 0 0 6458 -3127 0
rnode "VSS.t1185" 0 0 6747 -1418 0
rnode "VSS.t1128" 0 0 6729 -3481 0
rnode "VSS.n266" 0 0 6635 -1733 0
rnode "VSS.n267" 0 0 5704 -2721 0
rnode "VSS.n268" 0 0 5671 -2156 0
rnode "VSS.t281" 0 0 5790 -1861 0
rnode "VSS.t1198" 0 0 5686 -1861 0
rnode "VSS.n269" 0 0 5738 -1861 0
rnode "VSS.t1194" 0 0 6475 -1418 0
rnode "VSS.n270" 0 0 6476 -1772 0
rnode "VSS.n271" 0 0 6893 -2160 0
rnode "VSS.n272" 0 -0 6635 -1733 0
rnode "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS" 0 0 6636 -1733 0
rnode "VSS.t1186" 0 0 6803 -1418 0
rnode "VSS.n273" 0 0 6855 -1691 0
rnode "VSS.n274" 0 0 6770 -1732 0
rnode "VSS.n275" 0 0 6645 -2160 0
rnode "VSS.n276" 0 0 6539 -2160 0
rnode "VSS.n277" 0 0 5738 -2099 0
rnode "p2_gen_magic_0.xnor_magic_4.VSS" 0 0 5517 -2157 0
rnode "VSS.n278" 0 0 5517 -2157 0
rnode "VSS.t1197" 0 0 5630 -1861 0
rnode "VSS.n279" 0 0 5517 -2157 0
rnode "VSS.n280" 0 0 5671 -2156 0
rnode "VSS.n281" 0 0 5653 -2744 0
rnode "VSS.n282" 0 0 5653 -2744 0
rnode "VSS.n283" 0 0 5499 -2742 0
rnode "VSS.t165" 0 0 5772 -3038 0
rnode "VSS.t1127" 0 0 5668 -3038 0
rnode "VSS.n284" 0 0 5720 -3038 0
rnode "VSS.n285" 0 0 6396 -2740 0
rnode "VSS.n286" 0 0 5720 -2800 0
rnode "VSS.n287" 0 0 5704 -2721 0
rnode "VSS.n288" 0 0 5704 -2721 0
rnode "VSS.n289" 0 0 5653 -2744 0
rnode "VSS.n290" 0 0 4658 -3131 0
rnode "VSS.n291" 0 0 4458 -3131 0
rnode "VSS.n292" 0 0 4241 -3131 0
rnode "VSS.n293" 0 0 4038 -3173 0
rnode "VSS.n294" 0 0 3132 -2740 0
rnode "VSS.t1025" 0 0 3290 -3481 0
rnode "VSS.t1038" 0 0 2962 -3481 0
rnode "VSS.n295" 0 0 2963 -3127 0
rnode "VSS.n296" 0 0 3140 -1733 0
rnode "VSS.n297" 0 0 2209 -2721 0
rnode "VSS.n298" 0 0 2176 -2156 0
rnode "VSS.t370" 0 0 2295 -1861 0
rnode "VSS.t1222" 0 0 2191 -1861 0
rnode "VSS.n299" 0 0 2243 -1861 0
rnode "VSS.t1220" 0 0 2980 -1418 0
rnode "VSS.n300" 0 0 2981 -1772 0
rnode "VSS.n301" 0 0 4056 -1726 0
rnode "VSS.n302" 0 0 4259 -1768 0
rnode "VSS.n303" 0 0 4676 -2115 0
rnode "VSS.n304" 0 0 4676 -1768 0
rnode "VSS.t1072" 0 0 4540 -1418 0
rnode "VSS.n305" 0 0 4848 -2115 0
rnode "VSS.n306" 0 0 4679 -1732 0
rnode "VSS.n307" 0 0 4592 -1691 0
rnode "VSS.t1061" 0 0 4212 -1418 0
rnode "VSS.n308" 0 0 4160 -1691 0
rnode "VSS.n309" 0 0 4202 -1727 0
rnode "VSS.n310" 0 0 4202 -1727 0
rnode "VSS.n311" 0 0 5499 -2742 0
rnode "VSS.t259" 0 0 5414 -1861 0
rnode "VSS.t194" 0 0 5396 -3038 0
rnode "VSS.t1062" 0 0 5198 -1861 0
rnode "VSS.t824" 0 0 5180 -3038 0
rnode "VSS.t1071" 0 0 4484 -1418 0
rnode "VSS.t825" 0 0 4466 -3481 0
rnode "VSS.t1024" 0 0 3234 -3481 0
rnode "VSS.t1211" 0 0 3252 -1418 0
rnode "VSS.t811" 0 0 4250 -3481 0
rnode "VSS.t1060" 0 0 4268 -1418 0
rnode "VSS.t826" 0 0 4522 -3481 0
rnode "VSS.n312" 0 0 4574 -3208 0
rnode "VSS.n313" 0 0 4515 -3168 0
rnode "VSS.n314" 0 0 4515 -3168 0
rnode "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS" 0 0 4355 -3166 0
rnode "VSS.t812" 0 0 4194 -3481 0
rnode "VSS.n315" 0 0 4142 -3208 0
rnode "VSS.n316" 0 0 4184 -3172 0
rnode "VSS.n317" 0 0 4184 -3172 0
rnode "VSS.n318" 0 -0 4354 -3166 0
rnode "VSS.n319" 0 0 4354 -3166 0
rnode "VSS.n320" 0 0 4372 -1733 0
rnode "VSS.n321" 0 -0 4372 -1733 0
rnode "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS" 0 0 4373 -1733 0
rnode "VSS.n322" 0 0 4533 -1731 0
rnode "VSS.n323" 0 0 4533 -1731 0
rnode "VSS.n324" 0 0 4476 -1768 0
rnode "VSS.n325" 0 0 4476 -2119 0
rnode "VSS.n326" 0 0 4259 -2115 0
rnode "VSS.n327" 0 0 4021 -2115 0
rnode "VSS.n328" 0 0 3444 -2160 0
rnode "VSS.n329" 0 -0 3140 -1733 0
rnode "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS" 0 0 3141 -1733 0
rnode "VSS.t1212" 0 0 3308 -1418 0
rnode "VSS.n330" 0 0 3360 -1691 0
rnode "VSS.n331" 0 0 3275 -1732 0
rnode "VSS.n332" 0 0 3150 -2160 0
rnode "VSS.n333" 0 0 3044 -2160 0
rnode "VSS.n334" 0 0 2243 -2099 0
rnode "p2_gen_magic_0.xnor_magic_3.VSS" 0 0 2022 -2157 0
rnode "VSS.n335" 0 0 2022 -2157 0
rnode "VSS.t1221" 0 0 2135 -1861 0
rnode "VSS.n336" 0 0 2022 -2157 0
rnode "VSS.n337" 0 0 2176 -2156 0
rnode "VSS.n338" 0 0 2158 -2744 0
rnode "VSS.n339" 0 0 2158 -2744 0
rnode "VSS.n340" 0 0 2004 -2742 0
rnode "VSS.t296" 0 0 2277 -3038 0
rnode "VSS.t1040" 0 0 2173 -3038 0
rnode "VSS.n341" 0 0 2225 -3038 0
rnode "VSS.n342" 0 0 2901 -2740 0
rnode "VSS.n343" 0 0 2225 -2800 0
rnode "VSS.n344" 0 0 2209 -2721 0
rnode "VSS.n345" 0 0 2209 -2721 0
rnode "VSS.n346" 0 0 2158 -2744 0
rnode "VSS.n347" 0 0 1163 -3131 0
rnode "VSS.n348" 0 0 963 -3131 0
rnode "VSS.n349" 0 0 746 -3131 0
rnode "VSS.n350" 0 0 689 -3172 0
rnode "VSS.t1257" 0 0 699 -3481 0
rnode "VSS.t1255" 0 0 1027 -3481 0
rnode "VSS.n351" 0 0 1079 -3208 0
rnode "VSS.n352" 0 0 1020 -3168 0
rnode "VSS.n353" 0 0 1020 -3168 0
rnode "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS" 0 0 860 -3166 0
rnode "VSS.n354" 0 0 2004 -2742 0
rnode "VSS.t509" 0 0 1919 -1861 0
rnode "VSS.t310" 0 0 1901 -3038 0
rnode "VSS.t966" 0 0 1703 -1861 0
rnode "VSS.t1253" 0 0 1685 -3038 0
rnode "VSS.t971" 0 0 989 -1418 0
rnode "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS" 0 0 878 -1733 0
rnode "VSS.t965" 0 0 717 -1418 0
rnode "VSS.n355" 0 0 665 -1691 0
rnode "VSS.n356" 0 0 764 -1768 0
rnode "VSS.n357" 0 0 1181 -2115 0
rnode "VSS.n358" 0 0 1181 -1768 0
rnode "VSS.t972" 0 0 1045 -1418 0
rnode "VSS.n359" 0 0 1353 -2115 0
rnode "VSS.n360" 0 0 1184 -1732 0
rnode "VSS.n361" 0 0 1097 -1691 0
rnode "VSS.n362" 0 0 1038 -1731 0
rnode "VSS.n363" 0 0 1038 -1731 0
rnode "VSS.n364" 0 0 981 -1768 0
rnode "VSS.n365" 0 0 981 -2119 0
rnode "VSS.n366" 0 0 725 -2154 0
rnode "VSS.n367" 0 0 561 -1726 0
rnode "VSS.n368" 0 0 707 -1727 0
rnode "VSS.n369" 0 0 707 -1727 0
rnode "VSS.n370" 0 -0 877 -1733 0
rnode "VSS.n371" 0 0 877 -1733 0
rnode "VSS.n372" 0 0 859 -3166 0
rnode "VSS.n373" 0 -0 859 -3166 0
rnode "VSS.n374" 0 0 689 -3172 0
rnode "VSS.n375" 0 0 647 -3208 0
rnode "VSS.n376" 0 0 543 -3173 0
rnode "VSS.n377" 0 0 707 -2743 0
rnode "VSS.n378" 0 0 963 -2780 0
rnode "VSS.n379" 0 0 1249 -2780 0
rnode "VSS.n380" 0 0 2262 2723 0
rnode "VSS.t63" 0 0 1729 2365 0
rnode "VSS.t32" 0 0 1625 2365 0
rnode "VSS.n381" 0 0 1677 2365 0
rnode "VSS.t759" 0 0 837 1552 0
rnode "VSS.t773" 0 0 733 1552 0
rnode "VSS.n382" 0 0 785 1552 0
rnode "VSS.n383" 0 0 785 1817 0
rnode "VSS.t774" 0 0 405 1552 0
rnode "VSS.t771" 0 0 461 4288 0
rnode "VSS.t768" 0 0 677 4288 0
rnode "VSS.n384" 0 0 677 4288 0
rnode "VSS.n385" 0 0 683 3926 0
rnode "7b_counter_0.MDFF_0.VSS" 0 0 545 3117 0
rnode "VSS.t772" 0 0 405 4288 0
rnode "VSS.t770" 0 0 405 6768 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.VSS" 0 0 678 7082 0
rnode "VSS.t72" 0 0 1729 7581 0
rnode "VSS.t44" 0 0 1625 7581 0
rnode "VSS.n386" 0 0 1677 7581 0
rnode "VSS.n387" 0 0 2262 7939 0
rnode "VSS.n388" 0 0 2072 11475 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS" 0 -0 2288 9528 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS" 0 -0 2288 8334 0
rnode "VSS.t1134" 0 0 1729 8691 0
rnode "VSS.t1141" 0 0 1625 8691 0
rnode "VSS.n389" 0 0 1677 8691 0
rnode "VSS.t763" 0 0 837 9504 0
rnode "VSS.t777" 0 0 733 9504 0
rnode "VSS.n390" 0 0 785 9504 0
rnode "VSS.n391" 0 0 785 9239 0
rnode "VSS.n392" 0 0 683 9142 0
rnode "VSS.t754" 0 0 893 9504 0
rnode "VSS.n393" 0 0 -11 11383 0
rnode "VSS.n394" 0 0 -11 11383 0
rnode "VSS.n395" 0 0 223 11383 0
rnode "VSS.n396" 0 0 223 11383 0
rnode "VSS.n397" 0 0 457 11383 0
rnode "VSS.n398" 0 0 457 11383 0
rnode "VSS.n399" 0 0 691 11383 0
rnode "VSS.n400" 0 0 691 11383 0
rnode "VSS.n401" 0 0 925 11383 0
rnode "VSS.n402" 0 0 925 11383 0
rnode "VSS.n403" 0 0 1159 11383 0
rnode "VSS.n404" 0 0 1159 11383 0
rnode "VSS.n405" 0 0 1393 11383 0
rnode "VSS.n406" 0 0 1393 11383 0
rnode "VSS.n407" 0 0 1627 11383 0
rnode "VSS.n408" 0 0 1627 11383 0
rnode "VSS.n409" 0 0 1861 11383 0
rnode "VSS.n410" 0 0 1861 11383 0
rnode "VSS.n411" 0 0 1785 11486 0
rnode "VSS.n412" 0 0 1658 11481 0
rnode "VSS.n413" 0 0 1785 11486 0
rnode "VSS.n414" 0 0 1662 11596 0
rnode "VSS.n415" 0 0 1785 11486 0
rnode "VSS.n416" 0 0 2072 11603 0
rnode "VSS.n417" 0 0 2066 11484 0
rnode "VSS.n418" 0 0 1928 11605 0
rnode "VSS.n419" 0 0 1925 11488 0
rnode "VSS.n420" 0 0 2072 11594 0
rnode "VSS.n421" 0 0 1925 11488 0
rnode "VSS.n422" 0 0 2066 11484 0
rnode "VSS.n423" 0 0 2095 11383 0
rnode "VSS.n424" 0 0 2329 11383 0
rnode "VSS.n425" 0 0 2329 11383 0
rnode "VSS.n426" 0 0 2563 11383 0
rnode "VSS.n427" 0 0 2563 11383 0
rnode "VSS.n428" 0 0 2797 11383 0
rnode "VSS.n429" 0 0 2797 11383 0
rnode "VSS.n430" 0 0 3031 11383 0
rnode "VSS.n431" 0 0 3031 11383 0
rnode "VSS.n432" 0 0 3265 11383 0
rnode "VSS.n433" 0 0 3265 11383 0
rnode "VSS.n434" 0 0 3499 11383 0
rnode "VSS.n435" 0 0 3499 11383 0
rnode "VSS.n436" 0 0 3733 11383 0
rnode "VSS.n437" 0 0 3733 11383 0
rnode "VSS.n438" 0 0 3967 11383 0
rnode "VSS.n439" 0 0 3967 11383 0
rnode "VSS.n440" 0 0 4201 11383 0
rnode "VSS.n441" 0 0 4201 11383 0
rnode "VSS.n442" 0 0 4435 11383 0
rnode "VSS.n443" 0 0 4435 11383 0
rnode "VSS.n444" 0 0 4669 11383 0
rnode "VSS.n445" 0 0 4669 11383 0
rnode "VSS.n446" 0 0 4903 11383 0
rnode "VSS.n447" 0 0 4903 11383 0
rnode "VSS.n448" 0 0 5137 11383 0
rnode "VSS.n449" 0 0 5137 11383 0
rnode "VSS.n450" 0 0 5371 11383 0
rnode "VSS.n451" 0 0 5371 11383 0
rnode "VSS.n452" 0 0 5605 11383 0
rnode "VSS.n453" 0 0 5605 11383 0
rnode "VSS.n454" 0 0 5839 11383 0
rnode "VSS.n455" 0 0 5839 11383 0
rnode "VSS.n456" 0 0 6073 11383 0
rnode "VSS.n457" 0 0 6073 11383 0
rnode "VSS.n458" 0 0 6307 11383 0
rnode "VSS.n459" 0 0 6307 11383 0
rnode "VSS.n460" 0 0 6541 11383 0
rnode "VSS.n461" 0 0 6541 11383 0
rnode "VSS.n462" 0 0 6775 11383 0
rnode "VSS.n463" 0 0 6775 11383 0
rnode "VSS.n464" 0 0 7009 11383 0
rnode "VSS.n465" 0 0 7009 11383 0
rnode "VSS.n466" 0 0 7243 11383 0
rnode "VSS.n467" 0 0 7243 11383 0
rnode "VSS.n468" 0 0 7477 11383 0
rnode "VSS.n469" 0 0 7477 11383 0
rnode "VSS.n470" 0 0 7711 11383 0
rnode "VSS.n471" 0 0 7711 11383 0
rnode "VSS.n472" 0 0 7945 11383 0
rnode "VSS.n473" 0 0 7945 11383 0
rnode "VSS.n474" 0 0 8179 11383 0
rnode "VSS.n475" 0 0 8179 11383 0
rnode "VSS.n476" 0 0 8413 11383 0
rnode "VSS.n477" 0 0 8413 11383 0
rnode "VSS.n478" 0 0 8647 11383 0
rnode "VSS.n479" 0 0 8647 11383 0
rnode "VSS.n480" 0 0 8881 11383 0
rnode "VSS.n481" 0 0 8881 11383 0
rnode "VSS.n482" 0 0 9115 11383 0
rnode "VSS.n483" 0 0 9115 11383 0
rnode "VSS.n484" 0 0 9349 11383 0
rnode "VSS.n485" 0 0 9349 11383 0
rnode "VSS.n486" 0 0 9583 11383 0
rnode "VSS.n487" 0 0 9583 11383 0
rnode "VSS.n488" 0 0 9817 11383 0
rnode "VSS.n489" 0 0 9817 11383 0
rnode "VSS.n490" 0 0 10051 11383 0
rnode "VSS.n491" 0 0 10051 11383 0
rnode "VSS.n492" 0 0 10285 11383 0
rnode "VSS.n493" 0 0 10285 11383 0
rnode "VSS.n494" 0 0 10519 11383 0
rnode "VSS.n495" 0 0 10519 11383 0
rnode "VSS.n496" 0 0 10753 11383 0
rnode "VSS.n497" 0 0 10753 11383 0
rnode "VSS.n498" 0 0 10987 11383 0
rnode "VSS.n499" 0 0 10987 11383 0
rnode "VSS.n500" 0 0 11221 11383 0
rnode "VSS.n501" 0 0 11221 11383 0
rnode "VSS.n502" 0 0 11321 11709 0
rnode "VSS.n503" 0 0 11321 11709 0
rnode "VSS.n504" 0 0 11321 11709 0
rnode "VSS.n505" 0 0 11444 11599 0
rnode "VSS.n506" 0 0 11725 11597 0
rnode "VSS.n507" 0 0 11543 7871 0
rnode "VSS.n508" 0 -0 11671 8581 0
rnode "VSS.t125" 0 0 11391 8853 0
rnode "VSS.t993" 0 0 10495 9505 0
rnode "VSS.t1000" 0 0 10167 9505 0
rnode "VSS.t1007" 0 0 10063 9505 0
rnode "VSS.n509" 0 0 10115 9505 0
rnode "VSS.n510" 0 0 10115 9240 0
rnode "VSS.t122" 0 0 11767 8853 0
rnode "VSS.t151" 0 0 11927 7421 0
rnode "VSS.t324" 0 0 11823 7421 0
rnode "VSS.n511" 0 0 11875 7421 0
rnode "VSS.n512" 0 0 12365 7939 0
rnode "VSS.t1170" 0 0 12499 8692 0
rnode "VSS.n513" 0 0 12551 8376 0
rnode "VSS.t694" 0 0 12499 9886 0
rnode "VSS.t700" 0 0 13251 9886 0
rnode "VSS.t704" 0 0 13147 9886 0
rnode "VSS.n514" 0 0 13199 9886 0
rnode "VSS.n515" 0 0 12614 9527 0
rnode "VSS.t1169" 0 0 13523 6388 0
rnode "VSS.t984" 0 0 13983 9505 0
rnode "VSS.t317" 0 0 12499 7582 0
rnode "VSS.n516" 0 0 12551 7898 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS" 0 -0 12588 7939 0
rnode "VSS.t150" 0 0 11983 8853 0
rnode "VSS.t316" 0 0 12443 8692 0
rnode "VSS.t61" 0 0 13251 8692 0
rnode "VSS.t56" 0 0 13147 8692 0
rnode "VSS.n517" 0 0 13199 8692 0
rnode "VSS.t1008" 0 0 14143 9505 0
rnode "VSS.t997" 0 0 14039 9505 0
rnode "VSS.n518" 0 0 14091 9505 0
rnode "VSS.n519" 0 0 14091 9240 0
rnode "VSS.n520" 0 0 14322 9143 0
rnode "VSS.t991" 0 0 14471 9505 0
rnode "VSS.n521" 0 0 15209 9143 0
rnode "VSS.t996" 0 0 15493 9505 0
rnode "VSS.t1001" 0 0 15389 9505 0
rnode "VSS.n522" 0 0 15441 9505 0
rnode "VSS.n523" 0 0 15441 9240 0
rnode "VSS.t11" 0 0 16385 8692 0
rnode "VSS.t5" 0 0 16281 8692 0
rnode "VSS.n524" 0 0 16333 8692 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS" 0 -0 16944 8335 0
rnode "VSS.t110" 0 0 17033 9886 0
rnode "VSS.n525" 0 0 16981 9570 0
rnode "VSS.t109" 0 0 17089 9886 0
rnode "VSS.t117" 0 0 16009 6388 0
rnode "VSS.t1011" 0 0 16009 8692 0
rnode "VSS.n526" 0 0 15339 7131 0
rnode "VSS.t983" 0 0 15493 6769 0
rnode "VSS.t987" 0 0 15389 6769 0
rnode "VSS.n527" 0 0 15441 6769 0
rnode "VSS.n528" 0 0 15441 7034 0
rnode "VSS.t1031" 0 0 16385 7582 0
rnode "VSS.t1034" 0 0 16281 7582 0
rnode "VSS.n529" 0 0 16333 7582 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS" 0 -0 16944 7939 0
rnode "VSS.t155" 0 0 17033 6388 0
rnode "VSS.t215" 0 0 17709 7421 0
rnode "VSS.t157" 0 0 17605 7421 0
rnode "VSS.n530" 0 0 17657 7421 0
rnode "VSS.n531" 0 0 17657 7655 0
rnode "VSS.t307" 0 0 17709 8853 0
rnode "VSS.t510" 0 0 17605 8853 0
rnode "VSS.n532" 0 0 17657 8853 0
rnode "VSS.t279" 0 0 18141 8853 0
rnode "VSS.n533" 0 0 18089 8619 0
rnode "VSS.t1277" 0 0 19467 6998 0
rnode "VSS.t995" 0 0 19469 9505 0
rnode "VSS.t1010" 0 0 19365 9505 0
rnode "VSS.n534" 0 0 19417 9505 0
rnode "VSS.n535" 0 0 20165 8334 0
rnode "VSS.n536" 0 0 19590 11561 0
rnode "VSS.n537" 0 0 19809 -9480 0
rnode "VSS.n538" 0 0 19716 -9549 0
rnode "VSS.n539" 0 0 19665 -9478 0
rnode "VSS.n540" 0 0 19662 -9595 0
rnode "VSS.n541" 0 0 19662 -9595 0
rnode "VSS.n542" 0 0 19399 -9487 0
rnode "VSS.n543" 0 0 19522 -9597 0
rnode "VSS.n544" 0 0 19523 -9484 0
rnode "VSS.n545" 0 0 19528 -9449 0
rnode "VSS.n546" 0 0 19716 -9430 0
rnode "VSS.n547" 0 0 19504 3586 0
rnode "VSS.t1276" 0 0 19195 6998 0
rnode "VSS.t187" 0 0 19091 6998 0
rnode "VSS.n548" 0 0 19143 6998 0
rnode "VSS.t1088" 0 0 20059 6998 0
rnode "VSS.t1272" 0 0 19955 6998 0
rnode "VSS.n549" 0 0 20007 6998 0
rnode "VSS.t978" 0 0 20923 6998 0
rnode "VSS.t1086" 0 0 20819 6998 0
rnode "VSS.n550" 0 0 20871 6998 0
rnode "VSS.n551" 0 0 20163 7389 0
rnode "VSS.n552" 0 0 20007 7347 0
rnode "VSS.t1016" 0 0 19985 8692 0
rnode "VSS.t1281" 0 0 21065 9886 0
rnode "VSS.t1282" 0 0 21009 9886 0
rnode "VSS.n553" 0 0 20957 9570 0
rnode "VSS.t198" 0 0 20361 9886 0
rnode "VSS.t196" 0 0 20257 9886 0
rnode "VSS.n554" 0 0 20309 9886 0
rnode "VSS.t268" 0 0 21009 8692 0
rnode "VSS.n555" 0 0 20957 8376 0
rnode "VSS.t813" 0 0 21864 6955 0
rnode "VSS.t494" 0 0 22117 8853 0
rnode "VSS.t706" 0 0 22879 8789 0
rnode "VSS.t970" 0 0 23311 8789 0
rnode "VSS.t1074" 0 0 23207 8789 0
rnode "VSS.n556" 0 0 23259 8789 0
rnode "VSS.n557" 0 0 22827 8992 0
rnode "VSS.n558" 0 0 22896 9128 0
rnode "VSS.t1259" 0 0 22136 6955 0
rnode "VSS.t814" 0 0 21808 6955 0
rnode "7b_counter_0.NOR_gate_0.VSS" 0 0 21991 7270 0
rnode "7b_counter_0.3_inp_AND_magic_0.VSS" 0 0 24466 7517 0
rnode "VSS.t878" 0 0 24097 6955 0
rnode "VSS.t1153" 0 0 24425 6955 0
rnode "VSS.t934" 0 0 24345 8349 0
rnode "VSS.n559" 0 0 23263 9087 0
rnode "VSS.t732" 0 0 24147 10163 0
rnode "VSS.n560" 0 0 22804 11383 0
rnode "VSS.n561" 0 0 22554 10630 0
rnode "VSS.t1073" 0 0 23151 8789 0
rnode "VSS.n562" 0 0 23143 9086 0
rnode "VSS.n563" 0 0 23143 9086 0
rnode "VSS.t346" 0 0 24739 10163 0
rnode "VSS.t348" 0 0 24635 10163 0
rnode "VSS.n564" 0 0 24687 10163 0
rnode "VSS.n565" 0 0 26779 8502 0
rnode "VSS.n566" 0 0 26782 11383 0
rnode "VSS.n567" 0 0 27484 11383 0
rnode "VSS.n568" 0 0 27484 11383 0
rnode "VSS.n569" 0 0 27250 11383 0
rnode "VSS.n570" 0 0 27484 11383 0
rnode "VSS.n571" 0 0 27016 11383 0
rnode "VSS.n572" 0 0 26782 11383 0
rnode "VSS.n573" 0 0 26577 11662 0
rnode "VSS.n574" 0 0 26665 11383 0
rnode "VSS.n575" 0 0 26548 11383 0
rnode "VSS.n576" 0 0 26571 11543 0
rnode "VSS.n577" 0 0 26431 11383 0
rnode "VSS.n578" 0 0 26571 11543 0
rnode "VSS.n579" 0 0 26433 11664 0
rnode "VSS.n580" 0 0 26430 11547 0
rnode "VSS.n581" 0 0 26291 11658 0
rnode "VSS.n582" 0 0 26291 11658 0
rnode "VSS.n583" 0 0 26167 11655 0
rnode "VSS.n584" 0 0 26290 11545 0
rnode "VSS.n585" 0 0 26163 11540 0
rnode "VSS.n586" 0 0 26197 11383 0
rnode "VSS.n587" 0 0 25963 11383 0
rnode "VSS.n588" 0 0 26431 11383 0
rnode "VSS.n589" 0 0 26290 11545 0
rnode "VSS.n590" 0 0 26291 11658 0
rnode "VSS.n591" 0 0 26314 11383 0
rnode "VSS.n592" 0 0 26314 11383 0
rnode "VSS.n593" 0 0 26197 11383 0
rnode "VSS.n594" 0 0 26080 11383 0
rnode "VSS.n595" 0 0 25729 11383 0
rnode "VSS.n596" 0 0 25495 11383 0
rnode "VSS.n597" 0 0 25261 11383 0
rnode "VSS.n598" 0 0 25027 11383 0
rnode "VSS.n599" 0 0 24793 11383 0
rnode "VSS.n600" 0 0 24910 11383 0
rnode "VSS.n601" 0 0 24559 11383 0
rnode "VSS.n602" 0 0 24559 11383 0
rnode "VSS.n603" 0 0 24793 11383 0
rnode "VSS.n604" 0 0 24325 11383 0
rnode "VSS.n605" 0 0 24325 11383 0
rnode "VSS.n606" 0 0 24091 11383 0
rnode "VSS.n607" 0 0 24091 11383 0
rnode "VSS.n608" 0 0 23857 11383 0
rnode "VSS.n609" 0 0 23857 11383 0
rnode "VSS.n610" 0 0 22570 11383 0
rnode "VSS.n611" 0 0 22804 11383 0
rnode "VSS.n612" 0 0 22570 11383 0
rnode "VSS.n613" 0 0 23038 11383 0
rnode "VSS.n614" 0 0 23272 11383 0
rnode "VSS.n615" 0 0 23506 11383 0
rnode "VSS.n616" 0 0 23857 11383 0
rnode "VSS.n617" 0 0 23740 11383 0
rnode "VSS.n618" 0 0 23740 11383 0
rnode "VSS.n619" 0 0 23623 11383 0
rnode "VSS.n620" 0 0 23623 11383 0
rnode "VSS.n621" 0 0 23623 11383 0
rnode "VSS.n622" 0 0 23506 11383 0
rnode "VSS.n623" 0 0 23389 11383 0
rnode "VSS.n624" 0 0 23389 11383 0
rnode "VSS.n625" 0 0 23389 11383 0
rnode "VSS.n626" 0 0 23272 11383 0
rnode "VSS.n627" 0 0 23155 11383 0
rnode "VSS.n628" 0 0 23155 11383 0
rnode "VSS.n629" 0 0 23155 11383 0
rnode "VSS.n630" 0 0 23038 11383 0
rnode "VSS.n631" 0 0 22921 11383 0
rnode "VSS.n632" 0 0 22921 11383 0
rnode "VSS.n633" 0 0 22921 11383 0
rnode "VSS.n634" 0 0 22804 11383 0
rnode "VSS.n635" 0 0 22336 11383 0
rnode "VSS.n636" 0 0 22336 11383 0
rnode "VSS.n637" 0 0 22102 11383 0
rnode "VSS.n638" 0 0 22102 11383 0
rnode "VSS.n639" 0 0 21868 11383 0
rnode "VSS.n640" 0 0 21868 11383 0
rnode "VSS.n641" 0 0 21634 11383 0
rnode "VSS.n642" 0 0 21634 11383 0
rnode "VSS.n643" 0 0 21400 11383 0
rnode "VSS.n644" 0 0 21400 11383 0
rnode "VSS.n645" 0 0 21166 11383 0
rnode "VSS.n646" 0 0 21166 11383 0
rnode "VSS.n647" 0 0 20932 11383 0
rnode "VSS.n648" 0 0 20932 11383 0
rnode "VSS.n649" 0 0 20698 11383 0
rnode "VSS.n650" 0 0 20698 11383 0
rnode "VSS.n651" 0 0 20464 11383 0
rnode "VSS.n652" 0 0 20464 11383 0
rnode "VSS.n653" 0 0 20230 11383 0
rnode "VSS.n654" 0 0 20230 11383 0
rnode "VSS.n655" 0 0 19996 11383 0
rnode "VSS.n656" 0 0 19996 11383 0
rnode "VSS.n657" 0 0 19762 11383 0
rnode "VSS.n658" 0 0 19762 11383 0
rnode "VSS.n659" 0 0 19596 11680 0
rnode "VSS.n660" 0 0 19528 11383 0
rnode "VSS.n661" 0 0 19294 11383 0
rnode "VSS.n662" 0 0 19294 11383 0
rnode "VSS.n663" 0 0 19449 11565 0
rnode "VSS.n664" 0 0 19309 11563 0
rnode "VSS.n665" 0 0 19449 11565 0
rnode "VSS.n666" 0 0 19310 11676 0
rnode "VSS.n667" 0 0 19309 11563 0
rnode "VSS.n668" 0 0 19186 11673 0
rnode "VSS.n669" 0 0 19186 11673 0
rnode "VSS.n670" 0 0 19490 11636 0
rnode "VSS.n671" 0 0 19309 11563 0
rnode "VSS.n672" 0 0 19590 11561 0
rnode "VSS.n673" 0 0 19596 11680 0
rnode "VSS.n674" 0 0 19596 11680 0
rnode "VSS.n675" 0 0 19590 11561 0
rnode "VSS.n676" 0 0 19590 11561 0
rnode "VSS.n677" 0 0 19528 11383 0
rnode "VSS.n678" 0 0 19452 11682 0
rnode "VSS.n679" 0 0 19452 11682 0
rnode "VSS.n680" 0 0 19310 11676 0
rnode "VSS.n681" 0 0 19452 11682 0
rnode "VSS.n682" 0 0 19452 11682 0
rnode "VSS.n683" 0 0 19449 11565 0
rnode "VSS.n684" 0 0 19449 11565 0
rnode "VSS.n685" 0 0 19287 11573 0
rnode "VSS.n686" 0 0 19182 11558 0
rnode "VSS.n687" 0 0 19182 11558 0
rnode "VSS.n688" 0 0 19294 11383 0
rnode "VSS.n689" 0 0 19060 11383 0
rnode "VSS.n690" 0 0 19060 11383 0
rnode "VSS.n691" 0 0 18826 11383 0
rnode "VSS.n692" 0 0 18826 11383 0
rnode "VSS.n693" 0 0 18592 11383 0
rnode "VSS.n694" 0 0 18592 11383 0
rnode "VSS.n695" 0 0 18358 11383 0
rnode "VSS.n696" 0 0 18358 11383 0
rnode "VSS.n697" 0 0 18124 11383 0
rnode "VSS.n698" 0 0 18124 11383 0
rnode "VSS.n699" 0 0 17890 11383 0
rnode "VSS.n700" 0 0 17890 11383 0
rnode "VSS.n701" 0 0 17656 11383 0
rnode "VSS.n702" 0 0 17656 11383 0
rnode "VSS.n703" 0 0 17422 11383 0
rnode "VSS.n704" 0 0 17422 11383 0
rnode "VSS.n705" 0 0 17188 11383 0
rnode "VSS.n706" 0 0 17188 11383 0
rnode "VSS.n707" 0 0 16954 11383 0
rnode "VSS.n708" 0 0 16954 11383 0
rnode "VSS.n709" 0 0 16720 11383 0
rnode "VSS.n710" 0 0 16720 11383 0
rnode "VSS.n711" 0 0 16486 11383 0
rnode "VSS.n712" 0 0 16486 11383 0
rnode "VSS.n713" 0 0 16252 11383 0
rnode "VSS.n714" 0 0 16252 11383 0
rnode "VSS.n715" 0 0 16018 11383 0
rnode "VSS.n716" 0 0 16018 11383 0
rnode "VSS.n717" 0 0 15784 11383 0
rnode "VSS.n718" 0 0 15784 11383 0
rnode "VSS.n719" 0 0 15550 11383 0
rnode "VSS.n720" 0 0 15550 11383 0
rnode "VSS.n721" 0 0 15316 11383 0
rnode "VSS.n722" 0 0 15316 11383 0
rnode "VSS.n723" 0 0 15082 11383 0
rnode "VSS.n724" 0 0 15082 11383 0
rnode "VSS.n725" 0 0 14848 11383 0
rnode "VSS.n726" 0 0 14848 11383 0
rnode "VSS.n727" 0 0 14614 11383 0
rnode "VSS.n728" 0 0 14614 11383 0
rnode "VSS.n729" 0 0 14380 11383 0
rnode "VSS.n730" 0 0 14380 11383 0
rnode "VSS.n731" 0 0 14146 11383 0
rnode "VSS.n732" 0 0 14146 11383 0
rnode "VSS.n733" 0 0 13912 11383 0
rnode "VSS.n734" 0 0 13912 11383 0
rnode "VSS.n735" 0 0 13678 11383 0
rnode "VSS.n736" 0 0 13678 11383 0
rnode "VSS.n737" 0 0 13444 11383 0
rnode "VSS.n738" 0 0 13444 11383 0
rnode "VSS.n739" 0 0 13210 11383 0
rnode "VSS.n740" 0 0 13210 11383 0
rnode "VSS.n741" 0 0 12976 11383 0
rnode "VSS.n742" 0 0 12976 11383 0
rnode "VSS.n743" 0 0 12742 11383 0
rnode "VSS.n744" 0 0 12742 11383 0
rnode "VSS.n745" 0 0 12508 11383 0
rnode "VSS.n746" 0 0 12508 11383 0
rnode "VSS.n747" 0 0 12274 11383 0
rnode "VSS.n748" 0 0 12274 11383 0
rnode "VSS.n749" 0 0 12040 11383 0
rnode "VSS.n750" 0 0 12040 11383 0
rnode "VSS.n751" 0 0 11806 11383 0
rnode "VSS.n752" 0 0 11806 11383 0
rnode "VSS.n753" 0 0 11725 11597 0
rnode "VSS.n754" 0 0 11731 11716 0
rnode "VSS.n755" 0 0 11725 11597 0
rnode "VSS.n756" 0 0 11587 11718 0
rnode "VSS.n757" 0 0 11584 11601 0
rnode "VSS.n758" 0 0 11689 11383 0
rnode "VSS.n759" 0 0 11455 11383 0
rnode "VSS.n760" 0 0 11689 11383 0
rnode "VSS.n761" 0 0 11455 11383 0
rnode "VSS.n762" 0 0 11689 11383 0
rnode "VSS.n763" 0 0 11445 11712 0
rnode "VSS.n764" 0 0 11445 11712 0
rnode "VSS.n765" 0 0 11584 11601 0
rnode "VSS.n766" 0 0 11690 11699 0
rnode "VSS.n767" 0 0 11587 11718 0
rnode "VSS.n768" 0 0 11584 11601 0
rnode "VSS.n769" 0 0 11476 11614 0
rnode "VSS.n770" 0 0 11445 11712 0
rnode "VSS.n771" 0 0 11445 11712 0
rnode "VSS.n772" 0 0 11444 11599 0
rnode "VSS.n773" 0 0 11444 11599 0
rnode "VSS.n774" 0 0 11444 11599 0
rnode "VSS.n775" 0 0 11338 11383 0
rnode "VSS.n776" 0 0 11338 11383 0
rnode "VSS.n777" 0 0 11338 11383 0
rnode "VSS.n778" 0 0 11455 11383 0
rnode "VSS.n779" 0 0 11572 11383 0
rnode "VSS.n780" 0 0 11572 11383 0
rnode "VSS.n781" 0 0 11572 11383 0
rnode "VSS.n782" 0 0 11584 11601 0
rnode "VSS.n783" 0 0 11587 11718 0
rnode "VSS.n784" 0 0 11587 11718 0
rnode "VSS.n785" 0 0 11725 11597 0
rnode "VSS.n786" 0 0 11731 11716 0
rnode "VSS.n787" 0 0 11731 11716 0
rnode "VSS.n788" 0 0 11806 11383 0
rnode "VSS.n789" 0 0 11923 11383 0
rnode "VSS.n790" 0 0 11923 11383 0
rnode "VSS.n791" 0 0 11923 11383 0
rnode "VSS.n792" 0 0 12040 11383 0
rnode "VSS.n793" 0 0 12157 11383 0
rnode "VSS.n794" 0 0 12157 11383 0
rnode "VSS.n795" 0 0 12157 11383 0
rnode "VSS.n796" 0 0 12274 11383 0
rnode "VSS.n797" 0 0 12391 11383 0
rnode "VSS.n798" 0 0 12391 11383 0
rnode "VSS.n799" 0 0 12391 11383 0
rnode "VSS.n800" 0 0 12508 11383 0
rnode "VSS.n801" 0 0 12625 11383 0
rnode "VSS.n802" 0 0 12625 11383 0
rnode "VSS.n803" 0 0 12625 11383 0
rnode "VSS.n804" 0 0 12742 11383 0
rnode "VSS.n805" 0 0 12859 11383 0
rnode "VSS.n806" 0 0 12859 11383 0
rnode "VSS.n807" 0 0 12859 11383 0
rnode "VSS.n808" 0 0 12976 11383 0
rnode "VSS.n809" 0 0 13093 11383 0
rnode "VSS.n810" 0 0 13093 11383 0
rnode "VSS.n811" 0 0 13093 11383 0
rnode "VSS.n812" 0 0 13210 11383 0
rnode "VSS.n813" 0 0 13327 11383 0
rnode "VSS.n814" 0 0 13327 11383 0
rnode "VSS.n815" 0 0 13327 11383 0
rnode "VSS.n816" 0 0 13444 11383 0
rnode "VSS.n817" 0 0 13561 11383 0
rnode "VSS.n818" 0 0 13561 11383 0
rnode "VSS.n819" 0 0 13561 11383 0
rnode "VSS.n820" 0 0 13678 11383 0
rnode "VSS.n821" 0 0 13795 11383 0
rnode "VSS.n822" 0 0 13795 11383 0
rnode "VSS.n823" 0 0 13795 11383 0
rnode "VSS.n824" 0 0 13912 11383 0
rnode "VSS.n825" 0 0 14029 11383 0
rnode "VSS.n826" 0 0 14029 11383 0
rnode "VSS.n827" 0 0 14029 11383 0
rnode "VSS.n828" 0 0 14146 11383 0
rnode "VSS.n829" 0 0 14263 11383 0
rnode "VSS.n830" 0 0 14263 11383 0
rnode "VSS.n831" 0 0 14263 11383 0
rnode "VSS.n832" 0 0 14380 11383 0
rnode "VSS.n833" 0 0 14497 11383 0
rnode "VSS.n834" 0 0 14497 11383 0
rnode "VSS.n835" 0 0 14497 11383 0
rnode "VSS.n836" 0 0 14614 11383 0
rnode "VSS.n837" 0 0 14731 11383 0
rnode "VSS.n838" 0 0 14731 11383 0
rnode "VSS.n839" 0 0 14731 11383 0
rnode "VSS.n840" 0 0 14848 11383 0
rnode "VSS.n841" 0 0 14965 11383 0
rnode "VSS.n842" 0 0 14965 11383 0
rnode "VSS.n843" 0 0 14965 11383 0
rnode "VSS.n844" 0 0 15082 11383 0
rnode "VSS.n845" 0 0 15199 11383 0
rnode "VSS.n846" 0 0 15199 11383 0
rnode "VSS.n847" 0 0 15199 11383 0
rnode "VSS.n848" 0 0 15316 11383 0
rnode "VSS.n849" 0 0 15433 11383 0
rnode "VSS.n850" 0 0 15433 11383 0
rnode "VSS.n851" 0 0 15433 11383 0
rnode "VSS.n852" 0 0 15550 11383 0
rnode "VSS.n853" 0 0 15667 11383 0
rnode "VSS.n854" 0 0 15667 11383 0
rnode "VSS.n855" 0 0 15667 11383 0
rnode "VSS.n856" 0 0 15784 11383 0
rnode "VSS.n857" 0 0 15901 11383 0
rnode "VSS.n858" 0 0 15901 11383 0
rnode "VSS.n859" 0 0 15901 11383 0
rnode "VSS.n860" 0 0 16018 11383 0
rnode "VSS.n861" 0 0 16135 11383 0
rnode "VSS.n862" 0 0 16135 11383 0
rnode "VSS.n863" 0 0 16135 11383 0
rnode "VSS.n864" 0 0 16252 11383 0
rnode "VSS.n865" 0 0 16369 11383 0
rnode "VSS.n866" 0 0 16369 11383 0
rnode "VSS.n867" 0 0 16369 11383 0
rnode "VSS.n868" 0 0 16486 11383 0
rnode "VSS.n869" 0 0 16603 11383 0
rnode "VSS.n870" 0 0 16603 11383 0
rnode "VSS.n871" 0 0 16603 11383 0
rnode "VSS.n872" 0 0 16720 11383 0
rnode "VSS.n873" 0 0 16837 11383 0
rnode "VSS.n874" 0 0 16837 11383 0
rnode "VSS.n875" 0 0 16837 11383 0
rnode "VSS.n876" 0 0 16954 11383 0
rnode "VSS.n877" 0 0 17071 11383 0
rnode "VSS.n878" 0 0 17071 11383 0
rnode "VSS.n879" 0 0 17071 11383 0
rnode "VSS.n880" 0 0 17188 11383 0
rnode "VSS.n881" 0 0 17305 11383 0
rnode "VSS.n882" 0 0 17305 11383 0
rnode "VSS.n883" 0 0 17305 11383 0
rnode "VSS.n884" 0 0 17422 11383 0
rnode "VSS.n885" 0 0 17539 11383 0
rnode "VSS.n886" 0 0 17539 11383 0
rnode "VSS.n887" 0 0 17539 11383 0
rnode "VSS.n888" 0 0 17656 11383 0
rnode "VSS.n889" 0 0 17773 11383 0
rnode "VSS.n890" 0 0 17773 11383 0
rnode "VSS.n891" 0 0 17773 11383 0
rnode "VSS.n892" 0 0 17890 11383 0
rnode "VSS.n893" 0 0 18007 11383 0
rnode "VSS.n894" 0 0 18007 11383 0
rnode "VSS.n895" 0 0 18007 11383 0
rnode "VSS.n896" 0 0 18124 11383 0
rnode "VSS.n897" 0 0 18241 11383 0
rnode "VSS.n898" 0 0 18241 11383 0
rnode "VSS.n899" 0 0 18241 11383 0
rnode "VSS.n900" 0 0 18358 11383 0
rnode "VSS.n901" 0 0 18475 11383 0
rnode "VSS.n902" 0 0 18475 11383 0
rnode "VSS.n903" 0 0 18475 11383 0
rnode "VSS.n904" 0 0 18592 11383 0
rnode "VSS.n905" 0 0 18709 11383 0
rnode "VSS.n906" 0 0 18709 11383 0
rnode "VSS.n907" 0 0 18709 11383 0
rnode "VSS.n908" 0 0 18826 11383 0
rnode "VSS.n909" 0 0 18943 11383 0
rnode "VSS.n910" 0 0 18943 11383 0
rnode "VSS.n911" 0 0 18943 11383 0
rnode "VSS.n912" 0 0 19060 11383 0
rnode "VSS.n913" 0 0 19177 11383 0
rnode "VSS.n914" 0 0 19177 11383 0
rnode "VSS.n915" 0 0 19177 11383 0
rnode "VSS.n916" 0 0 19182 11558 0
rnode "VSS.n917" 0 0 19186 11673 0
rnode "VSS.n918" 0 0 19186 11673 0
rnode "VSS.n919" 0 0 19309 11563 0
rnode "VSS.n920" 0 0 19310 11676 0
rnode "VSS.n921" 0 0 19310 11676 0
rnode "VSS.n922" 0 0 19411 11383 0
rnode "VSS.n923" 0 0 19411 11383 0
rnode "VSS.n924" 0 0 19411 11383 0
rnode "VSS.n925" 0 0 19528 11383 0
rnode "VSS.n926" 0 0 19645 11383 0
rnode "VSS.n927" 0 0 19645 11383 0
rnode "VSS.n928" 0 0 19645 11383 0
rnode "VSS.n929" 0 0 19762 11383 0
rnode "VSS.n930" 0 0 19879 11383 0
rnode "VSS.n931" 0 0 19879 11383 0
rnode "VSS.n932" 0 0 19879 11383 0
rnode "VSS.n933" 0 0 19996 11383 0
rnode "VSS.n934" 0 0 20113 11383 0
rnode "VSS.n935" 0 0 20113 11383 0
rnode "VSS.n936" 0 0 20113 11383 0
rnode "VSS.n937" 0 0 20230 11383 0
rnode "VSS.n938" 0 0 20347 11383 0
rnode "VSS.n939" 0 0 20347 11383 0
rnode "VSS.n940" 0 0 20347 11383 0
rnode "VSS.n941" 0 0 20464 11383 0
rnode "VSS.n942" 0 0 20581 11383 0
rnode "VSS.n943" 0 0 20581 11383 0
rnode "VSS.n944" 0 0 20581 11383 0
rnode "VSS.n945" 0 0 20698 11383 0
rnode "VSS.n946" 0 0 20815 11383 0
rnode "VSS.n947" 0 0 20815 11383 0
rnode "VSS.n948" 0 0 20815 11383 0
rnode "VSS.n949" 0 0 20932 11383 0
rnode "VSS.n950" 0 0 21049 11383 0
rnode "VSS.n951" 0 0 21049 11383 0
rnode "VSS.n952" 0 0 21049 11383 0
rnode "VSS.n953" 0 0 21166 11383 0
rnode "VSS.n954" 0 0 21283 11383 0
rnode "VSS.n955" 0 0 21283 11383 0
rnode "VSS.n956" 0 0 21283 11383 0
rnode "VSS.n957" 0 0 21400 11383 0
rnode "VSS.n958" 0 0 21517 11383 0
rnode "VSS.n959" 0 0 21517 11383 0
rnode "VSS.n960" 0 0 21517 11383 0
rnode "VSS.n961" 0 0 21634 11383 0
rnode "VSS.n962" 0 0 21751 11383 0
rnode "VSS.n963" 0 0 21751 11383 0
rnode "VSS.n964" 0 0 21751 11383 0
rnode "VSS.n965" 0 0 21868 11383 0
rnode "VSS.n966" 0 0 21985 11383 0
rnode "VSS.n967" 0 0 21985 11383 0
rnode "VSS.n968" 0 0 21985 11383 0
rnode "VSS.n969" 0 0 22102 11383 0
rnode "VSS.n970" 0 0 22219 11383 0
rnode "VSS.n971" 0 0 22219 11383 0
rnode "VSS.n972" 0 0 22219 11383 0
rnode "VSS.n973" 0 0 22336 11383 0
rnode "VSS.n974" 0 0 22453 11383 0
rnode "VSS.n975" 0 0 22453 11383 0
rnode "VSS.n976" 0 0 22453 11383 0
rnode "VSS.n977" 0 0 22570 11383 0
rnode "VSS.n978" 0 0 22687 11383 0
rnode "VSS.n979" 0 0 22687 11383 0
rnode "VSS.n980" 0 0 22687 11383 0
rnode "VSS.n981" 0 0 22705 11689 0
rnode "VSS.n982" 0 0 23974 11383 0
rnode "VSS.n983" 0 0 23974 11383 0
rnode "VSS.n984" 0 0 23974 11383 0
rnode "VSS.n985" 0 0 24091 11383 0
rnode "VSS.n986" 0 0 24208 11383 0
rnode "VSS.n987" 0 0 24208 11383 0
rnode "VSS.n988" 0 0 24208 11383 0
rnode "VSS.n989" 0 0 24325 11383 0
rnode "VSS.n990" 0 0 24442 11383 0
rnode "VSS.n991" 0 0 24442 11383 0
rnode "VSS.n992" 0 0 24442 11383 0
rnode "VSS.n993" 0 0 24559 11383 0
rnode "VSS.n994" 0 0 24676 11383 0
rnode "VSS.n995" 0 0 24676 11383 0
rnode "VSS.n996" 0 0 24676 11383 0
rnode "VSS.n997" 0 0 24793 11383 0
rnode "VSS.n998" 0 0 24910 11383 0
rnode "VSS.n999" 0 0 24910 11383 0
rnode "VSS.n1000" 0 0 25027 11383 0
rnode "VSS.n1001" 0 0 25261 11383 0
rnode "VSS.n1002" 0 0 25144 11383 0
rnode "VSS.n1003" 0 0 25144 11383 0
rnode "VSS.n1004" 0 0 25261 11383 0
rnode "VSS.n1005" 0 0 25378 11383 0
rnode "VSS.n1006" 0 0 25378 11383 0
rnode "VSS.n1007" 0 0 25495 11383 0
rnode "VSS.n1008" 0 0 25495 11383 0
rnode "VSS.n1009" 0 0 25729 11383 0
rnode "VSS.n1010" 0 0 25612 11383 0
rnode "VSS.n1011" 0 0 25612 11383 0
rnode "VSS.n1012" 0 0 25729 11383 0
rnode "VSS.n1013" 0 0 25846 11383 0
rnode "VSS.n1014" 0 0 25846 11383 0
rnode "VSS.n1015" 0 0 25963 11383 0
rnode "VSS.n1016" 0 0 25963 11383 0
rnode "VSS.n1017" 0 0 26080 11383 0
rnode "VSS.n1018" 0 0 26080 11383 0
rnode "VSS.n1019" 0 0 26163 11540 0
rnode "VSS.n1020" 0 0 26167 11655 0
rnode "VSS.n1021" 0 0 26167 11655 0
rnode "VSS.n1022" 0 0 26167 11655 0
rnode "VSS.n1023" 0 0 26290 11545 0
rnode "VSS.n1024" 0 0 26290 11545 0
rnode "VSS.n1025" 0 0 26291 11658 0
rnode "VSS.n1026" 0 0 26391 11703 0
rnode "VSS.n1027" 0 0 26599 8421 0
rnode "VSS.t65" 0 0 26085 7212 0
rnode "VSS.n1028" 0 0 26033 6939 0
rnode "VSS.t1265" 0 0 24721 8349 0
rnode "VSS.t942" 0 0 24617 8349 0
rnode "VSS.n1029" 0 0 24669 8349 0
rnode "VSS.t940" 0 0 25178 8349 0
rnode "VSS.n1030" 0 0 25230 8349 0
rnode "VSS.t941" 0 0 25178 7989 0
rnode "VSS.n1031" 0 0 25230 7989 0
rnode "VSS.t738" 0 0 26394 8775 0
rnode "VSS.t739" 0 0 26450 8775 0
rnode "VSS.n1032" 0 0 26502 8502 0
rnode "7b_counter_0.inverter_magic_0.VSS" 0 0 26283 8460 0
rnode "VSS.t731" 0 0 26122 8775 0
rnode "VSS.n1033" 0 0 26282 8460 0
rnode "VSS.n1034" 0 0 26282 8460 0
rnode "VSS.t730" 0 0 26178 8775 0
rnode "VSS.t92" 0 0 26357 7212 0
rnode "VSS.t93" 0 0 26413 7212 0
rnode "VSS.t560" 0 0 27169 7212 0
rnode "VSS.n1035" 0 0 27117 6939 0
rnode "VSS.n1036" 0 0 27334 6763 0
rnode "VSS.t557" 0 0 27497 7212 0
rnode "VSS.t350" 0 0 29120 7212 0
rnode "VSS.n1037" 0 0 29068 6939 0
rnode "VSS.t564" 0 0 28333 7210 0
rnode "VSS.t35" 0 0 28440 6447 0
rnode "VSS.t446" 0 0 29177 6439 0
rnode "VSS.t448" 0 0 29505 6439 0
rnode "VSS.n1038" 0 0 29557 6712 0
rnode "VSS.t351" 0 0 29392 7212 0
rnode "VSS.t34" 0 0 28384 6447 0
rnode "VSS.t561" 0 0 28549 7210 0
rnode "VSS.t349" 0 0 29176 7212 0
rnode "VSS.t445" 0 0 29233 6439 0
rnode "VSS.n1039" 0 0 29258 6232 0
rnode "VSS.t352" 0 0 29448 7212 0
rnode "VSS.t74" 0 0 30383 7211 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" 0 0 30544 6896 0
rnode "VSS.t6" 0 0 30655 7211 0
rnode "VSS.t7" 0 0 30711 7211 0
rnode "VSS.n1040" 0 0 30763 6938 0
rnode "VSS.n1041" 0 0 30962 6857 0
rnode "VSS.t566" 0 0 31326 6447 0
rnode "VSS.t563" 0 0 31654 6447 0
rnode "VSS.n1042" 0 0 31706 6720 0
rnode "VSS.t49" 0 0 31547 7209 0
rnode "VSS.t554" 0 0 30706 6449 0
rnode "VSS.t47" 0 0 31331 7209 0
rnode "VSS.t565" 0 0 31382 6447 0
rnode "VSS.t537" 0 0 32383 7219 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_2.VSS" 0 0 32544 6904 0
rnode "VSS.t716" 0 0 31816 8608 0
rnode "VSS.t1114" 0 0 32220 8608 0
rnode "VSS.t1110" 0 0 32652 8608 0
rnode "VSS.t1112" 0 0 32548 8608 0
rnode "VSS.n1043" 0 0 32600 8608 0
rnode "VSS.n1044" 0 0 32168 8381 0
rnode "VSS.t717" 0 0 31760 8608 0
rnode "VSS.t719" 0 0 31656 8608 0
rnode "VSS.n1045" 0 0 31708 8608 0
rnode "VSS.t721" 0 0 31328 8608 0
rnode "VSS.t799" 0 0 30724 8608 0
rnode "VSS.t801" 0 0 30620 8608 0
rnode "VSS.n1046" 0 0 30672 8608 0
rnode "VSS.t797" 0 0 30292 8608 0
rnode "VSS.t727" 0 0 29832 8608 0
rnode "VSS.t729" 0 0 29728 8608 0
rnode "VSS.n1047" 0 0 29780 8608 0
rnode "VSS.n1048" 0 0 29780 8381 0
rnode "VSS.t718" 0 0 31600 8608 0
rnode "VSS.t720" 0 0 31384 8608 0
rnode "VSS.t798" 0 0 30780 8608 0
rnode "VSS.t800" 0 0 30564 8608 0
rnode "VSS.t796" 0 0 30348 8608 0
rnode "VSS.t575" 0 0 28835 8608 0
rnode "VSS.t713" 0 0 29400 8608 0
rnode "VSS.n1049" 0 0 29348 8381 0
rnode "VSS.t576" 0 0 28779 8608 0
rnode "VSS.t578" 0 0 28675 8608 0
rnode "VSS.n1050" 0 0 28727 8608 0
rnode "VSS.t580" 0 0 28347 8608 0
rnode "VSS.t715" 0 0 27887 8608 0
rnode "VSS.t723" 0 0 27783 8608 0
rnode "VSS.n1051" 0 0 27835 8608 0
rnode "VSS.t725" 0 0 27455 8608 0
rnode "VSS.n1052" 0 0 27509 8337 0
rnode "VSS.n1053" 0 0 27835 8381 0
rnode "VSS.t577" 0 0 28619 8608 0
rnode "VSS.t579" 0 0 28403 8608 0
rnode "VSS.t724" 0 0 27511 8608 0
rnode "VSS.t722" 0 0 27727 8608 0
rnode "VSS.t714" 0 0 27943 8608 0
rnode "VSS.n1054" 0 0 28163 8340 0
rnode "7b_counter_0.buffer_magic_1.VSS" 0 0 28163 8340 0
rnode "VSS.n1055" 0 0 28295 8381 0
rnode "VSS.n1056" 0 0 28727 8381 0
rnode "7b_counter_0.VSS" 0 0 29118 8340 0
rnode "VSS.n1057" 0 0 29118 8340 0
rnode "VSS.t712" 0 0 29456 8608 0
rnode "VSS.t728" 0 0 29672 8608 0
rnode "VSS.t726" 0 0 29888 8608 0
rnode "VSS.n1058" 0 0 30108 8340 0
rnode "7b_counter_0.buffer_magic_2.VSS" 0 0 30108 8340 0
rnode "VSS.n1059" 0 0 30240 8381 0
rnode "VSS.n1060" 0 0 30672 8381 0
rnode "VSS.n1061" 0 0 31276 8381 0
rnode "VSS.n1062" 0 0 31708 8381 0
rnode "7b_counter_0.buffer_magic_0.VSS" 0 0 32036 8340 0
rnode "VSS.n1063" 0 0 32036 8340 0
rnode "VSS.t1113" 0 0 32276 8608 0
rnode "VSS.t1111" 0 0 32492 8608 0
rnode "VSS.t1109" 0 0 32708 8608 0
rnode "VSS.n1064" 0 0 33101 10381 0
rnode "VSS.n1065" 0 0 40119 11383 0
rnode "VSS.n1066" 0 0 38068 1898 0
rnode "VSS.t827" 0 0 30509 3626 0
rnode "VSS.n1067" 0 0 30662 1044 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.VSS" 0 0 29045 1866 0
rnode "VSS.t593" 0 0 28830 4288 0
rnode "VSS.t625" 0 0 29318 4288 0
rnode "VSS.n1068" 0 0 29280 3926 0
rnode "VSS.t647" 0 0 28990 4288 0
rnode "VSS.t594" 0 0 28886 4288 0
rnode "VSS.n1069" 0 0 28938 4288 0
rnode "VSS.n1070" 0 0 28938 4023 0
rnode "7b_counter_0.MDFF_7.VSS" 0 0 29178 3117 0
rnode "VSS.t1226" 0 0 28098 3475 0
rnode "VSS.t1225" 0 0 27994 3475 0
rnode "VSS.n1071" 0 0 28046 3475 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS" 0 -0 27435 3118 0
rnode "VSS.t533" 0 0 28098 4669 0
rnode "VSS.t531" 0 0 27994 4669 0
rnode "VSS.n1072" 0 0 28046 4669 0
rnode "VSS.t242" 0 0 27346 4669 0
rnode "VSS.n1073" 0 0 27398 4353 0
rnode "VSS.t353" 0 0 28370 1171 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS" 0 -0 27435 2722 0
rnode "VSS.n1074" 0 -0 26518 2476 0
rnode "VSS.t364" 0 0 24912 4059 0
rnode "VSS.t637" 0 0 25342 1552 0
rnode "VSS.t329" 0 0 26238 2204 0
rnode "VSS.n1075" 0 0 26290 2438 0
rnode "VSS.n1076" 0 0 25776 2505 0
rnode "VSS.n1077" 0 0 25361 1875 0
rnode "VSS.t643" 0 0 25014 1552 0
rnode "VSS.t640" 0 0 24910 1552 0
rnode "VSS.n1078" 0 0 24962 1552 0
rnode "VSS.t1216" 0 0 24122 2365 0
rnode "VSS.t1228" 0 0 24018 2365 0
rnode "VSS.n1079" 0 0 24070 2365 0
rnode "VSS.n1080" 0 0 24070 2681 0
rnode "VSS.t686" 0 0 24424 4059 0
rnode "VSS.t459" 0 0 24320 4059 0
rnode "VSS.n1081" 0 0 24372 4059 0
rnode "VSS.t362" 0 0 25288 4059 0
rnode "VSS.t684" 0 0 25184 4059 0
rnode "VSS.n1082" 0 0 25236 4059 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.VSS" 0 0 24436 3664 0
rnode "VSS.t685" 0 0 24480 4059 0
rnode "VSS.t528" 0 0 23400 4059 0
rnode "VSS.n1083" 0 0 23485 2723 0
rnode "VSS.t437" 0 0 23370 2365 0
rnode "VSS.t309" 0 0 22798 2204 0
rnode "VSS.t439" 0 0 22694 2204 0
rnode "VSS.n1084" 0 0 22746 2204 0
rnode "VSS.t331" 0 0 22262 2204 0
rnode "VSS.n1085" 0 0 22314 2438 0
rnode "VSS.t436" 0 0 23314 2365 0
rnode "VSS.t308" 0 -0 22854 2204 0
rnode "VSS.t438" 0 0 22638 2204 0
rnode "VSS.t273" 0 0 22173 3636 0
rnode "VSS.n1086" 0 0 21837 3364 0
rnode "VSS.t330" 0 0 22206 2204 0
rnode "VSS.n1087" 0 0 22403 2086 0
rnode "VSS.t487" 0 0 15132 -3532 0
rnode "VSS.t836" 0 0 14490 -1643 0
rnode "VSS.t838" 0 0 14490 -2003 0
rnode "VSS.n1088" 0 0 13755 -3166 0
rnode "VSS.t477" 0 0 14089 -1643 0
rnode "VSS.t835" 0 0 13985 -1643 0
rnode "VSS.n1089" 0 0 14037 -1643 0
rnode "VSS.t837" 0 0 14546 -1643 0
rnode "VSS.n1090" 0 0 14598 -1643 0
rnode "VSS.t839" 0 0 14546 -2003 0
rnode "VSS.n1091" 0 0 14598 -2003 0
rnode "VSS.n1092" 0 0 14013 -2461 0
rnode "VSS.t474" 0 0 12028 -1643 0
rnode "VSS.t1210" 0 0 11924 -1643 0
rnode "VSS.n1093" 0 0 11976 -1643 0
rnode "VSS.t1208" 0 0 12485 -1643 0
rnode "VSS.n1094" 0 0 12537 -1643 0
rnode "VSS.t1209" 0 0 12485 -2003 0
rnode "VSS.n1095" 0 0 12537 -2003 0
rnode "VSS.n1096" 0 0 12741 -2767 0
rnode "VSS.n1097" 0 0 12741 -2767 0
rnode "VSS.t298" 0 0 12910 -3038 0
rnode "VSS.t673" 0 0 12806 -3038 0
rnode "VSS.n1098" 0 0 12858 -3038 0
rnode "VSS.t666" 0 0 13595 -3481 0
rnode "VSS.n1099" 0 0 13596 -3127 0
rnode "VSS.n1100" 0 0 14013 -2740 0
rnode "VSS.t664" 0 0 13923 -3481 0
rnode "VSS.t488" 0 0 15076 -3532 0
rnode "VSS.t486" 0 0 14972 -3532 0
rnode "VSS.n1101" 0 0 15024 -3532 0
rnode "VSS.n1102" 0 0 15654 -3171 0
rnode "VSS.t534" 0 0 15780 -3532 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VSS" 0 0 15760 -1532 0
rnode "VSS.t95" 0 0 15599 -1217 0
rnode "VSS.t1078" 0 0 16706 -3532 0
rnode "VSS.t1076" 0 0 16602 -3532 0
rnode "VSS.n1103" 0 0 16654 -3532 0
rnode "VSS.t191" 0 0 17354 -3532 0
rnode "VSS.n1104" 0 0 18293 -3847 0
rnode "VSS.t190" 0 0 17410 -3532 0
rnode "VSS.t39" 0 0 16574 -1980 0
rnode "VSS.t12" 0 0 15871 -1217 0
rnode "VSS.t857" 0 0 16683 -1217 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" 0 0 16844 -1532 0
rnode "VSS.t854" 0 0 16955 -1217 0
rnode "VSS.t46" 0 0 17626 -1982 0
rnode "VSS.t89" 0 0 17954 -1982 0
rnode "VSS.n1105" 0 0 18006 -1709 0
rnode "VSS.t846" 0 0 17847 -1219 0
rnode "VSS.t27" 0 0 17006 -1980 0
rnode "VSS.t850" 0 0 17631 -1219 0
rnode "VSS.t45" 0 0 17682 -1982 0
rnode "VSS.t506" 0 0 18634 -1217 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VSS" 0 0 18795 -1532 0
rnode "VSS.n1106" 0 0 18859 -1675 0
rnode "VSS.n1107" 0 0 20062 -1666 0
rnode "VSS.t16" 0 0 20225 -1218 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_2.VSS" 0 0 20065 -1665 0
rnode "VSS.n1108" 0 0 20476 -1628 0
rnode "VSS.t586" 0 0 21897 -1210 0
rnode "VSS.t588" 0 0 22225 -1210 0
rnode "VSS.n1109" 0 0 22277 -1483 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VSS" 0 0 22058 -1525 0
rnode "VSS.n1110" 0 -0 22057 -1525 0
rnode "VSS.n1111" 0 0 21845 -1483 0
rnode "VSS.n1112" 0 0 21298 -1572 0
rnode "VSS.t1201" 0 0 22004 -1990 0
rnode "VSS.t585" 0 0 21953 -1210 0
rnode "VSS.t98" 0 0 21277 -1220 0
rnode "VSS.t852" 0 0 21112 -1982 0
rnode "VSS.t48" 0 0 21061 -1220 0
rnode "VSS.t853" 0 0 21168 -1982 0
rnode "VSS.n1113" 0 0 21220 -1709 0
rnode "VSS.t845" 0 0 20840 -1982 0
rnode "VSS.n1114" 0 0 20788 -1709 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" 0 0 21007 -1667 0
rnode "VSS.n1115" 0 -0 21008 -1667 0
rnode "VSS.n1116" 0 0 21008 -1667 0
rnode "VSS.t15" 0 0 20169 -1218 0
rnode "VSS.t848" 0 0 20220 -1980 0
rnode "VSS.t24" 0 0 20845 -1220 0
rnode "VSS.t844" 0 0 20896 -1982 0
rnode "VSS.n1117" 0 0 21003 -1534 0
rnode "VSS.n1118" 0 0 21003 -1534 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_1.VSS" 0 0 21000 -1535 0
rnode "VSS.n1119" 0 0 20476 -1572 0
rnode "VSS.n1120" 0 0 20277 -1491 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" 0 0 20058 -1533 0
rnode "VSS.t42" 0 0 19897 -1218 0
rnode "VSS.t582" 0 0 19019 -1990 0
rnode "VSS.t584" 0 0 18691 -1990 0
rnode "VSS.n1121" 0 0 18639 -1717 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VSS" 0 0 18858 -1675 0
rnode "VSS.n1122" 0 -0 18859 -1675 0
rnode "VSS.n1123" 0 0 19071 -1717 0
rnode "VSS.t508" 0 0 18962 -1217 0
rnode "VSS.n1124" 0 0 19014 -1490 0
rnode "VSS.n1125" 0 0 19238 -1532 0
rnode "VSS.n1126" 0 0 19845 -1491 0
rnode "VSS.n1127" 0 -0 20057 -1533 0
rnode "VSS.n1128" 0 0 20057 -1533 0
rnode "VSS.t849" 0 0 20004 -1980 0
rnode "VSS.t41" 0 0 19953 -1218 0
rnode "VSS.t851" 0 0 19788 -1980 0
rnode "VSS.t507" 0 0 18906 -1217 0
rnode "VSS.t581" 0 0 18963 -1990 0
rnode "VSS.n1129" 0 0 19304 -2197 0
rnode "VSS.t88" 0 0 17898 -1982 0
rnode "VSS.t847" 0 0 18063 -1219 0
rnode "VSS.t505" 0 0 18690 -1217 0
rnode "VSS.t583" 0 0 18747 -1990 0
rnode "VSS.n1130" 0 0 18772 -2197 0
rnode "VSS.n1131" 0 0 18794 -1532 0
rnode "VSS.n1132" 0 -0 18794 -1532 0
rnode "VSS.n1133" 0 0 18582 -1490 0
rnode "VSS.t855" 0 0 17011 -1217 0
rnode "VSS.n1134" 0 0 17063 -1490 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.VSS" 0 0 17786 -1534 0
rnode "VSS.n1135" 0 0 17789 -1533 0
rnode "VSS.n1136" 0 0 17789 -1533 0
rnode "VSS.n1137" 0 0 17794 -1667 0
rnode "VSS.n1138" 0 -0 17794 -1667 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" 0 0 17793 -1667 0
rnode "VSS.n1139" 0 0 17574 -1709 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_0.VSS" 0 0 16851 -1665 0
rnode "VSS.n1140" 0 0 16848 -1666 0
rnode "VSS.t856" 0 0 16739 -1217 0
rnode "VSS.t85" 0 0 16790 -1980 0
rnode "VSS.n1141" 0 0 16843 -1532 0
rnode "VSS.n1142" 0 -0 16843 -1532 0
rnode "VSS.n1143" 0 0 16631 -1490 0
rnode "VSS.t13" 0 0 15927 -1217 0
rnode "VSS.n1144" 0 0 15979 -1490 0
rnode "p2_gen_magic_0.DFF_magic_0.VSS" 0 0 16327 -1531 0
rnode "VSS.n1145" 0 0 16327 -1531 0
rnode "VSS.t188" 0 0 16330 -3532 0
rnode "VSS.n1146" 0 0 16344 -3258 0
rnode "VSS.t1075" 0 0 16546 -3532 0
rnode "VSS.t1077" 0 0 16762 -3532 0
rnode "VSS.t189" 0 0 16978 -3532 0
rnode "VSS.n1147" 0 0 17265 -3175 0
rnode "p2_gen_magic_0.AND2_magic_0.VSS" 0 0 17265 -3175 0
rnode "VSS.n1148" 0 0 16654 -3216 0
rnode "VSS.t535" 0 0 15724 -3532 0
rnode "VSS.n1149" 0 0 15672 -3216 0
rnode "VSS.n1150" 0 0 15788 -3174 0
rnode "VSS.n1151" 0 0 15654 -3171 0
rnode "VSS.n1152" 0 0 15547 -1490 0
rnode "VSS.n1153" 0 -0 15759 -1532 0
rnode "VSS.n1154" 0 0 15759 -1532 0
rnode "VSS.t94" 0 0 15655 -1217 0
rnode "VSS.t931" 0 0 15348 -3532 0
rnode "VSS.n1155" 0 0 15635 -3175 0
rnode "p2_gen_magic_0.AND2_magic_1.VSS" 0 0 15635 -3175 0
rnode "VSS.n1156" 0 0 15024 -3216 0
rnode "VSS.n1157" 0 0 14013 -2740 0
rnode "VSS.n1158" 0 0 13975 -3208 0
rnode "VSS.n1159" 0 -0 13755 -3166 0
rnode "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS" 0 0 13756 -3166 0
rnode "VSS.n1160" 0 0 13765 -3168 0
rnode "VSS.n1161" 0 0 13765 -2740 0
rnode "VSS.n1162" 0 0 13659 -2740 0
rnode "VSS.n1163" 0 0 12858 -2800 0
rnode "VSS.n1164" 0 0 12842 -2721 0
rnode "VSS.n1165" 0 0 12842 -2721 0
rnode "VSS.t173" 0 0 13713 -1643 0
rnode "VSS.t665" 0 0 13651 -3481 0
rnode "VSS.t475" 0 0 13497 -1643 0
rnode "VSS.t297" 0 0 12966 -3038 0
rnode "VSS.n1166" 0 0 12842 -2721 0
rnode "VSS.t672" 0 0 12750 -3038 0
rnode "VSS.n1167" 0 0 12791 -2744 0
rnode "VSS.n1168" 0 0 12791 -2744 0
rnode "VSS.n1169" 0 0 12791 -2744 0
rnode "VSS.n1170" 0 0 12741 -2767 0
rnode "VSS.t885" 0 0 11660 -3481 0
rnode "VSS.n1171" 0 0 11653 -3168 0
rnode "VSS.n1172" 0 0 11712 -3208 0
rnode "VSS.n1173" 0 0 11796 -3131 0
rnode "VSS.n1174" 0 0 11882 -2780 0
rnode "p2_gen_magic_0.xnor_magic_2.VSS" 0 0 12637 -2742 0
rnode "VSS.n1175" 0 0 12637 -2742 0
rnode "VSS.n1176" 0 0 12637 -2742 0
rnode "VSS.t181" 0 0 12534 -3038 0
rnode "VSS.t1207" 0 0 12429 -1643 0
rnode "VSS.t881" 0 0 12318 -3038 0
rnode "VSS.t252" 0 0 12084 -1643 0
rnode "VSS.t175" 0 0 11868 -1643 0
rnode "VSS.t174" 0 0 11652 -1643 0
rnode "VSS.n1177" 0 0 11774 -2472 0
rnode "VSS.n1178" 0 0 11774 -2472 0
rnode "VSS.n1179" 0 0 12537 -2400 0
rnode "p2_gen_magic_0.3_inp_AND_magic_0.VSS" 0 0 13834 -2475 0
rnode "VSS.n1180" 0 0 13835 -2472 0
rnode "VSS.n1181" 0 0 13835 -2472 0
rnode "VSS.t663" 0 0 13867 -3481 0
rnode "VSS.t172" 0 0 13929 -1643 0
rnode "VSS.t476" 0 0 14145 -1643 0
rnode "VSS.n1182" 0 0 14313 -2569 0
rnode "VSS.t930" 0 0 14700 -3532 0
rnode "VSS.n1183" 0 0 14719 -2586 0
rnode "VSS.t485" 0 0 14916 -3532 0
rnode "VSS.n1184" 0 0 14964 -1002 0
rnode "VSS.n1185" 0 0 14963 -422 0
rnode "VSS.n1186" 0 0 21635 427 0
rnode "VSS.t399" 0 0 20763 1781 0
rnode "VSS.t283" 0 0 21009 3475 0
rnode "VSS.n1187" 0 0 20957 3159 0
rnode "VSS.t1192" 0 0 20361 3475 0
rnode "VSS.t1196" 0 0 20257 3475 0
rnode "VSS.n1188" 0 0 20309 3475 0
rnode "VSS.n1189" 0 0 20309 3159 0
rnode "VSS.t240" 0 0 21009 4669 0
rnode "VSS.t1279" 0 0 21685 3636 0
rnode "VSS.t274" 0 0 21581 3636 0
rnode "VSS.n1190" 0 0 21633 3636 0
rnode "VSS.t1280" 0 0 22117 3636 0
rnode "VSS.n1191" 0 0 21837 3364 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VSS" 0 0 21835 3362 0
rnode "VSS.n1192" 0 0 21633 3402 0
rnode "VSS.n1193" 0 0 21143 3118 0
rnode "VSS.n1194" 0 0 20957 4353 0
rnode "VSS.t239" 0 0 21065 4669 0
rnode "VSS.t384" 0 0 19899 1781 0
rnode "VSS.t595" 0 0 19309 4288 0
rnode "VSS.t621" 0 0 19469 4288 0
rnode "VSS.t596" 0 0 19365 4288 0
rnode "VSS.n1195" 0 0 19417 4288 0
rnode "VSS.t527" 0 0 20923 1781 0
rnode "VSS.t400" 0 0 20819 1781 0
rnode "VSS.n1196" 0 0 20871 1781 0
rnode "VSS.n1197" 0 0 20871 2130 0
rnode "VSS.t402" 0 0 20059 1781 0
rnode "VSS.t385" 0 0 19955 1781 0
rnode "VSS.n1198" 0 0 20007 1781 0
rnode "VSS.t389" 0 0 19195 1781 0
rnode "VSS.t368" 0 0 19091 1781 0
rnode "VSS.n1199" 0 0 19143 1781 0
rnode "7b_counter_0.MDFF_1.tspc2_magic_0.VSS" 0 0 19943 2176 0
rnode "VSS.t610" 0 0 20633 3475 0
rnode "VSS.t387" 0 0 20547 1781 0
rnode "VSS.t1191" 0 0 20417 3475 0
rnode "VSS.t386" 0 0 20331 1781 0
rnode "VSS.t1195" 0 0 20201 3475 0
rnode "VSS.t401" 0 0 20115 1781 0
rnode "VSS.t612" 0 0 19985 3475 0
rnode "VSS.n1200" 0 0 19945 2173 0
rnode "VSS.n1201" 0 -0 19945 2173 0
rnode "VSS.n1202" 0 0 20007 2130 0
rnode "VSS.n1203" 0 0 20163 2172 0
rnode "VSS.n1204" 0 0 20165 3117 0
rnode "VSS.n1205" 0 0 19504 3586 0
rnode "VSS.n1206" 0 0 19417 4023 0
rnode "VSS.t602" 0 0 19037 4288 0
rnode "VSS.t417" 0 0 18141 3636 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VSS" 0 0 17859 3362 0
rnode "VSS.t388" 0 0 19251 1781 0
rnode "VSS.t601" 0 0 19093 4288 0
rnode "VSS.t367" 0 0 19035 1781 0
rnode "VSS.t365" 0 0 18197 3636 0
rnode "VSS.t158" 0 0 17765 3636 0
rnode "VSS.t366" 0 0 18141 2204 0
rnode "VSS.t159" 0 0 17709 2204 0
rnode "VSS.t453" 0 0 17605 2204 0
rnode "VSS.n1207" 0 0 17657 2204 0
rnode "VSS.n1208" 0 0 17167 2722 0
rnode "VSS.t521" 0 0 17709 3636 0
rnode "VSS.t121" 0 0 17605 3636 0
rnode "VSS.n1209" 0 0 17657 3636 0
rnode "VSS.n1210" 0 0 17657 3402 0
rnode "VSS.t276" 0 0 17033 3475 0
rnode "VSS.n1211" 0 0 16981 3159 0
rnode "VSS.t119" 0 0 17033 4669 0
rnode "VSS.t1064" 0 0 16385 4669 0
rnode "VSS.t1066" 0 0 16281 4669 0
rnode "VSS.n1212" 0 0 16333 4669 0
rnode "VSS.n1213" 0 0 16918 4310 0
rnode "VSS.t118" 0 0 17089 4669 0
rnode "VSS.t355" 0 0 16009 1171 0
rnode "VSS.t600" 0 0 16009 3475 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.VSS" 0 0 15334 1866 0
rnode "VSS.t632" 0 0 15333 4288 0
rnode "VSS.t623" 0 0 15493 4288 0
rnode "VSS.t633" 0 0 15389 4288 0
rnode "VSS.n1214" 0 0 15441 4288 0
rnode "VSS.n1215" 0 0 15441 4023 0
rnode "VSS.t67" 0 0 16385 3475 0
rnode "VSS.t58" 0 0 16281 3475 0
rnode "VSS.n1216" 0 0 16333 3475 0
rnode "VSS.t120" 0 0 17549 3636 0
rnode "VSS.t275" 0 0 17089 3475 0
rnode "VSS.t424" 0 0 17033 2365 0
rnode "VSS.n1217" 0 0 16981 2681 0
rnode "VSS.t1183" 0 0 16385 2365 0
rnode "VSS.t1184" 0 0 16281 2365 0
rnode "VSS.n1218" 0 0 16333 2365 0
rnode "VSS.t609" 0 0 15061 1552 0
rnode "VSS.n1219" 0 0 15098 1914 0
rnode "7b_counter_0.MDFF_1.VSS" 0 0 15201 2723 0
rnode "VSS.n1220" 0 0 15339 2666 0
rnode "VSS.t634" 0 0 15493 1552 0
rnode "VSS.t641" 0 0 15389 1552 0
rnode "VSS.n1221" 0 0 15441 1552 0
rnode "VSS.n1222" 0 0 15339 1914 0
rnode "VSS.n1223" 0 0 15441 1817 0
rnode "VSS.n1224" 0 0 15560 2725 0
rnode "VSS.n1225" 0 0 16333 2681 0
rnode "VSS.t358" 0 0 17033 1171 0
rnode "VSS.n1226" 0 0 16981 1487 0
rnode "VSS.t357" 0 0 17089 1171 0
rnode "VSS.t524" 0 0 16225 1171 0
rnode "VSS.t522" 0 0 16441 1171 0
rnode "VSS.t356" 0 0 16657 1171 0
rnode "VSS.n1227" 0 0 16944 1528 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS" 0 -0 16944 1528 0
rnode "VSS.t523" 0 0 16385 1171 0
rnode "VSS.t525" 0 0 16281 1171 0
rnode "VSS.n1228" 0 0 16333 1171 0
rnode "VSS.n1229" 0 0 16918 1530 0
rnode "VSS.n1230" 0 0 16918 2723 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS" 0 -0 16944 2722 0
rnode "VSS.t57" 0 0 16225 3475 0
rnode "VSS.t66" 0 0 16441 3475 0
rnode "VSS.t599" 0 0 16657 3475 0
rnode "VSS.n1231" 0 0 16944 3118 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS" 0 -0 16944 3118 0
rnode "VSS.n1232" 0 0 16918 3117 0
rnode "VSS.n1233" 0 0 16333 3159 0
rnode "VSS.n1234" 0 0 15560 3114 0
rnode "VSS.n1235" 0 0 15255 3114 0
rnode "VSS.t605" 0 0 15061 4288 0
rnode "VSS.n1236" 0 0 15023 3926 0
rnode "VSS.t617" 0 0 14471 4288 0
rnode "VSS.n1237" 0 0 14508 3926 0
rnode "VSS.n1238" 0 0 14277 3114 0
rnode "VSS.t592" 0 0 14143 4288 0
rnode "VSS.t627" 0 0 14039 4288 0
rnode "VSS.n1239" 0 0 14091 4288 0
rnode "VSS.n1240" 0 0 14091 4023 0
rnode "VSS.t604" 0 0 15117 4288 0
rnode "VSS.t616" 0 0 14415 4288 0
rnode "VSS.t591" 0 0 14199 4288 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.VSS" 0 0 14198 1866 0
rnode "VSS.t915" 0 0 13523 4669 0
rnode "VSS.t590" 0 0 13523 1171 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS" 0 -0 12588 2722 0
rnode "VSS.t202" 0 0 12443 3475 0
rnode "VSS.t18" 0 0 13251 3475 0
rnode "VSS.t3" 0 0 13147 3475 0
rnode "VSS.n1241" 0 0 13199 3475 0
rnode "VSS.n1242" 0 0 14032 3114 0
rnode "VSS.n1243" 0 0 13199 3159 0
rnode "VSS.n1244" 0 0 12614 3117 0
rnode "VSS.t203" 0 0 12499 3475 0
rnode "VSS.t500" 0 0 12499 2365 0
rnode "VSS.n1245" 0 0 12551 2681 0
rnode "VSS.t234" 0 0 12499 1171 0
rnode "VSS.t568" 0 0 13251 1171 0
rnode "VSS.t570" 0 0 13147 1171 0
rnode "VSS.n1246" 0 0 13199 1171 0
rnode "VSS.t1047" 0 0 13251 2365 0
rnode "VSS.t1050" 0 0 13147 2365 0
rnode "VSS.n1247" 0 0 13199 2365 0
rnode "VSS.t631" 0 0 14471 1552 0
rnode "VSS.n1248" 0 0 14433 1914 0
rnode "7b_counter_0.MDFF_4.VSS" 0 0 14331 2723 0
rnode "VSS.n1249" 0 0 14192 2666 0
rnode "VSS.t603" 0 0 14143 1552 0
rnode "VSS.t638" 0 0 14039 1552 0
rnode "VSS.n1250" 0 0 14091 1552 0
rnode "VSS.n1251" 0 0 14192 1914 0
rnode "VSS.n1252" 0 0 14091 1817 0
rnode "VSS.n1253" 0 0 13972 2725 0
rnode "VSS.n1254" 0 0 13199 2681 0
rnode "VSS.n1255" 0 0 12614 2723 0
rnode "VSS.n1256" 0 0 12614 1530 0
rnode "VSS.t567" 0 0 13307 1171 0
rnode "VSS.t569" 0 0 13091 1171 0
rnode "VSS.t589" 0 0 12875 1171 0
rnode "VSS.t233" 0 0 12443 1171 0
rnode "VSS.n1257" 0 0 12588 1528 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS" 0 -0 12588 1528 0
rnode "VSS.n1258" 0 0 12551 1487 0
rnode "VSS.n1259" 0 0 12365 2722 0
rnode "VSS.n1260" 0 0 12134 2753 0
rnode "VSS.t246" 0 0 11927 3636 0
rnode "VSS.t147" 0 0 11823 3636 0
rnode "VSS.n1261" 0 0 11875 3636 0
rnode "VSS.t149" 0 0 11391 3636 0
rnode "VSS.n1262" 0 0 11443 3402 0
rnode "VSS.t245" 0 0 11983 3636 0
rnode "VSS.t146" 0 0 11767 3636 0
rnode "VSS.t427" 0 0 11927 2204 0
rnode "VSS.t262" 0 0 11823 2204 0
rnode "VSS.n1263" 0 0 11875 2204 0
rnode "VSS.n1264" 0 0 11875 2438 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VSS" 0 0 11673 2478 0
rnode "VSS.t924" 0 0 11391 2204 0
rnode "VSS.n1265" 0 0 11515 2516 0
rnode "VSS.n1266" 0 -0 11671 2476 0
rnode "VSS.t333" 0 0 10065 1781 0
rnode "VSS.t619" 0 0 10495 4288 0
rnode "VSS.n1267" 0 0 10514 3965 0
rnode "VSS.t630" 0 0 10167 4288 0
rnode "VSS.t646" 0 0 10063 4288 0
rnode "VSS.n1268" 0 0 10115 4288 0
rnode "VSS.t1054" 0 0 9275 3475 0
rnode "VSS.t1058" 0 0 9171 3475 0
rnode "VSS.n1269" 0 0 9223 3475 0
rnode "VSS.n1270" 0 0 9223 3159 0
rnode "VSS.t1251" 0 0 9577 1781 0
rnode "VSS.t431" 0 0 9473 1781 0
rnode "VSS.n1271" 0 0 9525 1781 0
rnode "VSS.t929" 0 0 10441 1781 0
rnode "VSS.t1249" 0 0 10337 1781 0
rnode "VSS.n1272" 0 0 10389 1781 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.VSS" 0 0 9589 2176 0
rnode "VSS.t1250" 0 0 9633 1781 0
rnode "VSS.t571" 0 0 8553 1781 0
rnode "VSS.n1273" 0 0 8638 3117 0
rnode "VSS.t426" 0 0 8523 3475 0
rnode "VSS.t393" 0 0 7951 3636 0
rnode "VSS.t105" 0 0 7847 3636 0
rnode "VSS.n1274" 0 0 7899 3636 0
rnode "VSS.t193" 0 0 7415 3636 0
rnode "VSS.n1275" 0 0 7467 3402 0
rnode "VSS.t425" 0 0 8467 3475 0
rnode "VSS.t392" 0 0 8007 3636 0
rnode "VSS.t104" 0 0 7791 3636 0
rnode "VSS.t434" 0 0 7085 2204 0
rnode "VSS.t254" 0 0 7461 2204 0
rnode "VSS.n1276" 0 0 7308 2516 0
rnode "VSS.t435" 0 0 7029 2204 0
rnode "VSS.t465" 0 0 6925 2204 0
rnode "VSS.n1277" 0 0 6977 2204 0
rnode "VSS.t889" 0 0 6353 2365 0
rnode "VSS.n1278" 0 0 6301 2681 0
rnode "VSS.t463" 0 0 6353 1171 0
rnode "VSS.t484" 0 0 5705 1171 0
rnode "VSS.t482" 0 0 5601 1171 0
rnode "VSS.n1279" 0 0 5653 1171 0
rnode "VSS.n1280" 0 0 6238 1530 0
rnode "VSS.t462" 0 0 6409 1171 0
rnode "VSS.t764" 0 0 4653 1552 0
rnode "VSS.t753" 0 0 4813 1552 0
rnode "VSS.t765" 0 0 4709 1552 0
rnode "VSS.n1281" 0 0 4761 1552 0
rnode "VSS.n1282" 0 0 4761 1817 0
rnode "VSS.t741" 0 0 4381 1552 0
rnode "VSS.t211" 0 0 3485 2204 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VSS" 0 0 3203 2478 0
rnode "VSS.t746" 0 0 5329 2365 0
rnode "VSS.t183" 0 0 5403 4059 0
rnode "VSS.t1173" 0 0 5299 4059 0
rnode "VSS.n1283" 0 0 5351 4059 0
rnode "VSS.t1084" 0 0 6267 4059 0
rnode "VSS.t185" 0 0 6163 4059 0
rnode "VSS.n1284" 0 0 6215 4059 0
rnode "VSS.t670" 0 0 5705 2365 0
rnode "VSS.t675" 0 0 5601 2365 0
rnode "VSS.n1285" 0 0 5653 2365 0
rnode "VSS.t464" 0 0 6869 2204 0
rnode "VSS.t888" 0 0 6409 2365 0
rnode "VSS.t1083" 0 0 6323 4059 0
rnode "VSS.t182" 0 0 5459 4059 0
rnode "VSS.t674" 0 0 5545 2365 0
rnode "VSS.t1171" 0 0 5675 4059 0
rnode "VSS.t669" 0 0 5761 2365 0
rnode "VSS.t1176" 0 0 5891 4059 0
rnode "VSS.t760" 0 0 5977 2365 0
rnode "VSS.t184" 0 0 6107 4059 0
rnode "VSS.n1286" 0 0 6264 2722 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS" 0 -0 6264 2722 0
rnode "VSS.n1287" 0 0 6238 2723 0
rnode "VSS.n1288" 0 0 5653 2681 0
rnode "VSS.n1289" 0 0 5509 2723 0
rnode "VSS.n1290" 0 0 5507 3668 0
rnode "VSS.n1291" 0 0 5351 3710 0
rnode "VSS.t1175" 0 0 4539 4059 0
rnode "VSS.t312" 0 0 4435 4059 0
rnode "VSS.n1292" 0 0 4487 4059 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.VSS" 0 0 5287 3664 0
rnode "VSS.n1293" 0 -0 5289 3667 0
rnode "VSS.n1294" 0 0 5289 3667 0
rnode "VSS.t1172" 0 0 5243 4059 0
rnode "VSS.t412" 0 0 5027 4059 0
rnode "VSS.t411" 0 0 4811 4059 0
rnode "VSS.t1174" 0 0 4595 4059 0
rnode "VSS.t740" 0 0 4437 1552 0
rnode "VSS.n1295" 0 0 4435 2167 0
rnode "VSS.t311" 0 0 4379 4059 0
rnode "VSS.n1296" 0 0 4379 4059 0
rnode "VSS.t210" 0 0 3541 3636 0
rnode "VSS.t480" 0 0 3485 3636 0
rnode "VSS.n1297" 0 0 3205 3364 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS" 0 -0 2288 2722 0
rnode "VSS.t748" 0 0 2001 3475 0
rnode "VSS.t258" 0 0 2377 3475 0
rnode "VSS.n1298" 0 0 2325 3159 0
rnode "VSS.t671" 0 0 1729 3475 0
rnode "VSS.t660" 0 0 1625 3475 0
rnode "VSS.n1299" 0 0 1677 3475 0
rnode "VSS.t757" 0 0 837 4288 0
rnode "VSS.t769" 0 0 733 4288 0
rnode "VSS.n1300" 0 0 785 4288 0
rnode "VSS.n1301" 0 0 785 4023 0
rnode "VSS.n1302" 0 0 683 3174 0
rnode "VSS.n1303" 0 0 844 3087 0
rnode "VSS.n1304" 0 0 1677 3159 0
rnode "VSS.t287" 0 0 2377 4669 0
rnode "VSS.n1305" 0 0 2325 4353 0
rnode "VSS.t286" 0 0 2433 4669 0
rnode "VSS.t231" 0 0 2001 4669 0
rnode "VSS.t232" 0 0 1353 4669 0
rnode "VSS.t1079" 0 0 1569 4669 0
rnode "VSS.t1081" 0 0 1785 4669 0
rnode "VSS.t221" 0 0 2433 1171 0
rnode "VSS.t222" 0 0 2377 1171 0
rnode "VSS.t479" 0 0 3053 3636 0
rnode "VSS.t520" 0 0 2949 3636 0
rnode "VSS.n1306" 0 0 3001 3636 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VSS" 0 0 3203 3362 0
rnode "VSS.n1307" 0 0 3001 3402 0
rnode "VSS.n1308" 0 0 2511 3118 0
rnode "VSS.n1309" 0 0 2742 3087 0
rnode "VSS.t497" 0 0 3053 2204 0
rnode "VSS.t213" 0 0 2949 2204 0
rnode "VSS.n1310" 0 0 3001 2204 0
rnode "VSS.n1311" 0 0 3001 2438 0
rnode "VSS.n1312" 0 0 2742 2753 0
rnode "VSS.t1270" 0 0 2377 2365 0
rnode "VSS.n1313" 0 0 2325 2681 0
rnode "VSS.n1314" 0 0 2511 2722 0
rnode "VSS.n1315" 0 0 2325 1487 0
rnode "VSS.t873" 0 0 1729 1171 0
rnode "VSS.t876" 0 0 1625 1171 0
rnode "VSS.n1316" 0 0 1677 1171 0
rnode "VSS.n1317" 0 0 2262 1530 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS" 0 -0 2288 1528 0
rnode "VSS.n1318" 0 0 2288 1528 0
rnode "VSS.t335" 0 0 2001 1171 0
rnode "VSS.t872" 0 0 1785 1171 0
rnode "VSS.t875" 0 0 1569 1171 0
rnode "VSS.t336" 0 0 1353 1171 0
rnode "VSS.t62" 0 0 1785 3475 0
rnode "VSS.t31" 0 0 1569 3475 0
rnode "VSS.t751" 0 0 1353 3475 0
rnode "VSS.n1319" 0 0 1123 2920 0
rnode "VSS.t756" 0 0 893 4288 0
rnode "VSS.n1320" 0 0 1893 4486 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS" 0 0 2288 4312 0
rnode "VSS.t1082" 0 0 1729 4669 0
rnode "VSS.t1080" 0 0 1625 4669 0
rnode "VSS.n1321" 0 0 1677 4669 0
rnode "VSS.n1322" 0 0 2262 4310 0
rnode "VSS.n1323" 0 0 2262 3117 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS" 0 -0 2288 3118 0
rnode "VSS.n1324" 0 0 2288 3118 0
rnode "VSS.t257" 0 0 2433 3475 0
rnode "VSS.t212" 0 0 2893 3636 0
rnode "VSS.t478" 0 0 3109 3636 0
rnode "VSS.n1325" 0 0 3205 2476 0
rnode "VSS.n1326" 0 -0 3205 2476 0
rnode "VSS.n1327" 0 0 3433 2438 0
rnode "VSS.n1328" 0 0 4362 1875 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.VSS" 0 0 4654 1866 0
rnode "VSS.n1329" 0 0 4654 1866 0
rnode "VSS.t752" 0 0 4869 1552 0
rnode "VSS.t277" 0 0 5329 1171 0
rnode "VSS.t481" 0 0 5545 1171 0
rnode "VSS.t483" 0 0 5761 1171 0
rnode "VSS.t278" 0 0 5977 1171 0
rnode "VSS.n1330" 0 0 6264 1528 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS" 0 -0 6264 1528 0
rnode "VSS.n1331" 0 0 6301 1487 0
rnode "VSS.n1332" 0 0 6487 2722 0
rnode "VSS.n1333" 0 0 6977 2438 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VSS" 0 0 7179 2478 0
rnode "VSS.n1334" 0 -0 7181 2476 0
rnode "VSS.n1335" 0 0 7181 2476 0
rnode "VSS.t192" 0 0 7359 3636 0
rnode "VSS.t253" 0 0 7517 2204 0
rnode "VSS.n1336" 0 0 7695 3364 0
rnode "VSS.n1337" 0 -0 7695 3364 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VSS" 0 0 7697 3362 0
rnode "VSS.n1338" 0 0 7899 3402 0
rnode "VSS.t391" 0 0 8523 4669 0
rnode "VSS.t407" 0 0 9275 4669 0
rnode "VSS.t405" 0 0 9171 4669 0
rnode "VSS.n1339" 0 0 9223 4669 0
rnode "VSS.n1340" 0 0 8638 4310 0
rnode "VSS.t645" 0 0 10007 4288 0
rnode "VSS.t332" 0 0 9849 1781 0
rnode "VSS.n1341" 0 0 9777 2625 0
rnode "VSS.t360" 0 0 9547 4669 0
rnode "VSS.t406" 0 0 9331 4669 0
rnode "VSS.t404" 0 0 9115 4669 0
rnode "VSS.t359" 0 0 8899 4669 0
rnode "VSS.t390" 0 0 8467 4669 0
rnode "VSS.n1342" 0 0 8612 4312 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS" 0 -0 8612 4312 0
rnode "VSS.n1343" 0 0 8575 4353 0
rnode "VSS.n1344" 0 0 8389 3118 0
rnode "VSS.n1345" 0 0 8575 3159 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS" 0 -0 8612 3118 0
rnode "VSS.n1346" 0 0 8612 3118 0
rnode "VSS.t432" 0 0 8769 1781 0
rnode "VSS.t628" 0 0 8899 3475 0
rnode "VSS.t1252" 0 0 8985 1781 0
rnode "VSS.t1057" 0 0 9115 3475 0
rnode "VSS.t1247" 0 0 9201 1781 0
rnode "VSS.t1053" 0 0 9331 3475 0
rnode "VSS.t430" 0 0 9417 1781 0
rnode "VSS.t615" 0 0 9547 3475 0
rnode "VSS.n1347" 0 0 9587 2173 0
rnode "VSS.n1348" 0 -0 9587 2173 0
rnode "VSS.n1349" 0 0 9525 2130 0
rnode "VSS.t433" 0 0 8713 1781 0
rnode "VSS.t572" 0 0 8609 1781 0
rnode "VSS.n1350" 0 0 8661 1781 0
rnode "VSS.n1351" 0 0 9369 2172 0
rnode "VSS.n1352" 0 0 9367 3117 0
rnode "VSS.n1353" 0 0 10115 4023 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.VSS" 0 0 10222 3974 0
rnode "VSS.n1354" 0 0 10222 3974 0
rnode "VSS.t629" 0 0 10223 4288 0
rnode "VSS.t1248" 0 0 10281 1781 0
rnode "VSS.t618" 0 0 10439 4288 0
rnode "VSS.t928" 0 0 10497 1781 0
rnode "VSS.t148" 0 0 11335 3636 0
rnode "VSS.n1355" 0 0 11671 3364 0
rnode "VSS.n1356" 0 -0 11671 3364 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VSS" 0 0 11673 3362 0
rnode "VSS.n1357" 0 0 11875 3402 0
rnode "VSS.n1358" 0 0 12134 3087 0
rnode "VSS.t145" 0 0 12499 4669 0
rnode "VSS.t1165" 0 0 13251 4669 0
rnode "VSS.t1167" 0 0 13147 4669 0
rnode "VSS.n1359" 0 0 13199 4669 0
rnode "VSS.n1360" 0 0 12614 4310 0
rnode "VSS.t1164" 0 0 13307 4669 0
rnode "VSS.t1166" 0 0 13091 4669 0
rnode "VSS.t914" 0 0 12875 4669 0
rnode "VSS.t144" 0 0 12443 4669 0
rnode "VSS.n1361" 0 0 12588 4312 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS" 0 -0 12588 4312 0
rnode "VSS.n1362" 0 0 12551 4353 0
rnode "VSS.n1363" 0 0 12365 3118 0
rnode "VSS.n1364" 0 0 12551 3159 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS" 0 -0 12588 3118 0
rnode "VSS.n1365" 0 0 12588 3118 0
rnode "VSS.t611" 0 0 12875 3475 0
rnode "VSS.t2" 0 0 13091 3475 0
rnode "VSS.t17" 0 0 13307 3475 0
rnode "VSS.t607" 0 0 13523 3475 0
rnode "VSS.n1366" 0 0 13753 2920 0
rnode "VSS.t626" 0 0 13983 4288 0
rnode "VSS.n1367" 0 0 14198 3974 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.VSS" 0 0 14198 3974 0
rnode "VSS.n1368" 0 0 14322 3926 0
rnode "VSS.n1369" 0 0 14503 3975 0
rnode "VSS.n1370" 0 0 15045 3976 0
rnode "VSS.n1371" 0 0 15209 3926 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.VSS" 0 0 15334 3974 0
rnode "VSS.n1372" 0 0 15334 3974 0
rnode "VSS.t622" 0 0 15549 4288 0
rnode "VSS.n1373" 0 0 15779 4352 0
rnode "VSS.t910" 0 0 16009 4669 0
rnode "VSS.t1065" 0 0 16225 4669 0
rnode "VSS.t1063" 0 0 16441 4669 0
rnode "VSS.t911" 0 0 16657 4669 0
rnode "VSS.n1374" 0 0 16944 4312 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS" 0 -0 16944 4312 0
rnode "VSS.n1375" 0 0 16981 4353 0
rnode "VSS.n1376" 0 0 17167 3118 0
rnode "VSS.n1377" 0 0 17398 3087 0
rnode "VSS.n1378" 0 0 17398 2753 0
rnode "VSS.n1379" 0 0 17657 2438 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VSS" 0 0 17859 2478 0
rnode "VSS.n1380" 0 0 17861 2476 0
rnode "VSS.n1381" 0 0 17861 2476 0
rnode "VSS.n1382" 0 -0 17861 3364 0
rnode "VSS.n1383" 0 0 18089 3402 0
rnode "VSS.n1384" 0 0 19018 3965 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.VSS" 0 0 19310 3974 0
rnode "VSS.n1385" 0 0 19310 3974 0
rnode "VSS.t398" 0 0 19467 1781 0
rnode "VSS.t620" 0 0 19525 4288 0
rnode "VSS.t397" 0 0 19683 1781 0
rnode "VSS.n1386" 0 0 19755 4352 0
rnode "VSS.t937" 0 0 19985 4669 0
rnode "VSS.t235" 0 0 20201 4669 0
rnode "VSS.t237" 0 0 20417 4669 0
rnode "VSS.t938" 0 0 20633 4669 0
rnode "VSS.n1387" 0 0 20920 4312 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS" 0 -0 20920 4312 0
rnode "VSS.t238" 0 0 20361 4669 0
rnode "VSS.t236" 0 0 20257 4669 0
rnode "VSS.n1388" 0 0 20309 4669 0
rnode "VSS.n1389" 0 0 20894 4310 0
rnode "VSS.n1390" 0 0 20894 3117 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS" 0 -0 20920 3118 0
rnode "VSS.n1391" 0 0 20920 3118 0
rnode "VSS.t526" 0 0 20979 1781 0
rnode "VSS.t282" 0 0 21065 3475 0
rnode "VSS.n1392" 0 0 21295 2839 0
rnode "VSS.n1393" 0 0 21295 2839 0
rnode "VSS.n1394" 0 0 22403 3000 0
rnode "VSS.n1395" 0 0 22542 2476 0
rnode "VSS.n1396" 0 -0 22542 2476 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VSS" 0 0 22544 2478 0
rnode "VSS.n1397" 0 0 22746 2438 0
rnode "VSS.t383" 0 0 23370 1171 0
rnode "VSS.t419" 0 0 24122 1171 0
rnode "VSS.t421" 0 0 24018 1171 0
rnode "VSS.n1398" 0 0 24070 1171 0
rnode "VSS.n1399" 0 0 23485 1530 0
rnode "VSS.t639" 0 0 24854 1552 0
rnode "VSS.t363" 0 0 24696 4059 0
rnode "VSS.n1400" 0 0 24624 3215 0
rnode "VSS.t912" 0 0 24394 1171 0
rnode "VSS.t418" 0 0 24178 1171 0
rnode "VSS.t420" 0 0 23962 1171 0
rnode "VSS.t913" 0 0 23746 1171 0
rnode "VSS.t382" 0 0 23314 1171 0
rnode "VSS.n1401" 0 0 23459 1528 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS" 0 -0 23459 1528 0
rnode "VSS.n1402" 0 0 23422 1487 0
rnode "VSS.n1403" 0 0 23236 2722 0
rnode "VSS.n1404" 0 0 23422 2681 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS" 0 -0 23459 2722 0
rnode "VSS.n1405" 0 0 23459 2722 0
rnode "VSS.t460" 0 0 23616 4059 0
rnode "VSS.t614" 0 0 23746 2365 0
rnode "VSS.t688" 0 0 23832 4059 0
rnode "VSS.t1227" 0 0 23962 2365 0
rnode "VSS.t687" 0 0 24048 4059 0
rnode "VSS.t1215" 0 0 24178 2365 0
rnode "VSS.t458" 0 0 24264 4059 0
rnode "VSS.t644" 0 0 24394 2365 0
rnode "VSS.n1406" 0 0 24434 3667 0
rnode "VSS.n1407" 0 -0 24434 3667 0
rnode "VSS.n1408" 0 0 24372 3710 0
rnode "VSS.t461" 0 0 23560 4059 0
rnode "VSS.t529" 0 0 23456 4059 0
rnode "VSS.n1409" 0 0 23508 4059 0
rnode "VSS.n1410" 0 0 24216 3668 0
rnode "VSS.n1411" 0 0 24214 2723 0
rnode "VSS.n1412" 0 0 24962 1817 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.VSS" 0 0 25069 1866 0
rnode "VSS.n1413" 0 0 25069 1866 0
rnode "VSS.t642" 0 0 25070 1552 0
rnode "VSS.t683" 0 0 25128 4059 0
rnode "VSS.t636" 0 0 25286 1552 0
rnode "VSS.t361" 0 0 25344 4059 0
rnode "VSS.t178" 0 0 26182 3636 0
rnode "VSS.t444" 0 0 26774 3636 0
rnode "VSS.t177" 0 0 26670 3636 0
rnode "VSS.n1414" 0 0 26722 3636 0
rnode "VSS.t375" 0 0 27346 3475 0
rnode "VSS.n1415" 0 0 27398 3159 0
rnode "VSS.n1416" 0 0 27212 3118 0
rnode "VSS.t248" 0 0 27346 2365 0
rnode "VSS.n1417" 0 0 27398 2681 0
rnode "VSS.t490" 0 0 27346 1171 0
rnode "VSS.t963" 0 0 28098 1171 0
rnode "VSS.t960" 0 0 27994 1171 0
rnode "VSS.n1418" 0 0 28046 1171 0
rnode "VSS.t51" 0 0 28098 2365 0
rnode "VSS.t54" 0 0 27994 2365 0
rnode "VSS.n1419" 0 0 28046 2365 0
rnode "VSS.n1420" 0 0 29124 2725 0
rnode "VSS.t598" 0 0 28990 1552 0
rnode "VSS.t606" 0 0 28886 1552 0
rnode "VSS.n1421" 0 0 28938 1552 0
rnode "divide_by_2_1.VSS" 0 0 31780 1967 0
rnode "VSS.t898" 0 0 31380 2281 0
rnode "VSS.t905" 0 0 31052 2281 0
rnode "VSS.n1422" 0 0 31016 -698 0
rnode "VSS.n1423" 0 0 39168 1293 0
rnode "VSS.n1424" 0 0 37698 -1987 0
rnode "VSS.n1425" 0 0 32301 1832 0
rnode "VSS.t1093" 0 0 32464 2281 0
rnode "VSS.t224" 0 0 34087 2281 0
rnode "VSS.n1426" 0 0 34035 2008 0
rnode "VSS.t1100" 0 0 33300 2279 0
rnode "VSS.t896" 0 0 33407 1516 0
rnode "VSS.t228" 0 0 34144 1508 0
rnode "VSS.t230" 0 0 34472 1508 0
rnode "VSS.n1427" 0 0 34524 1781 0
rnode "VSS.t225" 0 0 34359 2281 0
rnode "VSS.t895" 0 0 33351 1516 0
rnode "VSS.t1099" 0 0 33516 2279 0
rnode "VSS.t223" 0 0 34143 2281 0
rnode "VSS.t227" 0 0 34200 1508 0
rnode "VSS.n1428" 0 0 34225 1301 0
rnode "VSS.t226" 0 0 34415 2281 0
rnode "VSS.t908" 0 0 35350 2280 0
rnode "divide_by_2_1.tg_magic_1.inverter_magic_0.VSS" 0 0 35511 1965 0
rnode "VSS.t901" 0 0 35622 2280 0
rnode "VSS.t902" 0 0 35678 2280 0
rnode "VSS.n1429" 0 0 35730 2007 0
rnode "VSS.n1430" 0 0 35929 1926 0
rnode "VSS.t1104" 0 0 36293 1516 0
rnode "VSS.t1097" 0 0 36621 1516 0
rnode "VSS.n1431" 0 0 36673 1789 0
rnode "VSS.t906" 0 0 36514 2278 0
rnode "VSS.t1105" 0 0 35673 1518 0
rnode "VSS.t892" 0 0 36298 2278 0
rnode "VSS.t1103" 0 0 36349 1516 0
rnode "VSS.t659" 0 0 37350 2288 0
rnode "divide_by_2_1.inverter_magic_2.VSS" 0 0 37511 1973 0
rnode "VSS.t648" 0 0 37673 1508 0
rnode "VSS.t656" 0 0 37622 2288 0
rnode "VSS.t649" 0 0 37729 1508 0
rnode "VSS.t657" 0 0 37678 2288 0
rnode "VSS.n1432" 0 0 37730 2015 0
rnode "VSS.n1433" 0 0 37781 1781 0
rnode "VSS.n1434" 0 0 33918 -2703 0
rnode "VSS.n1435" 0 0 33669 -2704 0
rnode "VSS.t395" 0 0 33784 -1152 0
rnode "VSS.t653" 0 0 33136 -1152 0
rnode "VSS.t655" 0 0 33032 -1152 0
rnode "VSS.n1436" 0 0 33084 -1152 0
rnode "VSS.n1437" 0 0 33669 -1511 0
rnode "VSS.t394" 0 0 33840 -1152 0
rnode "VSS.t285" 0 0 34892 -2185 0
rnode "VSS.n1438" 0 0 40155 986 0
rnode "VSS.n1439" 0 0 33670 -9578 0
rnode "VSS.n1440" 0 0 33676 -9459 0
rnode "VSS.n1441" 0 0 33670 -9578 0
rnode "VSS.n1442" 0 0 33532 -9457 0
rnode "VSS.n1443" 0 0 33529 -9574 0
rnode "VSS.n1444" 0 0 33389 -9576 0
rnode "VSS.n1445" 0 0 33390 -9463 0
rnode "VSS.n1446" 0 0 33389 -9576 0
rnode "VSS.n1447" 0 0 33266 -9466 0
rnode "VSS.n1448" 0 0 33303 11619 0
rnode "VSS.n1449" 0 0 33450 11734 0
rnode "VSS.n1450" 0 0 33444 11615 0
rnode "VSS.n1451" 0 0 33306 11736 0
rnode "VSS.n1452" 0 0 33303 11619 0
rnode "VSS.n1453" 0 0 33163 11617 0
rnode "VSS.n1454" 0 0 33164 11730 0
rnode "VSS.n1455" 0 0 33163 11617 0
rnode "VSS.n1456" 0 0 33040 11727 0
rnode "VSS.n1457" 0 0 33040 11727 0
rnode "VSS.n1458" 0 0 32866 11383 0
rnode "VSS.n1459" 0 0 32866 11383 0
rnode "VSS.n1460" 0 0 32632 11383 0
rnode "VSS.n1461" 0 0 32632 11383 0
rnode "VSS.n1462" 0 0 32398 11383 0
rnode "VSS.n1463" 0 0 32398 11383 0
rnode "VSS.n1464" 0 0 32164 11383 0
rnode "VSS.n1465" 0 0 32164 11383 0
rnode "VSS.n1466" 0 0 31930 11383 0
rnode "VSS.n1467" 0 0 31930 11383 0
rnode "VSS.n1468" 0 0 31696 11383 0
rnode "VSS.n1469" 0 0 31696 11383 0
rnode "VSS.n1470" 0 0 31462 11383 0
rnode "VSS.n1471" 0 0 31462 11383 0
rnode "VSS.n1472" 0 0 31228 11383 0
rnode "VSS.n1473" 0 0 31228 11383 0
rnode "VSS.n1474" 0 0 30994 11383 0
rnode "VSS.n1475" 0 0 30994 11383 0
rnode "VSS.n1476" 0 0 30760 11383 0
rnode "VSS.n1477" 0 0 30760 11383 0
rnode "VSS.n1478" 0 0 30526 11383 0
rnode "VSS.n1479" 0 0 30526 11383 0
rnode "VSS.n1480" 0 0 30292 11383 0
rnode "VSS.n1481" 0 0 30292 11383 0
rnode "VSS.n1482" 0 0 30058 11383 0
rnode "VSS.n1483" 0 0 30058 11383 0
rnode "VSS.n1484" 0 0 29824 11383 0
rnode "VSS.n1485" 0 0 29824 11383 0
rnode "VSS.n1486" 0 0 29590 11383 0
rnode "VSS.n1487" 0 0 29590 11383 0
rnode "VSS.n1488" 0 0 29356 11383 0
rnode "VSS.n1489" 0 0 29356 11383 0
rnode "VSS.n1490" 0 0 29122 11383 0
rnode "VSS.n1491" 0 0 29122 11383 0
rnode "VSS.n1492" 0 0 28888 11383 0
rnode "VSS.n1493" 0 0 28888 11383 0
rnode "VSS.n1494" 0 0 28654 11383 0
rnode "VSS.n1495" 0 0 28654 11383 0
rnode "VSS.n1496" 0 0 28420 11383 0
rnode "VSS.n1497" 0 0 28420 11383 0
rnode "VSS.n1498" 0 0 28186 11383 0
rnode "VSS.n1499" 0 0 28186 11383 0
rnode "VSS.n1500" 0 0 27952 11383 0
rnode "VSS.n1501" 0 0 27952 11383 0
rnode "VSS.n1502" 0 0 27718 11383 0
rnode "VSS.n1503" 0 0 27718 11383 0
rnode "VSS.n1504" 0 0 27601 11383 0
rnode "VSS.n1505" 0 0 27601 11383 0
rnode "VSS.n1506" 0 0 27601 11383 0
rnode "VSS.n1507" 0 0 27718 11383 0
rnode "VSS.n1508" 0 0 27835 11383 0
rnode "VSS.n1509" 0 0 27835 11383 0
rnode "VSS.n1510" 0 0 27835 11383 0
rnode "VSS.n1511" 0 0 27952 11383 0
rnode "VSS.n1512" 0 0 28069 11383 0
rnode "VSS.n1513" 0 0 28069 11383 0
rnode "VSS.n1514" 0 0 28069 11383 0
rnode "VSS.n1515" 0 0 28186 11383 0
rnode "VSS.n1516" 0 0 28303 11383 0
rnode "VSS.n1517" 0 0 28303 11383 0
rnode "VSS.n1518" 0 0 28303 11383 0
rnode "VSS.n1519" 0 0 28420 11383 0
rnode "VSS.n1520" 0 0 28537 11383 0
rnode "VSS.n1521" 0 0 28537 11383 0
rnode "VSS.n1522" 0 0 28537 11383 0
rnode "VSS.n1523" 0 0 28654 11383 0
rnode "VSS.n1524" 0 0 28771 11383 0
rnode "VSS.n1525" 0 0 28771 11383 0
rnode "VSS.n1526" 0 0 28771 11383 0
rnode "VSS.n1527" 0 0 28888 11383 0
rnode "VSS.n1528" 0 0 29005 11383 0
rnode "VSS.n1529" 0 0 29005 11383 0
rnode "VSS.n1530" 0 0 29005 11383 0
rnode "VSS.n1531" 0 0 29122 11383 0
rnode "VSS.n1532" 0 0 29239 11383 0
rnode "VSS.n1533" 0 0 29239 11383 0
rnode "VSS.n1534" 0 0 29239 11383 0
rnode "VSS.n1535" 0 0 29356 11383 0
rnode "VSS.n1536" 0 0 29473 11383 0
rnode "VSS.n1537" 0 0 29473 11383 0
rnode "VSS.n1538" 0 0 29473 11383 0
rnode "VSS.n1539" 0 0 29590 11383 0
rnode "VSS.n1540" 0 0 29707 11383 0
rnode "VSS.n1541" 0 0 29707 11383 0
rnode "VSS.n1542" 0 0 29707 11383 0
rnode "VSS.n1543" 0 0 29824 11383 0
rnode "VSS.n1544" 0 0 29941 11383 0
rnode "VSS.n1545" 0 0 29941 11383 0
rnode "VSS.n1546" 0 0 29941 11383 0
rnode "VSS.n1547" 0 0 30058 11383 0
rnode "VSS.n1548" 0 0 30175 11383 0
rnode "VSS.n1549" 0 0 30175 11383 0
rnode "VSS.n1550" 0 0 30175 11383 0
rnode "VSS.n1551" 0 0 30292 11383 0
rnode "VSS.n1552" 0 0 30409 11383 0
rnode "VSS.n1553" 0 0 30409 11383 0
rnode "VSS.n1554" 0 0 30409 11383 0
rnode "VSS.n1555" 0 0 30526 11383 0
rnode "VSS.n1556" 0 0 30643 11383 0
rnode "VSS.n1557" 0 0 30643 11383 0
rnode "VSS.n1558" 0 0 30643 11383 0
rnode "VSS.n1559" 0 0 30760 11383 0
rnode "VSS.n1560" 0 0 30877 11383 0
rnode "VSS.n1561" 0 0 30877 11383 0
rnode "VSS.n1562" 0 0 30877 11383 0
rnode "VSS.n1563" 0 0 30994 11383 0
rnode "VSS.n1564" 0 0 31111 11383 0
rnode "VSS.n1565" 0 0 31111 11383 0
rnode "VSS.n1566" 0 0 31111 11383 0
rnode "VSS.n1567" 0 0 31228 11383 0
rnode "VSS.n1568" 0 0 31345 11383 0
rnode "VSS.n1569" 0 0 31345 11383 0
rnode "VSS.n1570" 0 0 31345 11383 0
rnode "VSS.n1571" 0 0 31462 11383 0
rnode "VSS.n1572" 0 0 31579 11383 0
rnode "VSS.n1573" 0 0 31579 11383 0
rnode "VSS.n1574" 0 0 31579 11383 0
rnode "VSS.n1575" 0 0 31696 11383 0
rnode "VSS.n1576" 0 0 31813 11383 0
rnode "VSS.n1577" 0 0 31813 11383 0
rnode "VSS.n1578" 0 0 31813 11383 0
rnode "VSS.n1579" 0 0 31930 11383 0
rnode "VSS.n1580" 0 0 32047 11383 0
rnode "VSS.n1581" 0 0 32047 11383 0
rnode "VSS.n1582" 0 0 32047 11383 0
rnode "VSS.n1583" 0 0 32164 11383 0
rnode "VSS.n1584" 0 0 32281 11383 0
rnode "VSS.n1585" 0 0 32281 11383 0
rnode "VSS.n1586" 0 0 32281 11383 0
rnode "VSS.n1587" 0 0 32398 11383 0
rnode "VSS.n1588" 0 0 32515 11383 0
rnode "VSS.n1589" 0 0 32515 11383 0
rnode "VSS.n1590" 0 0 32515 11383 0
rnode "VSS.n1591" 0 0 32632 11383 0
rnode "VSS.n1592" 0 0 32749 11383 0
rnode "VSS.n1593" 0 0 32749 11383 0
rnode "VSS.n1594" 0 0 32749 11383 0
rnode "VSS.n1595" 0 0 32866 11383 0
rnode "VSS.n1596" 0 0 32938 11308 0
rnode "VSS.n1597" 0 0 33217 11383 0
rnode "VSS.n1598" 0 0 33444 11615 0
rnode "VSS.n1599" 0 0 33451 11383 0
rnode "VSS.n1600" 0 0 33685 11383 0
rnode "VSS.n1601" 0 0 33919 11383 0
rnode "VSS.n1602" 0 0 34153 11383 0
rnode "VSS.n1603" 0 0 34387 11383 0
rnode "VSS.n1604" 0 0 34621 11383 0
rnode "VSS.n1605" 0 0 34855 11383 0
rnode "VSS.n1606" 0 0 35089 11383 0
rnode "VSS.n1607" 0 0 35323 11383 0
rnode "VSS.n1608" 0 0 35557 11383 0
rnode "VSS.n1609" 0 0 35791 11383 0
rnode "VSS.n1610" 0 0 36025 11383 0
rnode "VSS.n1611" 0 0 36259 11383 0
rnode "VSS.n1612" 0 0 36493 11383 0
rnode "VSS.n1613" 0 0 36727 11383 0
rnode "VSS.n1614" 0 0 36961 11383 0
rnode "VSS.n1615" 0 0 37195 11383 0
rnode "VSS.n1616" 0 0 37429 11383 0
rnode "VSS.n1617" 0 0 37663 11383 0
rnode "VSS.n1618" 0 0 37897 11383 0
rnode "VSS.n1619" 0 0 38131 11383 0
rnode "VSS.n1620" 0 0 38365 11383 0
rnode "VSS.n1621" 0 0 38599 11383 0
rnode "VSS.n1622" 0 0 38833 11383 0
rnode "VSS.n1623" 0 0 39067 11383 0
rnode "VSS.n1624" 0 0 39301 11383 0
rnode "VSS.n1625" 0 0 39535 11383 0
rnode "VSS.n1626" 0 0 39769 11383 0
rnode "VSS.n1627" 0 0 40003 11383 0
rnode "VSS.n1628" 0 0 40003 11383 0
rnode "VSS.n1629" 0 0 40119 11383 0
rnode "VSS.n1630" 0 0 40119 11383 0
rnode "VSS.n1631" 0 0 40003 11383 0
rnode "VSS.n1632" 0 0 39886 11383 0
rnode "VSS.n1633" 0 0 39886 11383 0
rnode "VSS.n1634" 0 0 39886 11383 0
rnode "VSS.n1635" 0 0 39769 11383 0
rnode "VSS.n1636" 0 0 39652 11383 0
rnode "VSS.n1637" 0 0 39652 11383 0
rnode "VSS.n1638" 0 0 39652 11383 0
rnode "VSS.n1639" 0 0 39535 11383 0
rnode "VSS.n1640" 0 0 39418 11383 0
rnode "VSS.n1641" 0 0 39418 11383 0
rnode "VSS.n1642" 0 0 39418 11383 0
rnode "VSS.n1643" 0 0 39301 11383 0
rnode "VSS.n1644" 0 0 39184 11383 0
rnode "VSS.n1645" 0 0 39184 11383 0
rnode "VSS.n1646" 0 0 39184 11383 0
rnode "VSS.n1647" 0 0 39067 11383 0
rnode "VSS.n1648" 0 0 38950 11383 0
rnode "VSS.n1649" 0 0 38950 11383 0
rnode "VSS.n1650" 0 0 38950 11383 0
rnode "VSS.n1651" 0 0 38833 11383 0
rnode "VSS.n1652" 0 0 38716 11383 0
rnode "VSS.n1653" 0 0 38716 11383 0
rnode "VSS.n1654" 0 0 38716 11383 0
rnode "VSS.n1655" 0 0 38599 11383 0
rnode "VSS.n1656" 0 0 38482 11383 0
rnode "VSS.n1657" 0 0 38482 11383 0
rnode "VSS.n1658" 0 0 38482 11383 0
rnode "VSS.n1659" 0 0 38365 11383 0
rnode "VSS.n1660" 0 0 38248 11383 0
rnode "VSS.n1661" 0 0 38248 11383 0
rnode "VSS.n1662" 0 0 38248 11383 0
rnode "VSS.n1663" 0 0 38131 11383 0
rnode "VSS.n1664" 0 0 38014 11383 0
rnode "VSS.n1665" 0 0 38014 11383 0
rnode "VSS.n1666" 0 0 38014 11383 0
rnode "VSS.n1667" 0 0 37897 11383 0
rnode "VSS.n1668" 0 0 37780 11383 0
rnode "VSS.n1669" 0 0 37780 11383 0
rnode "VSS.n1670" 0 0 37780 11383 0
rnode "VSS.n1671" 0 0 37663 11383 0
rnode "VSS.n1672" 0 0 37546 11383 0
rnode "VSS.n1673" 0 0 37546 11383 0
rnode "VSS.n1674" 0 0 37546 11383 0
rnode "VSS.n1675" 0 0 37429 11383 0
rnode "VSS.n1676" 0 0 37312 11383 0
rnode "VSS.n1677" 0 0 37312 11383 0
rnode "VSS.n1678" 0 0 37312 11383 0
rnode "VSS.n1679" 0 0 37195 11383 0
rnode "VSS.n1680" 0 0 37078 11383 0
rnode "VSS.n1681" 0 0 37078 11383 0
rnode "VSS.n1682" 0 0 37078 11383 0
rnode "VSS.n1683" 0 0 36961 11383 0
rnode "VSS.n1684" 0 0 36844 11383 0
rnode "VSS.n1685" 0 0 36844 11383 0
rnode "VSS.n1686" 0 0 36844 11383 0
rnode "VSS.n1687" 0 0 36727 11383 0
rnode "VSS.n1688" 0 0 36610 11383 0
rnode "VSS.n1689" 0 0 36610 11383 0
rnode "VSS.n1690" 0 0 36610 11383 0
rnode "VSS.n1691" 0 0 36493 11383 0
rnode "VSS.n1692" 0 0 36376 11383 0
rnode "VSS.n1693" 0 0 36376 11383 0
rnode "VSS.n1694" 0 0 36376 11383 0
rnode "VSS.n1695" 0 0 36259 11383 0
rnode "VSS.n1696" 0 0 36142 11383 0
rnode "VSS.n1697" 0 0 36142 11383 0
rnode "VSS.n1698" 0 0 36142 11383 0
rnode "VSS.n1699" 0 0 36025 11383 0
rnode "VSS.n1700" 0 0 35908 11383 0
rnode "VSS.n1701" 0 0 35908 11383 0
rnode "VSS.n1702" 0 0 35908 11383 0
rnode "VSS.n1703" 0 0 35791 11383 0
rnode "VSS.n1704" 0 0 35674 11383 0
rnode "VSS.n1705" 0 0 35674 11383 0
rnode "VSS.n1706" 0 0 35674 11383 0
rnode "VSS.n1707" 0 0 35557 11383 0
rnode "VSS.n1708" 0 0 35440 11383 0
rnode "VSS.n1709" 0 0 35440 11383 0
rnode "VSS.n1710" 0 0 35440 11383 0
rnode "VSS.n1711" 0 0 35323 11383 0
rnode "VSS.n1712" 0 0 35206 11383 0
rnode "VSS.n1713" 0 0 35206 11383 0
rnode "VSS.n1714" 0 0 35206 11383 0
rnode "VSS.n1715" 0 0 35089 11383 0
rnode "VSS.n1716" 0 0 34972 11383 0
rnode "VSS.n1717" 0 0 34972 11383 0
rnode "VSS.n1718" 0 0 34972 11383 0
rnode "VSS.n1719" 0 0 34855 11383 0
rnode "VSS.n1720" 0 0 34738 11383 0
rnode "VSS.n1721" 0 0 34738 11383 0
rnode "VSS.n1722" 0 0 34738 11383 0
rnode "VSS.n1723" 0 0 34621 11383 0
rnode "VSS.n1724" 0 0 34504 11383 0
rnode "VSS.n1725" 0 0 34504 11383 0
rnode "VSS.n1726" 0 0 34504 11383 0
rnode "VSS.n1727" 0 0 34387 11383 0
rnode "VSS.n1728" 0 0 34270 11383 0
rnode "VSS.n1729" 0 0 34270 11383 0
rnode "VSS.n1730" 0 0 34270 11383 0
rnode "VSS.n1731" 0 0 34153 11383 0
rnode "VSS.n1732" 0 0 34036 11383 0
rnode "VSS.n1733" 0 0 34036 11383 0
rnode "VSS.n1734" 0 0 34036 11383 0
rnode "VSS.n1735" 0 0 33919 11383 0
rnode "VSS.n1736" 0 0 33802 11383 0
rnode "VSS.n1737" 0 0 33802 11383 0
rnode "VSS.n1738" 0 0 33802 11383 0
rnode "VSS.n1739" 0 0 33685 11383 0
rnode "VSS.n1740" 0 0 33568 11383 0
rnode "VSS.n1741" 0 0 33568 11383 0
rnode "VSS.n1742" 0 0 33450 11734 0
rnode "VSS.n1743" 0 0 33450 11734 0
rnode "VSS.n1744" 0 0 33451 11383 0
rnode "VSS.n1745" 0 0 33451 11383 0
rnode "VSS.n1746" 0 0 33334 11383 0
rnode "VSS.n1747" 0 0 33334 11383 0
rnode "VSS.n1748" 0 0 33334 11383 0
rnode "VSS.n1749" 0 0 33306 11736 0
rnode "VSS.n1750" 0 0 33303 11619 0
rnode "VSS.n1751" 0 0 33303 11619 0
rnode "VSS.n1752" 0 0 33217 11383 0
rnode "VSS.n1753" 0 0 33164 11730 0
rnode "VSS.n1754" 0 0 33163 11617 0
rnode "VSS.n1755" 0 0 33100 11383 0
rnode "VSS.n1756" 0 0 33100 11383 0
rnode "VSS.n1757" 0 0 33100 11383 0
rnode "VSS.n1758" 0 0 32983 11383 0
rnode "VSS.n1759" 0 0 32983 11383 0
rnode "VSS.n1760" 0 0 33036 11612 0
rnode "VSS.n1761" 0 0 33036 11612 0
rnode "VSS.n1762" 0 0 33040 11727 0
rnode "VSS.n1763" 0 0 33040 11727 0
rnode "VSS.n1764" 0 0 33163 11617 0
rnode "VSS.n1765" 0 0 33164 11730 0
rnode "VSS.n1766" 0 0 33164 11730 0
rnode "VSS.n1767" 0 0 33273 11762 0
rnode "VSS.n1768" 0 0 33273 11762 0
rnode "VSS.n1769" 0 0 33306 11736 0
rnode "VSS.n1770" 0 0 33444 11615 0
rnode "VSS.n1771" 0 0 33444 11615 0
rnode "VSS.n1772" 0 0 33532 -9457 0
rnode "VSS.n1773" 0 0 33676 -9459 0
rnode "VSS.n1774" 0 0 33390 -9463 0
rnode "VSS.n1775" 0 0 33389 -9576 0
rnode "VSS.n1776" 0 0 33529 -9574 0
rnode "VSS.n1777" 0 0 33529 -9574 0
rnode "VSS.n1778" 0 0 33273 -9509 0
rnode "VSS.n1779" 0 0 33273 -9509 0
rnode "VSS.n1780" 0 0 33262 -9581 0
rnode "VSS.n1781" 0 0 26865 -9580 0
rnode "VSS.n1782" 0 0 26871 -9461 0
rnode "VSS.n1783" 0 0 26865 -9580 0
rnode "VSS.n1784" 0 0 26820 -9520 0
rnode "VSS.n1785" 0 0 26727 -9459 0
rnode "VSS.n1786" 0 0 26727 -9459 0
rnode "VSS.n1787" 0 0 26727 -9459 0
rnode "VSS.n1788" 0 0 26727 -9459 0
rnode "VSS.n1789" 0 0 26865 -9580 0
rnode "VSS.n1790" 0 0 26871 -9461 0
rnode "VSS.n1791" 0 0 26871 -9461 0
rnode "VSS.n1792" 0 0 33262 -9581 0
rnode "VSS.n1793" 0 0 33266 -9466 0
rnode "VSS.n1794" 0 0 33266 -9466 0
rnode "VSS.n1795" 0 0 33389 -9576 0
rnode "VSS.n1796" 0 0 33390 -9463 0
rnode "VSS.n1797" 0 0 33390 -9463 0
rnode "VSS.n1798" 0 0 33529 -9574 0
rnode "VSS.n1799" 0 0 33532 -9457 0
rnode "VSS.n1800" 0 0 33532 -9457 0
rnode "VSS.n1801" 0 0 33670 -9578 0
rnode "VSS.n1802" 0 0 33676 -9459 0
rnode "VSS.n1803" 0 0 33676 -9459 0
rnode "VSS.n1804" 0 0 40167 -2887 0
rnode "VSS.n1805" 0 0 34840 -2419 0
rnode "VSS.t293" 0 0 34460 -2185 0
rnode "VSS.t410" 0 0 34356 -2185 0
rnode "VSS.n1806" 0 0 34408 -2185 0
rnode "VSS.n1807" 0 0 34408 -2419 0
rnode "mux_magic_0.OR_magic_0.VSS" 0 0 34610 -2459 0
rnode "VSS.n1808" 0 0 34612 -2457 0
rnode "VSS.t284" 0 0 34948 -2185 0
rnode "VSS.n1809" 0 0 34948 -2185 0
rnode "VSS.t292" 0 0 34516 -2185 0
rnode "VSS.t409" 0 0 34300 -2185 0
rnode "VSS.t518" 0 0 33840 -2346 0
rnode "VSS.t519" 0 0 33784 -2346 0
rnode "VSS.n1810" 0 0 33732 -2662 0
rnode "VSS.t1121" 0 0 33136 -2346 0
rnode "VSS.t1123" 0 0 33032 -2346 0
rnode "VSS.n1811" 0 0 33084 -2346 0
rnode "VSS" 0 0 32299 -1851 0
rnode "VSS.n1812" 0 0 32281 -1895 0
rnode "VSS.n1813" 0 0 32676 -2712 0
rnode "VSS.n1814" 0 0 31715 -6024 0
rnode "VSS.t1117" 0 0 31814 -6485 0
rnode "VSS.t1119" 0 0 31486 -6485 0
rnode "divide_by_2_0.inverter_magic_3.VSS" 0 0 31653 -6170 0
rnode "VSS.t1116" 0 0 31758 -6485 0
rnode "VSS.t1150" 0 0 31707 -5705 0
rnode "VSS.t1118" 0 0 31542 -6485 0
rnode "divide_by_2_0.inverter_magic_2.VSS" 0 0 31596 -6020 0
rnode "VSS.t1149" 0 0 31435 -5705 0
rnode "VSS.t864" 0 0 30706 -6477 0
rnode "VSS.n1815" 0 0 30758 -6204 0
rnode "divide_by_2_0.tg_magic_1.VSS" 0 0 30538 -6030 0
rnode "VSS.t1148" 0 0 31491 -5705 0
rnode "VSS.t956" 0 0 30815 -5715 0
rnode "VSS.t863" 0 0 30650 -6477 0
rnode "VSS.t809" 0 0 30599 -5715 0
rnode "VSS.n1816" 0 0 30546 -6162 0
rnode "VSS.n1817" 0 0 29595 -6028 0
rnode "VSS.t946" 0 0 29763 -5713 0
rnode "VSS.t955" 0 0 29435 -5713 0
rnode "VSS.t291" 0 0 28557 -6485 0
rnode "VSS.n1818" 0 0 28609 -6212 0
rnode "VSS.t266" 0 0 28500 -5712 0
rnode "VSS.t264" 0 0 28172 -5712 0
rnode "VSS.n1819" 0 0 28120 -5985 0
rnode "VSS.n1820" 0 0 28397 -6170 0
rnode "VSS.t858" 0 0 29542 -6475 0
rnode "VSS.t954" 0 0 29491 -5713 0
rnode "VSS.t861" 0 0 29326 -6475 0
rnode "VSS.t265" 0 0 28444 -5712 0
rnode "VSS.t290" 0 0 28501 -6485 0
rnode "VSS.n1821" 0 0 28842 -6692 0
rnode "divide_by_2_0.tg_magic_3.VSS" 0 0 27324 -6029 0
rnode "VSS.n1822" 0 0 27327 -6028 0
rnode "VSS.n1823" 0 0 27327 -6028 0
rnode "VSS.t950" 0 0 27492 -6477 0
rnode "VSS.t289" 0 0 28229 -6485 0
rnode "VSS.n1824" 0 -0 28397 -6170 0
rnode "divide_by_2_0.inverter_magic_4.VSS" 0 0 28396 -6170 0
rnode "VSS.n1825" 0 0 28177 -6212 0
rnode "VSS.n1826" 0 0 27544 -6204 0
rnode "VSS.t808" 0 0 27164 -6477 0
rnode "VSS.t807" 0 0 27220 -6477 0
rnode "VSS.t865" 0 0 27169 -5714 0
rnode "VSS.t947" 0 0 26544 -6475 0
rnode "VSS.t870" 0 0 26493 -5712 0
rnode "VSS.t951" 0 0 26328 -6475 0
rnode "VSS.t871" 0 0 26549 -5712 0
rnode "VSS.n1827" 0 0 26601 -5985 0
rnode "divide_by_2_0.tg_magic_3.inverter_magic_0.VSS" 0 0 26382 -6027 0
rnode "VSS.t860" 0 0 26221 -5712 0
rnode "VSS.t953" 0 0 25465 -5712 0
rnode "VSS.n1828" 0 0 25517 -5985 0
rnode "VSS.t859" 0 0 26277 -5712 0
rnode "VSS.t810" 0 0 26112 -6475 0
rnode "VSS.n1829" 0 0 25882 -6095 0
rnode "VSS.t943" 0 0 25193 -5712 0
rnode "divide_by_2_0.inverter_magic_5.VSS" 0 0 25298 -6027 0
rnode "VSS.n1830" 0 -0 25297 -6027 0
rnode "VSS.n1831" 0 0 25297 -6027 0
rnode "VSS.t952" 0 0 25409 -5712 0
rnode "VSS.n1832" 0 0 25865 -6026 0
rnode "divide_by_2_0.VSS" 0 0 25865 -6026 0
rnode "VSS.n1833" 0 0 26169 -5985 0
rnode "VSS.n1834" 0 -0 26381 -6027 0
rnode "VSS.n1835" 0 0 26381 -6027 0
rnode "VSS.n1836" 0 0 26386 -6161 0
rnode "divide_by_2_0.tg_magic_0.VSS" 0 0 26389 -6160 0
rnode "VSS.n1837" 0 0 27112 -6204 0
rnode "divide_by_2_0.tg_magic_0.inverter_magic_0.VSS" 0 0 27331 -6162 0
rnode "VSS.n1838" 0 -0 27332 -6162 0
rnode "VSS.n1839" 0 0 27332 -6162 0
rnode "VSS.t862" 0 0 27385 -5714 0
rnode "VSS.t949" 0 0 27436 -6477 0
rnode "VSS.t868" 0 0 27601 -5714 0
rnode "VSS.t263" 0 0 28228 -5712 0
rnode "VSS.t288" 0 0 28285 -6485 0
rnode "VSS.n1840" 0 0 28310 -6692 0
rnode "VSS.n1841" 0 0 28332 -6027 0
rnode "VSS.n1842" 0 -0 28332 -6027 0
rnode "divide_by_2_0.inverter_magic_6.VSS" 0 0 28333 -6027 0
rnode "VSS.n1843" 0 0 28552 -5985 0
rnode "VSS.n1844" 0 0 28776 -6027 0
rnode "VSS.n1845" 0 0 29383 -5986 0
rnode "VSS.n1846" 0 -0 29595 -6028 0
rnode "divide_by_2_0.tg_magic_1.inverter_magic_0.VSS" 0 0 29596 -6028 0
rnode "VSS.n1847" 0 0 29815 -5986 0
rnode "VSS.n1848" 0 0 30014 -6067 0
rnode "VSS.t867" 0 0 30378 -6477 0
rnode "VSS.n1849" 0 -0 30546 -6162 0
rnode "divide_by_2_0.tg_magic_2.inverter_magic_0.VSS" 0 0 30545 -6162 0
rnode "VSS.n1850" 0 0 30326 -6204 0
rnode "VSS.n1851" 0 0 30014 -6123 0
rnode "divide_by_2_0.tg_magic_2.VSS" 0 0 29603 -6160 0
rnode "VSS.n1852" 0 0 29600 -6161 0
rnode "VSS.t945" 0 0 29707 -5713 0
rnode "VSS.t869" 0 0 29758 -6475 0
rnode "VSS.t948" 0 0 30383 -5715 0
rnode "VSS.t866" 0 0 30434 -6477 0
rnode "VSS.n1853" 0 0 30541 -6029 0
rnode "VSS.n1854" 0 0 30541 -6029 0
rnode "VSS.n1855" 0 0 30836 -6067 0
rnode "VSS.n1856" 0 0 31383 -5978 0
rnode "VSS.n1857" 0 -0 31595 -6020 0
rnode "VSS.n1858" 0 0 31595 -6020 0
rnode "VSS.n1859" 0 0 31654 -6170 0
rnode "VSS.n1860" 0 -0 31654 -6170 0
rnode "VSS.n1861" 0 0 31866 -6212 0
rnode "VSS.t1151" 0 0 31763 -5705 0
rnode "VSS.n1862" 0 0 31815 -5978 0
rnode "VSS.n1863" 0 0 31895 -6020 0
rnode "VSS.n1864" 0 0 31895 -6020 0
rnode "VSS.n1865" 0 0 32676 -2712 0
rnode "VSS.n1866" 0 0 32921 -2711 0
rnode "VSS.n1867" 0 0 32921 -2711 0
rnode "VSS.n1868" 0 0 33084 -2662 0
rnode "VSS.n1869" 0 0 33669 -2704 0
rnode "mux_magic_0.AND2_magic_1.VSS" 0 -0 33695 -2703 0
rnode "VSS.n1870" 0 0 33695 -2703 0
rnode "VSS.t1023" 0 0 33408 -2346 0
rnode "VSS.t1120" 0 0 33192 -2346 0
rnode "VSS.t1122" 0 0 32976 -2346 0
rnode "VSS.t1028" 0 0 32760 -2346 0
rnode "VSS.t1032" 0 0 32300 -1533 0
rnode "VSS.n1871" 0 0 32530 -1469 0
rnode "VSS.t456" 0 0 32760 -1152 0
rnode "VSS.t654" 0 0 32976 -1152 0
rnode "VSS.t652" 0 0 33192 -1152 0
rnode "VSS.t457" 0 0 33408 -1152 0
rnode "VSS.n1872" 0 0 33695 -1509 0
rnode "mux_magic_0.AND2_magic_0.VSS" 0 -0 33695 -1509 0
rnode "VSS.n1873" 0 0 33732 -1468 0
rnode "VSS.n1874" 0 0 33918 -2684 0
rnode "VSS.t651" 0 0 37401 1508 0
rnode "VSS.n1875" 0 0 37349 1781 0
rnode "divide_by_2_1.inverter_magic_3.VSS" 0 0 37568 1823 0
rnode "VSS.n1876" 0 -0 37569 1823 0
rnode "VSS.n1877" 0 0 37569 1823 0
rnode "VSS.t1096" 0 0 36565 1516 0
rnode "VSS.t903" 0 0 36730 2278 0
rnode "VSS.t658" 0 0 37406 2288 0
rnode "VSS.t650" 0 0 37457 1508 0
rnode "VSS.n1878" 0 0 37510 1973 0
rnode "VSS.n1879" 0 -0 37510 1973 0
rnode "VSS.n1880" 0 0 37298 2015 0
rnode "VSS.n1881" 0 0 36751 1926 0
rnode "divide_by_2_1.tg_magic_1.VSS" 0 0 36453 1963 0
rnode "VSS.n1882" 0 0 36456 1964 0
rnode "VSS.n1883" 0 0 36456 1964 0
rnode "VSS.n1884" 0 0 36461 1831 0
rnode "VSS.n1885" 0 -0 36461 1831 0
rnode "divide_by_2_1.tg_magic_2.inverter_magic_0.VSS" 0 0 36460 1831 0
rnode "VSS.n1886" 0 0 36241 1789 0
rnode "VSS.n1887" 0 0 35929 1870 0
rnode "divide_by_2_1.tg_magic_2.VSS" 0 0 35518 1833 0
rnode "VSS.n1888" 0 0 35515 1832 0
rnode "VSS.t229" 0 0 34416 1508 0
rnode "VSS.n1889" 0 0 34757 1301 0
rnode "VSS.t1102" 0 0 35241 1518 0
rnode "VSS.t907" 0 0 35406 2280 0
rnode "VSS.t1098" 0 0 35457 1518 0
rnode "VSS.n1890" 0 0 35510 1965 0
rnode "VSS.n1891" 0 -0 35510 1965 0
rnode "VSS.n1892" 0 0 35298 2007 0
rnode "VSS.n1893" 0 0 34691 1966 0
rnode "VSS.n1894" 0 0 34467 2008 0
rnode "divide_by_2_1.inverter_magic_6.VSS" 0 0 34248 1966 0
rnode "VSS.n1895" 0 -0 34247 1966 0
rnode "VSS.n1896" 0 0 34247 1966 0
rnode "VSS.n1897" 0 0 34312 1823 0
rnode "VSS.n1898" 0 -0 34312 1823 0
rnode "divide_by_2_1.inverter_magic_4.VSS" 0 0 34311 1823 0
rnode "VSS.n1899" 0 0 34092 1781 0
rnode "VSS.n1900" 0 0 33459 1789 0
rnode "VSS.t900" 0 0 33079 1516 0
rnode "divide_by_2_1.tg_magic_0.VSS" 0 0 32304 1833 0
rnode "VSS.n1901" 0 0 33027 1789 0
rnode "divide_by_2_1.tg_magic_0.inverter_magic_0.VSS" 0 0 33246 1831 0
rnode "VSS.n1902" 0 -0 33247 1831 0
rnode "VSS.n1903" 0 0 33247 1831 0
rnode "VSS.t1092" 0 0 32408 2281 0
rnode "VSS.t909" 0 0 32459 1518 0
rnode "VSS.t1101" 0 0 33084 2279 0
rnode "VSS.t899" 0 0 33135 1516 0
rnode "VSS.n1904" 0 0 33242 1965 0
rnode "VSS.n1905" 0 0 33242 1965 0
rnode "divide_by_2_1.tg_magic_3.VSS" 0 0 33239 1964 0
rnode "VSS.n1906" 0 0 32516 2008 0
rnode "divide_by_2_1.tg_magic_3.inverter_magic_0.VSS" 0 0 32297 1966 0
rnode "VSS.t1095" 0 0 32136 2281 0
rnode "VSS.n1907" 0 0 32084 2008 0
rnode "VSS.n1908" 0 -0 32296 1966 0
rnode "VSS.n1909" 0 0 32296 1966 0
rnode "VSS.t894" 0 0 32243 1518 0
rnode "VSS.t1094" 0 0 32192 2281 0
rnode "VSS.t893" 0 0 32027 1518 0
rnode "VSS.n1910" 0 0 31797 1898 0
rnode "VSS.n1911" 0 0 31780 1967 0
rnode "VSS.n1912" 0 0 31327 -408 0
rnode "VSS.t897" 0 0 31324 2281 0
rnode "VSS.t904" 0 0 31108 2281 0
rnode "VSS.n1913" 0 0 31212 1966 0
rnode "VSS.n1914" 0 0 31212 1966 0
rnode "divide_by_2_1.inverter_magic_5.VSS" 0 0 31213 1966 0
rnode "VSS.n1915" 0 0 31432 2008 0
rnode "VSS.n1916" 0 0 31735 1980 0
rnode "VSS.t635" 0 0 29318 1552 0
rnode "VSS.n1917" 0 0 29355 1914 0
rnode "VSS.n1918" 0 0 29169 1914 0
rnode "VSS.n1919" 0 0 29256 1861 0
rnode "VSS.n1920" 0 0 29256 1861 0
rnode "VSS.n1921" 0 0 28973 1862 0
rnode "VSS.n1922" 0 0 28938 1817 0
rnode "VSS.n1923" 0 0 28819 2725 0
rnode "VSS.n1924" 0 0 28046 2681 0
rnode "VSS.n1925" 0 0 27461 2723 0
rnode "VSS.n1926" 0 0 27461 1530 0
rnode "VSS.t962" 0 0 28154 1171 0
rnode "VSS.t959" 0 0 27938 1171 0
rnode "VSS.t354" 0 0 27722 1171 0
rnode "VSS.t489" 0 0 27290 1171 0
rnode "VSS.n1927" 0 0 27435 1528 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS" 0 -0 27435 1528 0
rnode "VSS.n1928" 0 0 27398 1487 0
rnode "VSS.n1929" 0 0 27212 2722 0
rnode "VSS.t169" 0 0 26774 2204 0
rnode "VSS.t201" 0 0 26670 2204 0
rnode "VSS.n1930" 0 0 26722 2204 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VSS" 0 0 26520 2478 0
rnode "VSS.n1931" 0 0 26722 2438 0
rnode "VSS.n1932" 0 0 26981 2753 0
rnode "VSS.n1933" 0 0 26981 3087 0
rnode "VSS.n1934" 0 0 26722 3402 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VSS" 0 0 26520 3362 0
rnode "VSS.t179" 0 0 26238 3636 0
rnode "VSS.n1935" 0 0 26518 3364 0
rnode "VSS.n1936" 0 0 26518 3364 0
rnode "VSS.t176" 0 0 26614 3636 0
rnode "VSS.t168" 0 0 26830 3636 0
rnode "VSS.t247" 0 0 27290 3475 0
rnode "VSS.n1937" 0 0 27435 3118 0
rnode "VSS.t613" 0 0 27722 3475 0
rnode "VSS.t53" 0 0 27938 3475 0
rnode "VSS.t50" 0 0 28154 3475 0
rnode "VSS.t608" 0 0 28370 3475 0
rnode "VSS.n1938" 0 0 28600 2920 0
rnode "VSS.t936" 0 0 28370 4669 0
rnode "VSS.t532" 0 0 28154 4669 0
rnode "VSS.t530" 0 0 27938 4669 0
rnode "VSS.t935" 0 0 27722 4669 0
rnode "VSS.t241" 0 0 27290 4669 0
rnode "VSS.n1939" 0 0 27435 4312 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS" 0 -0 27435 4312 0
rnode "VSS.n1940" 0 0 27461 4310 0
rnode "VSS.n1941" 0 0 27461 3117 0
rnode "VSS.n1942" 0 0 28046 3159 0
rnode "VSS.n1943" 0 0 28879 3087 0
rnode "VSS.n1944" 0 0 29039 3174 0
rnode "VSS.n1945" 0 0 29039 3926 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.VSS" 0 0 29045 3974 0
rnode "VSS.n1946" 0 0 29045 3974 0
rnode "VSS.t597" 0 0 29046 4288 0
rnode "VSS.t624" 0 0 29262 4288 0
rnode "VSS.n1947" 0 0 29492 4155 0
rnode "VSS.n1948" 0 0 29492 4155 0
rnode "VSS.t1205" 0 0 30725 3626 0
rnode "VSS.t153" 0 0 31101 3626 0
rnode "VSS.t1206" 0 0 30669 3626 0
rnode "VSS.t828" 0 0 30565 3626 0
rnode "VSS.n1949" 0 0 30617 3626 0
rnode "OR_magic_1.VSS" 0 0 30819 3352 0
rnode "VSS.n1950" 0 0 30821 3354 0
rnode "VSS.n1951" 0 0 30821 3354 0
rnode "VSS.t152" 0 0 31157 3626 0
rnode "VSS.n1952" 0 0 33152 4364 0
rnode "VSS.n1953" 0 0 33152 9486 0
rnode "VSS.t733" 0 0 32706 6439 0
rnode "VSS.t538" 0 0 32655 7219 0
rnode "VSS.t734" 0 0 32762 6439 0
rnode "VSS.t539" 0 0 32711 7219 0
rnode "VSS.n1954" 0 0 32763 6946 0
rnode "VSS.n1955" 0 0 32814 6712 0
rnode "VSS.t737" 0 0 32434 6439 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_3.VSS" 0 0 32601 6754 0
rnode "VSS.n1956" 0 -0 32602 6754 0
rnode "VSS.n1957" 0 0 32602 6754 0
rnode "VSS.t562" 0 0 31598 6447 0
rnode "VSS.t14" 0 0 31763 7209 0
rnode "VSS.t536" 0 0 32439 7219 0
rnode "VSS.t736" 0 0 32490 6439 0
rnode "VSS.n1958" 0 0 32543 6904 0
rnode "VSS.n1959" 0 -0 32543 6904 0
rnode "VSS.n1960" 0 0 32331 6946 0
rnode "VSS.n1961" 0 0 31784 6857 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_1.VSS" 0 0 31486 6894 0
rnode "VSS.n1962" 0 0 31489 6895 0
rnode "VSS.n1963" 0 0 31489 6895 0
rnode "VSS.n1964" 0 0 31494 6762 0
rnode "VSS.n1965" 0 -0 31494 6762 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" 0 0 31493 6762 0
rnode "VSS.n1966" 0 0 31274 6720 0
rnode "VSS.n1967" 0 0 30962 6801 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_2.VSS" 0 0 30551 6764 0
rnode "VSS.n1968" 0 0 30548 6763 0
rnode "VSS.t447" 0 0 29449 6439 0
rnode "VSS.n1969" 0 0 29790 6232 0
rnode "VSS.t558" 0 0 30274 6449 0
rnode "VSS.t73" 0 0 30439 7211 0
rnode "VSS.t555" 0 0 30490 6449 0
rnode "VSS.n1970" 0 0 30543 6896 0
rnode "VSS.n1971" 0 -0 30543 6896 0
rnode "VSS.n1972" 0 0 30331 6938 0
rnode "VSS.n1973" 0 0 29724 6897 0
rnode "VSS.n1974" 0 0 29500 6939 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_6.VSS" 0 0 29281 6897 0
rnode "VSS.n1975" 0 -0 29280 6897 0
rnode "VSS.n1976" 0 0 29280 6897 0
rnode "VSS.n1977" 0 0 29345 6754 0
rnode "VSS.n1978" 0 -0 29345 6754 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_4.VSS" 0 0 29344 6754 0
rnode "VSS.n1979" 0 0 29125 6712 0
rnode "VSS.n1980" 0 0 28492 6720 0
rnode "VSS.t1" 0 0 28112 6447 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_0.VSS" 0 0 27337 6764 0
rnode "VSS.n1981" 0 0 28060 6720 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" 0 0 28279 6762 0
rnode "VSS.n1982" 0 -0 28280 6762 0
rnode "VSS.n1983" 0 0 28280 6762 0
rnode "VSS.t556" 0 0 27441 7212 0
rnode "VSS.t59" 0 0 27492 6449 0
rnode "VSS.t553" 0 0 28117 7210 0
rnode "VSS.t0" 0 0 28168 6447 0
rnode "VSS.n1984" 0 0 28275 6896 0
rnode "VSS.n1985" 0 0 28275 6896 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.VSS" 0 0 28272 6895 0
rnode "VSS.n1986" 0 0 27549 6939 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" 0 0 27330 6897 0
rnode "VSS.n1987" 0 -0 27329 6897 0
rnode "VSS.n1988" 0 0 27329 6897 0
rnode "VSS.t25" 0 0 27276 6449 0
rnode "VSS.t559" 0 0 27225 7212 0
rnode "VSS.t19" 0 0 27060 6449 0
rnode "VSS.n1989" 0 0 26813 6898 0
rnode "7b_counter_0.DFF_magic_0.VSS" 0 0 26813 6898 0
rnode "VSS.n1990" 0 0 26465 6939 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_5.VSS" 0 0 26246 6897 0
rnode "VSS.n1991" 0 -0 26245 6897 0
rnode "VSS.n1992" 0 0 26245 6897 0
rnode "VSS.t64" 0 0 26141 7212 0
rnode "VSS.n1993" 0 0 25351 6981 0
rnode "VSS.t939" 0 0 25122 8349 0
rnode "VSS.t255" 0 0 24777 8349 0
rnode "VSS.t933" 0 0 24561 8349 0
rnode "VSS.t1152" 0 0 24369 6955 0
rnode "VSS.n1994" 0 0 24467 7520 0
rnode "VSS.n1995" 0 0 24467 7520 0
rnode "VSS.n1996" 0 0 25230 7592 0
rnode "VSS.n1997" 0 0 25662 7183 0
rnode "VSS.n1998" 0 0 26596 8389 0
rnode "VSS.n1999" 0 0 26596 8389 0
rnode "VSS.n2000" 0 0 26577 11662 0
rnode "VSS.n2001" 0 0 26391 11703 0
rnode "VSS.n2002" 0 0 26577 11662 0
rnode "VSS.n2003" 0 0 26571 11543 0
rnode "VSS.n2004" 0 0 26571 11543 0
rnode "VSS.n2005" 0 0 26430 11547 0
rnode "VSS.n2006" 0 0 26430 11547 0
rnode "VSS.n2007" 0 0 26430 11547 0
rnode "VSS.n2008" 0 0 26433 11664 0
rnode "VSS.n2009" 0 0 26433 11664 0
rnode "VSS.n2010" 0 0 26548 11383 0
rnode "VSS.n2011" 0 0 26548 11383 0
rnode "VSS.n2012" 0 0 26665 11383 0
rnode "VSS.n2013" 0 0 26665 11383 0
rnode "VSS.n2014" 0 0 26782 11383 0
rnode "VSS.n2015" 0 0 26899 11383 0
rnode "VSS.n2016" 0 0 26899 11383 0
rnode "VSS.n2017" 0 0 27016 11383 0
rnode "VSS.n2018" 0 0 27016 11383 0
rnode "VSS.n2019" 0 0 27250 11383 0
rnode "VSS.n2020" 0 0 27133 11383 0
rnode "VSS.n2021" 0 0 27133 11383 0
rnode "VSS.n2022" 0 0 27250 11383 0
rnode "VSS.n2023" 0 0 27367 11383 0
rnode "VSS.n2024" 0 0 27367 11383 0
rnode "VSS.n2025" 0 0 27367 11383 0
rnode "VSS.n2026" 0 0 27281 11308 0
rnode "VSS.n2027" 0 0 24835 9994 0
rnode "VSS.t345" 0 0 24795 10163 0
rnode "VSS.t347" 0 0 24579 10163 0
rnode "VSS.t735" 0 0 24363 10163 0
rnode "VSS.n2028" 0 0 24500 9782 0
rnode "7b_counter_0.NAND_magic_0.VSS" 0 0 24500 9782 0
rnode "VSS.n2029" 0 0 24687 9849 0
rnode "VSS.n2030" 0 0 23263 9087 0
rnode "VSS.n2031" 0 0 23263 9087 0
rnode "7b_counter_0.3_inp_NOR_0.VSS" 0 0 23143 9086 0
rnode "VSS.n2032" 0 0 22979 9087 0
rnode "VSS.n2033" 0 0 22979 9087 0
rnode "VSS.n2034" 0 0 22979 9087 0
rnode "VSS.t705" 0 0 22935 8789 0
rnode "VSS.n2035" 0 0 21991 7270 0
rnode "VSS.t1258" 0 0 22080 6955 0
rnode "VSS.t493" 0 0 22173 8853 0
rnode "VSS.n2036" 0 0 22705 9310 0
rnode "VSS.n2037" 0 0 22705 10099 0
rnode "VSS.n2038" 0 0 23917 9993 0
rnode "VSS.n2039" 0 0 23302 9569 0
rnode "VSS.t969" 0 0 23367 8789 0
rnode "VSS.t256" 0 0 24129 8349 0
rnode "VSS.t877" 0 0 24153 6955 0
rnode "VSS.n2040" 0 0 24280 7270 0
rnode "7b_counter_0.NOR_gate_1.VSS" 0 0 24280 7270 0
rnode "VSS.n2041" 0 0 24045 7223 0
rnode "VSS.n2042" 0 0 23930 7270 0
rnode "VSS.n2043" 0 0 22064 7261 0
rnode "VSS.n2044" 0 0 22184 7317 0
rnode "VSS.n2045" 0 0 22184 8541 0
rnode "VSS.n2046" 0 0 22065 8619 0
rnode "VSS.t270" 0 0 21685 8853 0
rnode "VSS.t300" 0 0 21581 8853 0
rnode "VSS.n2047" 0 0 21633 8853 0
rnode "VSS.n2048" 0 0 21143 8335 0
rnode "VSS.n2049" 0 0 21633 8619 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VSS" 0 0 21835 8579 0
rnode "VSS.n2050" 0 -0 21837 8581 0
rnode "VSS.n2051" 0 0 21837 8581 0
rnode "VSS.t269" 0 0 21741 8853 0
rnode "VSS.t299" 0 0 21525 8853 0
rnode "VSS.t267" 0 0 21065 8692 0
rnode "VSS.t977" 0 0 20979 6998 0
rnode "VSS.t1087" 0 0 20115 6998 0
rnode "VSS.t1021" 0 0 20201 8692 0
rnode "VSS.t1273" 0 0 20331 6998 0
rnode "VSS.t1017" 0 0 20417 8692 0
rnode "VSS.t1274" 0 0 20547 6998 0
rnode "VSS.t1015" 0 0 20633 8692 0
rnode "VSS.t1085" 0 0 20763 6998 0
rnode "VSS.n2052" 0 0 20920 8335 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS" 0 -0 20920 8335 0
rnode "VSS.t1018" 0 0 20361 8692 0
rnode "VSS.t1022" 0 0 20257 8692 0
rnode "VSS.n2053" 0 0 20309 8692 0
rnode "VSS.n2054" 0 0 20309 8376 0
rnode "VSS.n2055" 0 0 20894 8334 0
rnode "VSS.n2056" 0 0 20894 9527 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS" 0 -0 20920 9529 0
rnode "VSS.n2057" 0 0 20920 9529 0
rnode "VSS.t891" 0 0 20633 9886 0
rnode "VSS.t197" 0 0 20417 9886 0
rnode "VSS.t195" 0 0 20201 9886 0
rnode "VSS.t890" 0 0 19985 9886 0
rnode "VSS.t994" 0 0 19525 9505 0
rnode "VSS.t1278" 0 0 19683 6998 0
rnode "VSS.n2058" 0 0 19755 9569 0
rnode "VSS.t1271" 0 0 19899 6998 0
rnode "VSS.n2059" 0 0 19945 7390 0
rnode "VSS.n2060" 0 -0 19945 7390 0
rnode "7b_counter_0.MDFF_6.tspc2_magic_0.VSS" 0 0 19943 7393 0
rnode "VSS.n2061" 0 0 19433 7392 0
rnode "VSS.n2062" 0 0 19497 7583 0
rnode "VSS.n2063" 0 0 19549 8778 0
rnode "VSS.n2064" 0 0 19549 8778 0
rnode "VSS.n2065" 0 0 19417 9240 0
rnode "VSS.t1013" 0 0 19037 9505 0
rnode "VSS.n2066" 0 0 19018 9182 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.VSS" 0 0 19310 9191 0
rnode "VSS.n2067" 0 0 19310 9191 0
rnode "VSS.t1009" 0 0 19309 9505 0
rnode "VSS.t1275" 0 0 19251 6998 0
rnode "VSS.t1012" 0 0 19093 9505 0
rnode "VSS.t186" 0 0 19035 6998 0
rnode "VSS.t216" 0 0 18197 8853 0
rnode "VSS.t4" 0 0 16225 8692 0
rnode "VSS.t10" 0 0 16441 8692 0
rnode "VSS.t990" 0 0 16657 8692 0
rnode "VSS.n2068" 0 0 16944 8335 0
rnode "VSS.t271" 0 0 17089 8692 0
rnode "VSS.t156" 0 0 17549 8853 0
rnode "VSS.t214" 0 0 17765 8853 0
rnode "VSS.t217" 0 0 18141 7421 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VSS" 0 0 17859 7695 0
rnode "VSS.n2069" 0 0 17861 7693 0
rnode "VSS.n2070" 0 0 17861 7693 0
rnode "VSS.n2071" 0 -0 17861 8581 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VSS" 0 0 17859 8579 0
rnode "VSS.n2072" 0 0 17657 8619 0
rnode "VSS.t408" 0 0 17033 8692 0
rnode "VSS.n2073" 0 0 16981 8376 0
rnode "VSS.n2074" 0 0 17167 8335 0
rnode "VSS.n2075" 0 0 17398 8304 0
rnode "VSS.n2076" 0 0 17398 7970 0
rnode "VSS.t272" 0 0 17033 7582 0
rnode "VSS.n2077" 0 0 16981 7898 0
rnode "VSS.n2078" 0 0 17167 7939 0
rnode "VSS.n2079" 0 0 16981 6704 0
rnode "VSS.t154" 0 0 17089 6388 0
rnode "VSS.t975" 0 0 16225 6388 0
rnode "VSS.t973" 0 0 16441 6388 0
rnode "VSS.t116" 0 0 16657 6388 0
rnode "VSS.n2080" 0 0 16944 6745 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS" 0 -0 16944 6745 0
rnode "VSS.t974" 0 0 16385 6388 0
rnode "VSS.t976" 0 0 16281 6388 0
rnode "VSS.n2081" 0 0 16333 6388 0
rnode "VSS.n2082" 0 0 16918 6747 0
rnode "VSS.n2083" 0 0 16918 7940 0
rnode "VSS.n2084" 0 0 16333 7898 0
rnode "VSS.n2085" 0 0 15560 7942 0
rnode "VSS.n2086" 0 0 15339 7883 0
rnode "7b_counter_0.MDFF_6.VSS" 0 0 15201 7940 0
rnode "VSS.t1005" 0 0 15061 6769 0
rnode "VSS.n2087" 0 0 15098 7131 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.VSS" 0 0 15334 7083 0
rnode "VSS.t980" 0 0 14471 6769 0
rnode "VSS.n2088" 0 0 14433 7131 0
rnode "7b_counter_0.MDFF_5.VSS" 0 0 14331 7940 0
rnode "VSS.n2089" 0 0 14192 7883 0
rnode "VSS.t1003" 0 0 14143 6769 0
rnode "VSS.t985" 0 0 14039 6769 0
rnode "VSS.n2090" 0 0 14091 6769 0
rnode "VSS.t778" 0 0 13251 7582 0
rnode "VSS.t779" 0 0 13147 7582 0
rnode "VSS.n2091" 0 0 13199 7582 0
rnode "VSS.t127" 0 0 13251 6388 0
rnode "VSS.t129" 0 0 13147 6388 0
rnode "VSS.n2092" 0 0 13199 6388 0
rnode "VSS.t377" 0 0 12499 6388 0
rnode "VSS.n2093" 0 0 12551 6704 0
rnode "VSS.t126" 0 0 13307 6388 0
rnode "VSS.t128" 0 0 13091 6388 0
rnode "VSS.t1168" 0 0 12875 6388 0
rnode "VSS.t376" 0 0 12443 6388 0
rnode "VSS.n2094" 0 0 12588 6745 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS" 0 -0 12588 6745 0
rnode "VSS.n2095" 0 0 12614 6747 0
rnode "VSS.n2096" 0 0 12614 7940 0
rnode "VSS.n2097" 0 0 13199 7898 0
rnode "VSS.n2098" 0 0 13972 7942 0
rnode "VSS.n2099" 0 0 14091 7034 0
rnode "VSS.n2100" 0 0 14192 7131 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.VSS" 0 0 14198 7083 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.VSS" 0 0 14198 9191 0
rnode "VSS.n2101" 0 0 14198 9191 0
rnode "VSS.t1002" 0 0 14199 9505 0
rnode "VSS.t979" 0 0 14415 9505 0
rnode "VSS.t1004" 0 0 15117 9505 0
rnode "VSS.t986" 0 0 15333 9505 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.VSS" 0 0 15334 9191 0
rnode "VSS.n2102" 0 0 15334 9191 0
rnode "VSS.t982" 0 0 15549 9505 0
rnode "VSS.n2103" 0 0 15779 9569 0
rnode "VSS.t107" 0 0 16009 9886 0
rnode "VSS.t102" 0 0 16225 9886 0
rnode "VSS.t8" 0 0 16441 9886 0
rnode "VSS.t108" 0 0 16657 9886 0
rnode "VSS.n2104" 0 0 16944 9529 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS" 0 -0 16944 9529 0
rnode "VSS.t9" 0 0 16385 9886 0
rnode "VSS.t103" 0 0 16281 9886 0
rnode "VSS.n2105" 0 0 16333 9886 0
rnode "VSS.n2106" 0 0 16918 9527 0
rnode "VSS.n2107" 0 0 16918 8334 0
rnode "VSS.n2108" 0 0 16333 8376 0
rnode "VSS.n2109" 0 0 15560 8331 0
rnode "VSS.n2110" 0 0 15255 8331 0
rnode "VSS.t1014" 0 0 15061 9505 0
rnode "VSS.n2111" 0 0 15023 9143 0
rnode "VSS.n2112" 0 0 15026 9197 0
rnode "VSS.n2113" 0 0 14436 9194 0
rnode "VSS.n2114" 0 0 14508 9143 0
rnode "VSS.n2115" 0 0 14277 8331 0
rnode "VSS.n2116" 0 0 14032 8331 0
rnode "VSS.n2117" 0 0 13199 8376 0
rnode "VSS.n2118" 0 0 12614 8334 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS" 0 -0 12588 8335 0
rnode "VSS.n2119" 0 0 12588 8335 0
rnode "VSS.t988" 0 0 12875 8692 0
rnode "VSS.t55" 0 0 13091 8692 0
rnode "VSS.t60" 0 0 13307 8692 0
rnode "VSS.t981" 0 0 13523 8692 0
rnode "VSS.n2120" 0 0 13753 8137 0
rnode "VSS.t171" 0 0 13523 9886 0
rnode "VSS.t699" 0 0 13307 9886 0
rnode "VSS.t703" 0 0 13091 9886 0
rnode "VSS.t170" 0 0 12875 9886 0
rnode "VSS.t693" 0 0 12443 9886 0
rnode "VSS.n2121" 0 0 12588 9529 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS" 0 -0 12588 9529 0
rnode "VSS.n2122" 0 0 12551 9570 0
rnode "VSS.n2123" 0 0 12365 8335 0
rnode "VSS.t695" 0 0 11927 8853 0
rnode "VSS.t123" 0 0 11823 8853 0
rnode "VSS.n2124" 0 0 11875 8853 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VSS" 0 0 11673 8579 0
rnode "VSS.n2125" 0 0 11875 8619 0
rnode "VSS.n2126" 0 0 12134 8304 0
rnode "VSS.n2127" 0 0 12134 7970 0
rnode "VSS.n2128" 0 0 11875 7655 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VSS" 0 0 11673 7695 0
rnode "VSS.t313" 0 0 11391 7421 0
rnode "VSS.n2129" 0 0 11592 7694 0
rnode "VSS.n2130" 0 -0 11671 7693 0
rnode "VSS.n2131" 0 0 11671 8581 0
rnode "VSS.t124" 0 0 11335 8853 0
rnode "VSS.t314" 0 0 10497 6998 0
rnode "VSS.t992" 0 0 10439 9505 0
rnode "VSS.t208" 0 0 10281 6998 0
rnode "VSS.t999" 0 0 10223 9505 0
rnode "VSS.t340" 0 0 9547 9886 0
rnode "VSS.t989" 0 0 9547 8692 0
rnode "VSS.t315" 0 0 10441 6998 0
rnode "VSS.t209" 0 0 10337 6998 0
rnode "VSS.n2132" 0 0 10389 6998 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.VSS" 0 0 9589 7393 0
rnode "VSS.t205" 0 0 9577 6998 0
rnode "VSS.t416" 0 0 9473 6998 0
rnode "VSS.n2133" 0 0 9525 6998 0
rnode "VSS.t414" 0 0 8713 6998 0
rnode "VSS.t131" 0 0 8609 6998 0
rnode "VSS.n2134" 0 0 8661 6998 0
rnode "VSS.t787" 0 0 9275 8692 0
rnode "VSS.t789" 0 0 9171 8692 0
rnode "VSS.n2135" 0 0 9223 8692 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS" 0 -0 8612 8335 0
rnode "VSS.t443" 0 0 9275 9886 0
rnode "VSS.t441" 0 0 9171 9886 0
rnode "VSS.n2136" 0 0 9223 9886 0
rnode "VSS.t342" 0 0 8523 9886 0
rnode "VSS.t261" 0 0 8523 8692 0
rnode "VSS.n2137" 0 0 8575 8376 0
rnode "VSS.t244" 0 0 7951 8853 0
rnode "VSS.t917" 0 0 7847 8853 0
rnode "VSS.n2138" 0 0 7899 8853 0
rnode "VSS.t919" 0 0 7415 8853 0
rnode "VSS.n2139" 0 0 7468 8541 0
rnode "VSS.t415" 0 0 9417 6998 0
rnode "VSS.t786" 0 0 9331 8692 0
rnode "VSS.t207" 0 0 9201 6998 0
rnode "VSS.t788" 0 0 9115 8692 0
rnode "VSS.t206" 0 0 8985 6998 0
rnode "VSS.t998" 0 0 8899 8692 0
rnode "VSS.t413" 0 0 8769 6998 0
rnode "VSS.n2140" 0 0 8612 8335 0
rnode "VSS.t130" 0 0 8553 6998 0
rnode "VSS.t260" 0 0 8467 8692 0
rnode "VSS.t243" 0 0 8007 8853 0
rnode "VSS.t916" 0 0 7791 8853 0
rnode "VSS.t318" 0 0 7085 7420 0
rnode "VSS.t499" 0 0 7461 7420 0
rnode "VSS.n2141" 0 0 7409 7654 0
rnode "VSS.t319" 0 0 7029 7420 0
rnode "VSS.t200" 0 0 6925 7420 0
rnode "VSS.n2142" 0 0 6977 7420 0
rnode "VSS.t467" 0 0 6353 7581 0
rnode "VSS.n2143" 0 0 6301 7897 0
rnode "VSS.t450" 0 0 6353 6387 0
rnode "VSS.t143" 0 0 5705 6387 0
rnode "VSS.t141" 0 0 5601 6387 0
rnode "VSS.n2144" 0 0 5653 6387 0
rnode "VSS.n2145" 0 0 6238 6746 0
rnode "VSS.t449" 0 0 6409 6387 0
rnode "VSS.t761" 0 0 4653 6768 0
rnode "VSS.t750" 0 0 4813 6768 0
rnode "VSS.t762" 0 0 4709 6768 0
rnode "VSS.n2146" 0 0 4761 6768 0
rnode "VSS.n2147" 0 0 4761 7033 0
rnode "VSS.t776" 0 0 4381 6768 0
rnode "VSS.t396" 0 0 3485 7420 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VSS" 0 0 3203 7694 0
rnode "VSS.t744" 0 0 5329 7581 0
rnode "VSS.t321" 0 0 5403 9275 0
rnode "VSS.t682" 0 0 5299 9275 0
rnode "VSS.n2148" 0 0 5351 9275 0
rnode "VSS.t139" 0 0 6267 9275 0
rnode "VSS.t323" 0 0 6163 9275 0
rnode "VSS.n2149" 0 0 6215 9275 0
rnode "VSS.t1133" 0 0 5705 7581 0
rnode "VSS.t1140" 0 0 5601 7581 0
rnode "VSS.n2150" 0 0 5653 7581 0
rnode "VSS.t199" 0 0 6869 7420 0
rnode "VSS.t466" 0 0 6409 7581 0
rnode "VSS.t138" 0 0 6323 9275 0
rnode "VSS.t320" 0 0 5459 9275 0
rnode "VSS.t1139" 0 0 5545 7581 0
rnode "VSS.t680" 0 0 5675 9275 0
rnode "VSS.t1132" 0 0 5761 7581 0
rnode "VSS.t679" 0 0 5891 9275 0
rnode "VSS.t758" 0 0 5977 7581 0
rnode "VSS.t322" 0 0 6107 9275 0
rnode "VSS.n2151" 0 0 6264 7938 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS" 0 -0 6264 7938 0
rnode "VSS.n2152" 0 0 6238 7939 0
rnode "VSS.n2153" 0 0 5653 7897 0
rnode "VSS.n2154" 0 0 5509 7939 0
rnode "VSS.n2155" 0 0 5507 8884 0
rnode "VSS.n2156" 0 0 5351 8926 0
rnode "VSS.t678" 0 0 4539 9275 0
rnode "VSS.t921" 0 0 4435 9275 0
rnode "VSS.n2157" 0 0 4487 9275 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.VSS" 0 0 5287 8880 0
rnode "VSS.n2158" 0 -0 5289 8883 0
rnode "VSS.n2159" 0 0 5289 8883 0
rnode "VSS.t681" 0 0 5243 9275 0
rnode "VSS.t338" 0 0 5027 9275 0
rnode "VSS.t337" 0 0 4811 9275 0
rnode "VSS.t677" 0 0 4595 9275 0
rnode "VSS.t775" 0 0 4437 6768 0
rnode "VSS.n2160" 0 0 4435 7383 0
rnode "VSS.t920" 0 0 4379 9275 0
rnode "VSS.n2161" 0 0 4379 9275 0
rnode "VSS.t113" 0 0 3541 8852 0
rnode "VSS.t114" 0 0 3485 8852 0
rnode "VSS.n2162" 0 0 3205 8580 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS" 0 -0 2288 7938 0
rnode "VSS.t515" 0 0 2433 9885 0
rnode "VSS.n2163" 0 0 2288 9528 0
rnode "VSS.t343" 0 0 2001 9885 0
rnode "VSS.t134" 0 0 1785 9885 0
rnode "VSS.t136" 0 0 1569 9885 0
rnode "VSS.t344" 0 0 1353 9885 0
rnode "VSS.t470" 0 0 2433 6387 0
rnode "VSS.t471" 0 0 2377 6387 0
rnode "VSS.t112" 0 0 3053 8852 0
rnode "VSS.t517" 0 0 2949 8852 0
rnode "VSS.n2164" 0 0 3001 8852 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VSS" 0 0 3203 8578 0
rnode "VSS.n2165" 0 0 3001 8618 0
rnode "VSS.t180" 0 0 2377 8691 0
rnode "VSS.n2166" 0 0 2325 8375 0
rnode "VSS.t516" 0 0 2377 9885 0
rnode "VSS.n2167" 0 0 2325 9569 0
rnode "VSS.n2168" 0 0 2511 8334 0
rnode "VSS.n2169" 0 0 2742 8303 0
rnode "VSS.t294" 0 0 3053 7420 0
rnode "VSS.t423" 0 0 2949 7420 0
rnode "VSS.n2170" 0 0 3001 7420 0
rnode "VSS.n2171" 0 0 3001 7654 0
rnode "VSS.n2172" 0 0 2742 7969 0
rnode "VSS.t133" 0 0 2377 7581 0
rnode "VSS.n2173" 0 0 2325 7897 0
rnode "VSS.n2174" 0 0 2511 7938 0
rnode "VSS.n2175" 0 0 2325 6703 0
rnode "VSS.t816" 0 0 1729 6387 0
rnode "VSS.t819" 0 0 1625 6387 0
rnode "VSS.n2176" 0 0 1677 6387 0
rnode "VSS.n2177" 0 0 2262 6746 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS" 0 -0 2288 6744 0
rnode "VSS.n2178" 0 0 2288 6744 0
rnode "VSS.t469" 0 0 2001 6387 0
rnode "VSS.t815" 0 0 1785 6387 0
rnode "VSS.t818" 0 0 1569 6387 0
rnode "VSS.t468" 0 0 1353 6387 0
rnode "VSS.n2179" 0 0 1123 9568 0
rnode "VSS.t747" 0 0 1353 8691 0
rnode "VSS.t43" 0 0 1569 8691 0
rnode "VSS.t71" 0 0 1785 8691 0
rnode "VSS.t745" 0 0 2001 8691 0
rnode "VSS.n2180" 0 0 2288 8334 0
rnode "VSS.t132" 0 0 2433 8691 0
rnode "VSS.t422" 0 0 2893 8852 0
rnode "VSS.t111" 0 0 3109 8852 0
rnode "VSS.n2181" 0 0 3205 7692 0
rnode "VSS.n2182" 0 -0 3205 7692 0
rnode "VSS.n2183" 0 0 3433 7654 0
rnode "VSS.n2184" 0 0 4362 7091 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.VSS" 0 0 4654 7082 0
rnode "VSS.n2185" 0 0 4654 7082 0
rnode "VSS.t749" 0 0 4869 6768 0
rnode "VSS.t220" 0 0 5329 6387 0
rnode "VSS.t140" 0 0 5545 6387 0
rnode "VSS.t142" 0 0 5761 6387 0
rnode "VSS.t219" 0 0 5977 6387 0
rnode "VSS.n2186" 0 0 6264 6744 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS" 0 -0 6264 6744 0
rnode "VSS.n2187" 0 0 6301 6703 0
rnode "VSS.n2188" 0 0 6487 7938 0
rnode "VSS.n2189" 0 0 6977 7654 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VSS" 0 0 7179 7694 0
rnode "VSS.n2190" 0 -0 7181 7692 0
rnode "VSS.n2191" 0 0 7181 7692 0
rnode "VSS.t918" 0 0 7359 8853 0
rnode "VSS.t498" 0 0 7517 7420 0
rnode "VSS.n2192" 0 0 7695 8581 0
rnode "VSS.n2193" 0 -0 7695 8581 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VSS" 0 0 7697 8579 0
rnode "VSS.n2194" 0 0 7899 8619 0
rnode "VSS.n2195" 0 0 8389 8335 0
rnode "VSS.n2196" 0 0 8575 9570 0
rnode "VSS.t442" 0 0 9331 9886 0
rnode "VSS.t440" 0 0 9115 9886 0
rnode "VSS.t339" 0 0 8899 9886 0
rnode "VSS.t341" 0 0 8467 9886 0
rnode "VSS.n2197" 0 0 8612 9529 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS" 0 -0 8612 9529 0
rnode "VSS.n2198" 0 0 8638 9527 0
rnode "VSS.n2199" 0 0 8638 8334 0
rnode "VSS.n2200" 0 0 9223 8376 0
rnode "VSS.n2201" 0 0 9367 8334 0
rnode "VSS.n2202" 0 0 9369 7389 0
rnode "VSS.n2203" 0 0 9525 7347 0
rnode "VSS.n2204" 0 -0 9587 7390 0
rnode "VSS.n2205" 0 0 9587 7390 0
rnode "VSS.t204" 0 0 9633 6998 0
rnode "VSS.n2206" 0 0 9777 7842 0
rnode "VSS.t574" 0 0 9849 6998 0
rnode "VSS.t1006" 0 0 10007 9505 0
rnode "VSS.t573" 0 0 10065 6998 0
rnode "VSS.n2207" 0 0 10222 9191 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.VSS" 0 0 10222 9191 0
rnode "VSS.n2208" 0 0 10514 9182 0
rnode "VSS.n2209" 0 0 11443 8619 0
rnode "VSS.n2210" 0 0 11541 8541 0
rnode "VSS.n2211" 0 0 11558 8452 0
rnode "VSS.n2212" 0 0 11690 11580 0
rnode "VSS.n2213" 0 0 11317 11594 0
rnode "VSS.n2214" 0 0 11317 11594 0
rnode "VSS.n2215" 0 0 11317 11594 0
rnode "VSS.n2216" 0 0 11317 11594 0
rnode "VSS.n2217" 0 0 11221 11383 0
rnode "VSS.n2218" 0 0 11104 11383 0
rnode "VSS.n2219" 0 0 11104 11383 0
rnode "VSS.n2220" 0 0 11104 11383 0
rnode "VSS.n2221" 0 0 10987 11383 0
rnode "VSS.n2222" 0 0 10870 11383 0
rnode "VSS.n2223" 0 0 10870 11383 0
rnode "VSS.n2224" 0 0 10870 11383 0
rnode "VSS.n2225" 0 0 10753 11383 0
rnode "VSS.n2226" 0 0 10636 11383 0
rnode "VSS.n2227" 0 0 10636 11383 0
rnode "VSS.n2228" 0 0 10636 11383 0
rnode "VSS.n2229" 0 0 10519 11383 0
rnode "VSS.n2230" 0 0 10402 11383 0
rnode "VSS.n2231" 0 0 10402 11383 0
rnode "VSS.n2232" 0 0 10402 11383 0
rnode "VSS.n2233" 0 0 10285 11383 0
rnode "VSS.n2234" 0 0 10168 11383 0
rnode "VSS.n2235" 0 0 10168 11383 0
rnode "VSS.n2236" 0 0 10168 11383 0
rnode "VSS.n2237" 0 0 10051 11383 0
rnode "VSS.n2238" 0 0 9934 11383 0
rnode "VSS.n2239" 0 0 9934 11383 0
rnode "VSS.n2240" 0 0 9934 11383 0
rnode "VSS.n2241" 0 0 9817 11383 0
rnode "VSS.n2242" 0 0 9700 11383 0
rnode "VSS.n2243" 0 0 9700 11383 0
rnode "VSS.n2244" 0 0 9700 11383 0
rnode "VSS.n2245" 0 0 9583 11383 0
rnode "VSS.n2246" 0 0 9466 11383 0
rnode "VSS.n2247" 0 0 9466 11383 0
rnode "VSS.n2248" 0 0 9466 11383 0
rnode "VSS.n2249" 0 0 9349 11383 0
rnode "VSS.n2250" 0 0 9232 11383 0
rnode "VSS.n2251" 0 0 9232 11383 0
rnode "VSS.n2252" 0 0 9232 11383 0
rnode "VSS.n2253" 0 0 9115 11383 0
rnode "VSS.n2254" 0 0 8998 11383 0
rnode "VSS.n2255" 0 0 8998 11383 0
rnode "VSS.n2256" 0 0 8998 11383 0
rnode "VSS.n2257" 0 0 8881 11383 0
rnode "VSS.n2258" 0 0 8764 11383 0
rnode "VSS.n2259" 0 0 8764 11383 0
rnode "VSS.n2260" 0 0 8764 11383 0
rnode "VSS.n2261" 0 0 8647 11383 0
rnode "VSS.n2262" 0 0 8530 11383 0
rnode "VSS.n2263" 0 0 8530 11383 0
rnode "VSS.n2264" 0 0 8530 11383 0
rnode "VSS.n2265" 0 0 8413 11383 0
rnode "VSS.n2266" 0 0 8296 11383 0
rnode "VSS.n2267" 0 0 8296 11383 0
rnode "VSS.n2268" 0 0 8296 11383 0
rnode "VSS.n2269" 0 0 8179 11383 0
rnode "VSS.n2270" 0 0 8062 11383 0
rnode "VSS.n2271" 0 0 8062 11383 0
rnode "VSS.n2272" 0 0 8062 11383 0
rnode "VSS.n2273" 0 0 7945 11383 0
rnode "VSS.n2274" 0 0 7828 11383 0
rnode "VSS.n2275" 0 0 7828 11383 0
rnode "VSS.n2276" 0 0 7828 11383 0
rnode "VSS.n2277" 0 0 7711 11383 0
rnode "VSS.n2278" 0 0 7594 11383 0
rnode "VSS.n2279" 0 0 7594 11383 0
rnode "VSS.n2280" 0 0 7594 11383 0
rnode "VSS.n2281" 0 0 7477 11383 0
rnode "VSS.n2282" 0 0 7360 11383 0
rnode "VSS.n2283" 0 0 7360 11383 0
rnode "VSS.n2284" 0 0 7360 11383 0
rnode "VSS.n2285" 0 0 7243 11383 0
rnode "VSS.n2286" 0 0 7126 11383 0
rnode "VSS.n2287" 0 0 7126 11383 0
rnode "VSS.n2288" 0 0 7126 11383 0
rnode "VSS.n2289" 0 0 7009 11383 0
rnode "VSS.n2290" 0 0 6892 11383 0
rnode "VSS.n2291" 0 0 6892 11383 0
rnode "VSS.n2292" 0 0 6892 11383 0
rnode "VSS.n2293" 0 0 6775 11383 0
rnode "VSS.n2294" 0 0 6658 11383 0
rnode "VSS.n2295" 0 0 6658 11383 0
rnode "VSS.n2296" 0 0 6658 11383 0
rnode "VSS.n2297" 0 0 6541 11383 0
rnode "VSS.n2298" 0 0 6424 11383 0
rnode "VSS.n2299" 0 0 6424 11383 0
rnode "VSS.n2300" 0 0 6424 11383 0
rnode "VSS.n2301" 0 0 6307 11383 0
rnode "VSS.n2302" 0 0 6190 11383 0
rnode "VSS.n2303" 0 0 6190 11383 0
rnode "VSS.n2304" 0 0 6190 11383 0
rnode "VSS.n2305" 0 0 6073 11383 0
rnode "VSS.n2306" 0 0 5956 11383 0
rnode "VSS.n2307" 0 0 5956 11383 0
rnode "VSS.n2308" 0 0 5956 11383 0
rnode "VSS.n2309" 0 0 5839 11383 0
rnode "VSS.n2310" 0 0 5722 11383 0
rnode "VSS.n2311" 0 0 5722 11383 0
rnode "VSS.n2312" 0 0 5722 11383 0
rnode "VSS.n2313" 0 0 5605 11383 0
rnode "VSS.n2314" 0 0 5488 11383 0
rnode "VSS.n2315" 0 0 5488 11383 0
rnode "VSS.n2316" 0 0 5488 11383 0
rnode "VSS.n2317" 0 0 5371 11383 0
rnode "VSS.n2318" 0 0 5254 11383 0
rnode "VSS.n2319" 0 0 5254 11383 0
rnode "VSS.n2320" 0 0 5254 11383 0
rnode "VSS.n2321" 0 0 5137 11383 0
rnode "VSS.n2322" 0 0 5020 11383 0
rnode "VSS.n2323" 0 0 5020 11383 0
rnode "VSS.n2324" 0 0 5020 11383 0
rnode "VSS.n2325" 0 0 4903 11383 0
rnode "VSS.n2326" 0 0 4786 11383 0
rnode "VSS.n2327" 0 0 4786 11383 0
rnode "VSS.n2328" 0 0 4786 11383 0
rnode "VSS.n2329" 0 0 4669 11383 0
rnode "VSS.n2330" 0 0 4552 11383 0
rnode "VSS.n2331" 0 0 4552 11383 0
rnode "VSS.n2332" 0 0 4552 11383 0
rnode "VSS.n2333" 0 0 4435 11383 0
rnode "VSS.n2334" 0 0 4318 11383 0
rnode "VSS.n2335" 0 0 4318 11383 0
rnode "VSS.n2336" 0 0 4318 11383 0
rnode "VSS.n2337" 0 0 4201 11383 0
rnode "VSS.n2338" 0 0 4084 11383 0
rnode "VSS.n2339" 0 0 4084 11383 0
rnode "VSS.n2340" 0 0 4084 11383 0
rnode "VSS.n2341" 0 0 3967 11383 0
rnode "VSS.n2342" 0 0 3850 11383 0
rnode "VSS.n2343" 0 0 3850 11383 0
rnode "VSS.n2344" 0 0 3850 11383 0
rnode "VSS.n2345" 0 0 3733 11383 0
rnode "VSS.n2346" 0 0 3616 11383 0
rnode "VSS.n2347" 0 0 3616 11383 0
rnode "VSS.n2348" 0 0 3616 11383 0
rnode "VSS.n2349" 0 0 3499 11383 0
rnode "VSS.n2350" 0 0 3382 11383 0
rnode "VSS.n2351" 0 0 3382 11383 0
rnode "VSS.n2352" 0 0 3382 11383 0
rnode "VSS.n2353" 0 0 3265 11383 0
rnode "VSS.n2354" 0 0 3148 11383 0
rnode "VSS.n2355" 0 0 3148 11383 0
rnode "VSS.n2356" 0 0 3148 11383 0
rnode "VSS.n2357" 0 0 3031 11383 0
rnode "VSS.n2358" 0 0 2914 11383 0
rnode "VSS.n2359" 0 0 2914 11383 0
rnode "VSS.n2360" 0 0 2914 11383 0
rnode "VSS.n2361" 0 0 2797 11383 0
rnode "VSS.n2362" 0 0 2680 11383 0
rnode "VSS.n2363" 0 0 2680 11383 0
rnode "VSS.n2364" 0 0 2680 11383 0
rnode "VSS.n2365" 0 0 2563 11383 0
rnode "VSS.n2366" 0 0 2446 11383 0
rnode "VSS.n2367" 0 0 2446 11383 0
rnode "VSS.n2368" 0 0 2446 11383 0
rnode "VSS.n2369" 0 0 2329 11383 0
rnode "VSS.n2370" 0 0 2072 11603 0
rnode "VSS.n2371" 0 0 2072 11603 0
rnode "VSS.n2372" 0 0 2095 11383 0
rnode "VSS.n2373" 0 0 2212 11383 0
rnode "VSS.n2374" 0 0 2212 11383 0
rnode "VSS.n2375" 0 0 2212 11383 0
rnode "VSS.n2376" 0 0 2095 11383 0
rnode "VSS.n2377" 0 0 1978 11383 0
rnode "VSS.n2378" 0 0 1978 11383 0
rnode "VSS.n2379" 0 0 1978 11383 0
rnode "VSS.n2380" 0 0 1928 11605 0
rnode "VSS.n2381" 0 0 1925 11488 0
rnode "VSS.n2382" 0 0 1861 11383 0
rnode "VSS.n2383" 0 0 1786 11599 0
rnode "VSS.n2384" 0 0 1786 11599 0
rnode "VSS.n2385" 0 0 1785 11486 0
rnode "VSS.n2386" 0 0 1786 11599 0
rnode "VSS.n2387" 0 0 1786 11599 0
rnode "VSS.n2388" 0 0 1925 11488 0
rnode "VSS.n2389" 0 0 1838 11517 0
rnode "VSS.n2390" 0 0 1928 11605 0
rnode "VSS.n2391" 0 0 1928 11605 0
rnode "VSS.n2392" 0 0 2066 11484 0
rnode "VSS.n2393" 0 0 2066 11484 0
rnode "VSS.n2394" 0 0 1658 11481 0
rnode "VSS.n2395" 0 0 1658 11481 0
rnode "VSS.n2396" 0 0 1658 11481 0
rnode "VSS.n2397" 0 0 1662 11596 0
rnode "VSS.n2398" 0 0 1662 11596 0
rnode "VSS.n2399" 0 0 1744 11383 0
rnode "VSS.n2400" 0 0 1744 11383 0
rnode "VSS.n2401" 0 0 1744 11383 0
rnode "VSS.n2402" 0 0 1627 11383 0
rnode "VSS.n2403" 0 0 1510 11383 0
rnode "VSS.n2404" 0 0 1510 11383 0
rnode "VSS.n2405" 0 0 1510 11383 0
rnode "VSS.n2406" 0 0 1393 11383 0
rnode "VSS.n2407" 0 0 1276 11383 0
rnode "VSS.n2408" 0 0 1276 11383 0
rnode "VSS.n2409" 0 0 1276 11383 0
rnode "VSS.n2410" 0 0 1159 11383 0
rnode "VSS.n2411" 0 0 1042 11383 0
rnode "VSS.n2412" 0 0 1042 11383 0
rnode "VSS.n2413" 0 0 1042 11383 0
rnode "VSS.n2414" 0 0 925 11383 0
rnode "VSS.n2415" 0 0 808 11383 0
rnode "VSS.n2416" 0 0 808 11383 0
rnode "VSS.n2417" 0 0 808 11383 0
rnode "VSS.n2418" 0 0 691 11383 0
rnode "VSS.n2419" 0 0 574 11383 0
rnode "VSS.n2420" 0 0 574 11383 0
rnode "VSS.n2421" 0 0 574 11383 0
rnode "VSS.n2422" 0 0 457 11383 0
rnode "VSS.n2423" 0 0 340 11383 0
rnode "VSS.n2424" 0 0 340 11383 0
rnode "VSS.n2425" 0 0 340 11383 0
rnode "VSS.n2426" 0 0 223 11383 0
rnode "VSS.n2427" 0 0 106 11383 0
rnode "VSS.n2428" 0 0 106 11383 0
rnode "VSS.n2429" 0 0 106 11383 0
rnode "VSS.n2430" 0 0 -11 11383 0
rnode "VSS.n2431" 0 0 -128 11383 0
rnode "VSS.n2432" 0 0 -128 11383 0
rnode "VSS.n2433" 0 0 -128 11383 0
rnode "VSS.n2434" 0 0 -105 10629 0
rnode "VSS.n2435" 0 0 -105 9702 0
rnode "VSS.t742" 0 0 461 9504 0
rnode "VSS.t766" 0 0 677 9504 0
rnode "VSS.n2436" 0 0 678 9190 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.VSS" 0 0 678 9190 0
rnode "VSS.t743" 0 0 405 9504 0
rnode "VSS.n2437" 0 0 442 9142 0
rnode "7b_counter_0.MDFF_3.VSS" 0 0 545 8333 0
rnode "VSS.n2438" 0 0 683 8390 0
rnode "VSS.n2439" 0 0 844 8303 0
rnode "VSS.n2440" 0 0 1677 8375 0
rnode "VSS.n2441" 0 0 2262 8333 0
rnode "VSS.n2442" 0 0 2262 9526 0
rnode "VSS.t135" 0 0 1729 9885 0
rnode "VSS.t137" 0 0 1625 9885 0
rnode "VSS.n2443" 0 0 1677 9885 0
rnode "VSS.n2444" 0 0 1731 9547 0
rnode "VSS.n2445" 0 0 1731 9547 0
rnode "VSS.n2446" 0 0 1711 7973 0
rnode "VSS.n2447" 0 0 1677 7897 0
rnode "VSS.t755" 0 0 837 6768 0
rnode "VSS.t767" 0 0 733 6768 0
rnode "VSS.n2448" 0 0 785 6768 0
rnode "VSS.n2449" 0 0 785 7033 0
rnode "VSS.n2450" 0 0 844 7941 0
rnode "VSS.n2451" 0 0 599 7941 0
rnode "VSS.n2452" 0 0 353 7033 0
rnode "VSS.n2453" 0 0 363 4023 0
rnode "VSS.n2454" 0 0 442 3926 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.VSS" 0 0 678 3974 0
rnode "VSS.n2455" 0 0 678 3974 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.VSS" 0 0 678 1866 0
rnode "VSS.n2456" 0 0 599 2725 0
rnode "VSS.n2457" 0 0 844 2725 0
rnode "VSS.n2458" 0 0 1677 2681 0
rnode "VSS.n2459" 0 0 1770 2765 0
rnode "VSS.n2460" 0 0 1928 -9410 0
rnode "VSS.n2461" 0 0 1887 -9280 0
rnode "VSS.n2462" 0 0 1887 -9280 0
rnode "VSS.n2463" 0 0 1832 -9240 0
rnode "VSS.n2464" 0 0 1803 -2456 0
rnode "VSS.n2465" 0 0 1781 -2702 0
rnode "p2_gen_magic_0.xnor_magic_1.VSS" 0 0 2004 -2742 0
rnode "VSS.n2466" 0 0 2108 -2767 0
rnode "VSS.n2467" 0 0 2108 -2767 0
rnode "VSS.n2468" 0 0 2108 -2767 0
rnode "VSS.t1039" 0 0 2117 -3038 0
rnode "VSS.n2469" 0 0 2126 -2133 0
rnode "VSS.n2470" 0 0 2126 -2133 0
rnode "VSS.n2471" 0 0 2126 -2133 0
rnode "VSS.n2472" 0 0 2176 -2156 0
rnode "VSS.n2473" 0 0 2227 -2179 0
rnode "VSS.n2474" 0 0 2227 -2179 0
rnode "VSS.n2475" 0 0 2227 -2179 0
rnode "VSS.t295" 0 0 2333 -3038 0
rnode "VSS.t369" 0 0 2351 -1861 0
rnode "VSS.t1037" 0 0 3018 -3481 0
rnode "VSS.t1219" 0 0 3036 -1418 0
rnode "VSS.n2476" 0 0 3122 -3166 0
rnode "VSS.n2477" 0 -0 3122 -3166 0
rnode "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS" 0 0 3123 -3166 0
rnode "VSS.n2478" 0 0 3132 -3168 0
rnode "VSS.n2479" 0 0 3342 -3208 0
rnode "VSS.n2480" 0 0 3580 -2741 0
rnode "VSS.n2481" 0 0 4122 -2780 0
rnode "VSS.n2482" 0 0 4458 -2780 0
rnode "VSS.n2483" 0 0 4744 -2780 0
rnode "p2_gen_magic_0.xnor_magic_5.VSS" 0 0 5499 -2742 0
rnode "VSS.n2484" 0 0 5603 -2767 0
rnode "VSS.n2485" 0 0 5603 -2767 0
rnode "VSS.n2486" 0 0 5603 -2767 0
rnode "VSS.t1126" 0 0 5612 -3038 0
rnode "VSS.n2487" 0 0 5621 -2133 0
rnode "VSS.n2488" 0 0 5621 -2133 0
rnode "VSS.n2489" 0 0 5621 -2133 0
rnode "VSS.n2490" 0 0 5671 -2156 0
rnode "VSS.n2491" 0 0 5722 -2179 0
rnode "VSS.n2492" 0 0 5722 -2179 0
rnode "VSS.n2493" 0 0 5722 -2179 0
rnode "VSS.t164" 0 0 5828 -3038 0
rnode "VSS.t280" 0 0 5846 -1861 0
rnode "VSS.t1135" 0 0 6513 -3481 0
rnode "VSS.t1193" 0 0 6531 -1418 0
rnode "VSS.n2494" 0 0 6617 -3166 0
rnode "VSS.n2495" 0 -0 6617 -3166 0
rnode "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS" 0 0 6618 -3166 0
rnode "VSS.n2496" 0 0 6627 -3168 0
rnode "VSS.n2497" 0 0 6837 -3208 0
rnode "VSS.n2498" 0 0 6937 -2800 0
rnode "VSS.n2499" 0 0 6875 -3168 0
rnode "VSS.n2500" 0 -0 7092 -2747 0
rnode "VSS.n2501" 0 0 7092 -2747 0
rnode "VSS.n2502" 0 0 7609 -2780 0
rnode "VSS.n2503" 0 0 7525 -3173 0
rnode "VSS.n2504" 0 0 7671 -3172 0
rnode "VSS.n2505" 0 0 7671 -3172 0
rnode "VSS.n2506" 0 -0 7841 -3166 0
rnode "VSS.n2507" 0 0 7841 -3166 0
rnode "VSS.t696" 0 0 7857 -1418 0
rnode "VSS.t1159" 0 0 7953 -3481 0
rnode "VSS.n2508" 0 0 7961 -1733 0
rnode "VSS.n2509" 0 -0 7961 -1733 0
rnode "VSS.t697" 0 0 7801 -1418 0
rnode "VSS.n2510" 0 0 7749 -1691 0
rnode "VSS.n2511" 0 0 7791 -1727 0
rnode "VSS.n2512" 0 0 7791 -1727 0
rnode "VSS.n2513" 0 0 7848 -1768 0
rnode "VSS.n2514" 0 0 8065 -1768 0
rnode "VSS.n2515" 0 0 8065 -2119 0
rnode "VSS.n2516" 0 0 8265 -2115 0
rnode "VSS.n2517" 0 0 8437 -2115 0
rnode "p2_gen_magic_0.xnor_magic_0.VSS" 0 0 9106 -2157 0
rnode "VSS.n2518" 0 0 9210 -2133 0
rnode "VSS.n2519" 0 0 9210 -2133 0
rnode "VSS.n2520" 0 0 9210 -2133 0
rnode "VSS.t790" 0 0 9219 -1861 0
rnode "VSS.n2521" 0 0 9260 -2156 0
rnode "VSS.n2522" 0 0 9311 -2179 0
rnode "VSS.n2523" 0 0 9311 -2179 0
rnode "VSS.n2524" 0 0 9311 -2179 0
rnode "VSS.n2525" 0 0 9327 -2099 0
rnode "VSS.n2526" 0 0 10003 -2160 0
rnode "VSS.n2527" 0 0 10065 -1772 0
rnode "VSS.n2528" 0 -0 10224 -1733 0
rnode "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS" 0 0 10225 -1733 0
rnode "VSS.n2529" 0 0 10234 -1732 0
rnode "VSS.n2530" 0 0 10444 -1691 0
rnode "VSS.n2531" 0 0 10716 -2099 0
rnode "VSS.n2532" 0 0 10739 -2310 0
rnode "p2_gen_magic_0.VSS" 0 0 10624 -2724 0
rnode "VSS.n2533" 0 0 10619 -2807 0
rnode "VSS.n2534" 0 0 10362 -3168 0
rnode "VSS.t1042" 0 0 10272 -3481 0
rnode "VSS.n2535" 0 0 10324 -3208 0
rnode "VSS.n2536" 0 0 10239 -3168 0
rnode "VSS.n2537" 0 0 10114 -2740 0
rnode "VSS.n2538" 0 0 10008 -2740 0
rnode "VSS.n2539" 0 0 9945 -3127 0
rnode "VSS.n2540" 0 -0 10104 -3166 0
rnode "VSS.n2541" 0 0 10104 -3166 0
rnode "VSS.t792" 0 0 10120 -1418 0
rnode "VSS.t780" 0 0 10336 -1418 0
rnode "VSS.n2542" 0 0 10435 -1442 0
rnode "VSS.t886" 0 0 11388 -3481 0
rnode "VSS.t251" 0 0 11436 -1643 0
rnode "VSS.n2543" 0 0 11492 -3166 0
rnode "VSS.n2544" 0 -0 11492 -3166 0
rnode "VSS.t887" 0 0 11332 -3481 0
rnode "VSS.n2545" 0 0 11280 -3208 0
rnode "VSS.n2546" 0 0 11322 -3172 0
rnode "VSS.n2547" 0 0 11322 -3172 0
rnode "VSS.n2548" 0 0 11379 -3131 0
rnode "VSS.n2549" 0 0 11596 -3131 0
rnode "VSS.n2550" 0 0 11631 -2824 0
rnode "VSS.n2551" 0 0 11631 -2824 0
rnode "VSS.n2552" 0 0 11261 -9537 0
rnode "VSS.n2553" 0 0 11309 -9604 0
rnode "VSS.n2554" 0 0 11449 -9602 0
rnode "VSS.n2555" 0 0 11449 -9602 0
rnode "VSS.n2556" 0 0 11261 -9537 0
rnode "VSS.n2557" 0 0 11310 -9491 0
rnode "VSS.n2558" 0 0 11596 -9487 0
rnode "VSS.n2559" 0 0 11452 -9485 0
rnode "VSS.n2560" 0 0 11446 -7268 0
rnode "VSS.n2561" 0 0 11446 -7268 0
rnode "VSS.n2562" 0 0 11379 -7324 0
rnode "VSS.n2563" 0 0 11176 -7671 0
rnode "VSS.n2564" 0 0 11322 -7670 0
rnode "VSS.n2565" 0 0 11322 -7670 0
rnode "VSS.n2566" 0 -0 11492 -7664 0
rnode "VSS.n2567" 0 0 11492 -7664 0
rnode "VSS.t879" 0 0 11604 -7979 0
rnode "VSS.t925" 0 0 11652 -6141 0
rnode "VSS.n2568" 0 0 11774 -6970 0
rnode "VSS.n2569" 0 0 11774 -6970 0
rnode "p3_gen_magic_0.3_inp_AND_magic_1.VSS" 0 0 11773 -6973 0
rnode "VSS.t795" 0 0 10392 -5916 0
rnode "VSS.n2570" 0 0 10234 -6230 0
rnode "VSS.n2571" 0 0 10444 -6189 0
rnode "VSS.n2572" 0 0 10716 -6597 0
rnode "VSS.n2573" 0 0 10739 -6808 0
rnode "p3_gen_magic_0.VSS" 0 0 10641 -7123 0
rnode "VSS.n2574" 0 0 10619 -7305 0
rnode "VSS.n2575" 0 0 10362 -7666 0
rnode "VSS.t380" 0 0 9435 -6359 0
rnode "VSS.t1043" 0 0 10000 -7979 0
rnode "VSS.n2576" 0 0 10104 -7664 0
rnode "VSS.n2577" 0 -0 10104 -7664 0
rnode "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS" 0 0 10105 -7664 0
rnode "VSS.t1056" 0 0 10272 -7979 0
rnode "VSS.n2578" 0 0 10324 -7706 0
rnode "VSS.n2579" 0 0 10239 -7666 0
rnode "VSS.n2580" 0 0 10114 -7238 0
rnode "VSS.n2581" 0 0 10008 -7238 0
rnode "VSS.n2582" 0 0 9207 -7298 0
rnode "VSS.n2583" 0 0 9191 -7219 0
rnode "VSS.n2584" 0 0 9140 -7242 0
rnode "VSS.n2585" 0 0 9140 -7242 0
rnode "VSS.n2586" 0 0 9140 -7242 0
rnode "VSS.n2587" 0 0 9106 -6655 0
rnode "VSS.t1045" 0 0 9099 -7536 0
rnode "VSS.n2588" 0 0 9090 -7265 0
rnode "VSS.t1115" 0 0 9003 -6359 0
rnode "VSS.t1154" 0 0 8667 -7536 0
rnode "VSS.t711" 0 0 8787 -6359 0
rnode "VSS.t403" 0 0 8883 -7536 0
rnode "VSS.n2589" 0 0 8986 -7240 0
rnode "VSS.n2590" 0 0 8986 -7240 0
rnode "p3_gen_magic_0.xnor_magic_6.VSS" 0 0 8986 -7240 0
rnode "VSS.n2591" 0 0 8231 -7278 0
rnode "VSS.n2592" 0 0 7945 -7278 0
rnode "VSS.n2593" 0 0 6934 -7246 0
rnode "VSS.n2594" 0 0 6955 -7177 0
rnode "VSS.t1125" 0 0 6785 -7979 0
rnode "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS" 0 0 6618 -7664 0
rnode "VSS.t473" 0 0 5772 -7536 0
rnode "VSS.t1138" 0 0 5668 -7536 0
rnode "VSS.n2595" 0 0 5720 -7536 0
rnode "VSS.n2596" 0 0 5720 -7298 0
rnode "VSS.t1199" 0 0 6747 -5916 0
rnode "VSS.t1124" 0 0 6729 -7979 0
rnode "VSS.n2597" 0 0 6635 -6231 0
rnode "VSS.n2598" 0 0 5704 -7219 0
rnode "VSS.n2599" 0 0 5671 -6654 0
rnode "VSS.t167" 0 0 5790 -6359 0
rnode "VSS.t1190" 0 0 5686 -6359 0
rnode "VSS.n2600" 0 0 5738 -6359 0
rnode "VSS.t1188" 0 0 6475 -5916 0
rnode "VSS.n2601" 0 0 6476 -6270 0
rnode "VSS.n2602" 0 0 6893 -6658 0
rnode "VSS.n2603" 0 -0 6635 -6231 0
rnode "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS" 0 0 6636 -6231 0
rnode "VSS.t1200" 0 0 6803 -5916 0
rnode "VSS.n2604" 0 0 6855 -6189 0
rnode "VSS.n2605" 0 0 6770 -6230 0
rnode "VSS.n2606" 0 0 6645 -6658 0
rnode "VSS.n2607" 0 0 6539 -6658 0
rnode "VSS.n2608" 0 0 5738 -6597 0
rnode "p3_gen_magic_0.xnor_magic_4.VSS" 0 0 5517 -6655 0
rnode "VSS.n2609" 0 0 5517 -6655 0
rnode "VSS.t1189" 0 0 5630 -6359 0
rnode "VSS.n2610" 0 0 5517 -6655 0
rnode "VSS.n2611" 0 0 5671 -6654 0
rnode "VSS.n2612" 0 0 5653 -7242 0
rnode "VSS.n2613" 0 0 5653 -7242 0
rnode "VSS.n2614" 0 0 5499 -7240 0
rnode "VSS.n2615" 0 0 5704 -7219 0
rnode "VSS.n2616" 0 0 5704 -7219 0
rnode "VSS.n2617" 0 0 5653 -7242 0
rnode "VSS.n2618" 0 0 4658 -7629 0
rnode "VSS.n2619" 0 0 4458 -7629 0
rnode "VSS.n2620" 0 0 4241 -7629 0
rnode "VSS.n2621" 0 0 4038 -7671 0
rnode "VSS.n2622" 0 0 3132 -7238 0
rnode "VSS.t1178" 0 0 3290 -7979 0
rnode "VSS.t1180" 0 0 2962 -7979 0
rnode "VSS.n2623" 0 0 2963 -7625 0
rnode "VSS.n2624" 0 0 3140 -6231 0
rnode "VSS.n2625" 0 0 2209 -7219 0
rnode "VSS.n2626" 0 0 2176 -6654 0
rnode "VSS.t379" 0 0 2295 -6359 0
rnode "VSS.t1218" 0 0 2191 -6359 0
rnode "VSS.n2627" 0 0 2243 -6359 0
rnode "VSS.t1214" 0 0 2980 -5916 0
rnode "VSS.n2628" 0 0 2981 -6270 0
rnode "VSS.n2629" 0 0 4056 -6224 0
rnode "VSS.n2630" 0 0 4259 -6266 0
rnode "VSS.n2631" 0 0 4676 -6613 0
rnode "VSS.n2632" 0 0 4676 -6266 0
rnode "VSS.t1068" 0 0 4540 -5916 0
rnode "VSS.n2633" 0 0 4848 -6613 0
rnode "VSS.n2634" 0 0 4679 -6230 0
rnode "VSS.n2635" 0 0 4592 -6189 0
rnode "VSS.t1070" 0 0 4212 -5916 0
rnode "VSS.n2636" 0 0 4160 -6189 0
rnode "VSS.n2637" 0 0 4202 -6225 0
rnode "VSS.n2638" 0 0 4202 -6225 0
rnode "VSS.n2639" 0 0 5499 -7240 0
rnode "VSS.t115" 0 0 5414 -6359 0
rnode "VSS.t249" 0 0 5396 -7536 0
rnode "VSS.t1059" 0 0 5198 -6359 0
rnode "VSS.t817" 0 0 5180 -7536 0
rnode "VSS.t1067" 0 0 4484 -5916 0
rnode "VSS.t820" 0 0 4466 -7979 0
rnode "VSS.t1177" 0 0 3234 -7979 0
rnode "VSS.t1223" 0 0 3252 -5916 0
rnode "VSS.t822" 0 0 4250 -7979 0
rnode "VSS.t1069" 0 0 4268 -5916 0
rnode "VSS.t821" 0 0 4522 -7979 0
rnode "VSS.n2640" 0 0 4574 -7706 0
rnode "VSS.n2641" 0 0 4515 -7666 0
rnode "VSS.n2642" 0 0 4515 -7666 0
rnode "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS" 0 0 4355 -7664 0
rnode "VSS.t823" 0 0 4194 -7979 0
rnode "VSS.n2643" 0 0 4142 -7706 0
rnode "VSS.n2644" 0 0 4184 -7670 0
rnode "VSS.n2645" 0 0 4184 -7670 0
rnode "VSS.n2646" 0 -0 4354 -7664 0
rnode "VSS.n2647" 0 0 4354 -7664 0
rnode "VSS.n2648" 0 0 4372 -6231 0
rnode "VSS.n2649" 0 -0 4372 -6231 0
rnode "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS" 0 0 4373 -6231 0
rnode "VSS.n2650" 0 0 4533 -6229 0
rnode "VSS.n2651" 0 0 4533 -6229 0
rnode "VSS.n2652" 0 0 4476 -6266 0
rnode "VSS.n2653" 0 0 4476 -6617 0
rnode "VSS.n2654" 0 0 4259 -6613 0
rnode "VSS.n2655" 0 0 4021 -6613 0
rnode "VSS.n2656" 0 0 3444 -6658 0
rnode "VSS.n2657" 0 -0 3140 -6231 0
rnode "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS" 0 0 3141 -6231 0
rnode "VSS.t1224" 0 0 3308 -5916 0
rnode "VSS.n2658" 0 0 3360 -6189 0
rnode "VSS.n2659" 0 0 3275 -6230 0
rnode "VSS.n2660" 0 0 3150 -6658 0
rnode "VSS.n2661" 0 0 3044 -6658 0
rnode "VSS.n2662" 0 0 2243 -6597 0
rnode "p3_gen_magic_0.xnor_magic_3.VSS" 0 0 2022 -6655 0
rnode "VSS.n2663" 0 0 2022 -6655 0
rnode "VSS.t1217" 0 0 2135 -6359 0
rnode "VSS.n2664" 0 0 2022 -6655 0
rnode "VSS.n2665" 0 0 2176 -6654 0
rnode "VSS.n2666" 0 0 2158 -7242 0
rnode "VSS.n2667" 0 0 2158 -7242 0
rnode "VSS.n2668" 0 0 2004 -7240 0
rnode "VSS.t496" 0 0 2277 -7536 0
rnode "VSS.t1182" 0 0 2173 -7536 0
rnode "VSS.n2669" 0 0 2225 -7536 0
rnode "VSS.n2670" 0 0 3026 -7238 0
rnode "VSS.n2671" 0 0 2225 -7298 0
rnode "VSS.n2672" 0 0 2209 -7219 0
rnode "VSS.n2673" 0 0 2209 -7219 0
rnode "VSS.n2674" 0 0 2158 -7242 0
rnode "VSS.n2675" 0 0 1163 -7629 0
rnode "VSS.n2676" 0 0 963 -7629 0
rnode "VSS.n2677" 0 0 746 -7629 0
rnode "VSS.n2678" 0 0 689 -7670 0
rnode "VSS.t1264" 0 0 699 -7979 0
rnode "VSS.t1262" 0 0 1027 -7979 0
rnode "VSS.n2679" 0 0 1079 -7706 0
rnode "VSS.n2680" 0 0 1020 -7666 0
rnode "VSS.n2681" 0 0 1020 -7666 0
rnode "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS" 0 0 860 -7664 0
rnode "VSS.n2682" 0 0 2004 -7240 0
rnode "VSS.t932" 0 0 1919 -6359 0
rnode "VSS.t492" 0 0 1901 -7536 0
rnode "VSS.t961" 0 0 1703 -6359 0
rnode "VSS.t1260" 0 0 1685 -7536 0
rnode "VSS.t967" 0 0 989 -5916 0
rnode "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS" 0 0 878 -6231 0
rnode "VSS.t958" 0 0 717 -5916 0
rnode "VSS.n2683" 0 0 665 -6189 0
rnode "VSS.n2684" 0 0 764 -6266 0
rnode "VSS.n2685" 0 0 1181 -6613 0
rnode "VSS.n2686" 0 0 1181 -6266 0
rnode "VSS.t968" 0 0 1045 -5916 0
rnode "VSS.n2687" 0 0 1353 -6613 0
rnode "VSS.n2688" 0 0 1184 -6230 0
rnode "VSS.n2689" 0 0 1097 -6189 0
rnode "VSS.n2690" 0 0 1038 -6229 0
rnode "VSS.n2691" 0 0 1038 -6229 0
rnode "VSS.n2692" 0 0 981 -6266 0
rnode "VSS.n2693" 0 0 981 -6617 0
rnode "VSS.n2694" 0 0 725 -6652 0
rnode "VSS.n2695" 0 0 561 -6224 0
rnode "VSS.n2696" 0 0 707 -6225 0
rnode "VSS.n2697" 0 0 707 -6225 0
rnode "VSS.n2698" 0 -0 877 -6231 0
rnode "VSS.n2699" 0 0 877 -6231 0
rnode "VSS.t957" 0 0 773 -5916 0
rnode "VSS.n2700" 0 0 859 -7664 0
rnode "VSS.n2701" 0 -0 859 -7664 0
rnode "VSS.n2702" 0 0 689 -7670 0
rnode "VSS.n2703" 0 0 647 -7706 0
rnode "VSS.n2704" 0 0 543 -7671 0
rnode "VSS.n2705" 0 0 707 -7241 0
rnode "VSS.n2706" 0 0 963 -7278 0
rnode "VSS.n2707" 0 0 1249 -7278 0
rnode "p3_gen_magic_0.xnor_magic_1.VSS" 0 0 2004 -7240 0
rnode "VSS.n2708" 0 0 2108 -7265 0
rnode "VSS.n2709" 0 0 2108 -7265 0
rnode "VSS.n2710" 0 0 2108 -7265 0
rnode "VSS.t1181" 0 0 2117 -7536 0
rnode "VSS.n2711" 0 0 2126 -6631 0
rnode "VSS.n2712" 0 0 2126 -6631 0
rnode "VSS.n2713" 0 0 2126 -6631 0
rnode "VSS.n2714" 0 0 2176 -6654 0
rnode "VSS.n2715" 0 0 2227 -6677 0
rnode "VSS.n2716" 0 0 2227 -6677 0
rnode "VSS.n2717" 0 0 2227 -6677 0
rnode "VSS.t495" 0 0 2333 -7536 0
rnode "VSS.t378" 0 0 2351 -6359 0
rnode "VSS.t1179" 0 0 3018 -7979 0
rnode "VSS.t1213" 0 0 3036 -5916 0
rnode "VSS.n2718" 0 0 3122 -7664 0
rnode "VSS.n2719" 0 -0 3122 -7664 0
rnode "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS" 0 0 3123 -7664 0
rnode "VSS.n2720" 0 0 3132 -7666 0
rnode "VSS.n2721" 0 0 3342 -7706 0
rnode "VSS.n2722" 0 0 3380 -7238 0
rnode "VSS.n2723" 0 0 4122 -7278 0
rnode "VSS.n2724" 0 0 4458 -7278 0
rnode "VSS.n2725" 0 0 4744 -7278 0
rnode "p3_gen_magic_0.xnor_magic_5.VSS" 0 0 5499 -7240 0
rnode "VSS.n2726" 0 0 5603 -7265 0
rnode "VSS.n2727" 0 0 5603 -7265 0
rnode "VSS.n2728" 0 0 5603 -7265 0
rnode "VSS.t1137" 0 0 5612 -7536 0
rnode "VSS.n2729" 0 0 5621 -6631 0
rnode "VSS.n2730" 0 0 5621 -6631 0
rnode "VSS.n2731" 0 0 5621 -6631 0
rnode "VSS.n2732" 0 0 5671 -6654 0
rnode "VSS.n2733" 0 0 5722 -6677 0
rnode "VSS.n2734" 0 0 5722 -6677 0
rnode "VSS.n2735" 0 0 5722 -6677 0
rnode "VSS.t472" 0 0 5828 -7536 0
rnode "VSS.t166" 0 0 5846 -6359 0
rnode "VSS.t1130" 0 0 6513 -7979 0
rnode "VSS.t1187" 0 0 6531 -5916 0
rnode "VSS.n2736" 0 0 6617 -7664 0
rnode "VSS.n2737" 0 -0 6617 -7664 0
rnode "VSS.t1131" 0 0 6457 -7979 0
rnode "VSS.n2738" 0 0 6458 -7625 0
rnode "VSS.n2739" 0 0 6521 -7238 0
rnode "VSS.n2740" 0 0 6627 -7238 0
rnode "VSS.n2741" 0 0 6752 -7666 0
rnode "VSS.n2742" 0 0 6837 -7706 0
rnode "VSS.n2743" 0 0 6937 -7298 0
rnode "VSS.n2744" 0 0 6875 -7666 0
rnode "VSS.n2745" 0 -0 7092 -7245 0
rnode "VSS.n2746" 0 0 7092 -7245 0
rnode "VSS.n2747" 0 0 7609 -7278 0
rnode "VSS.n2748" 0 0 7525 -7671 0
rnode "VSS.n2749" 0 0 7671 -7670 0
rnode "VSS.n2750" 0 0 7671 -7670 0
rnode "VSS.n2751" 0 -0 7841 -7664 0
rnode "VSS.n2752" 0 0 7841 -7664 0
rnode "VSS.t709" 0 0 7857 -5916 0
rnode "VSS.t1155" 0 0 7953 -7979 0
rnode "VSS.n2753" 0 0 7961 -6231 0
rnode "VSS.n2754" 0 -0 7961 -6231 0
rnode "VSS.t710" 0 0 7801 -5916 0
rnode "VSS.n2755" 0 0 7749 -6189 0
rnode "VSS.n2756" 0 0 7791 -6225 0
rnode "VSS.n2757" 0 0 7791 -6225 0
rnode "VSS.n2758" 0 0 7848 -6266 0
rnode "VSS.n2759" 0 0 8065 -6266 0
rnode "VSS.n2760" 0 0 8065 -6617 0
rnode "VSS.n2761" 0 0 8265 -6613 0
rnode "VSS.n2762" 0 0 8437 -6613 0
rnode "p3_gen_magic_0.xnor_magic_0.VSS" 0 0 9106 -6655 0
rnode "VSS.n2763" 0 0 9210 -6631 0
rnode "VSS.n2764" 0 0 9210 -6631 0
rnode "VSS.n2765" 0 0 9210 -6631 0
rnode "VSS.t782" 0 0 9219 -6359 0
rnode "VSS.n2766" 0 0 9260 -6654 0
rnode "VSS.n2767" 0 0 9311 -6677 0
rnode "VSS.n2768" 0 0 9311 -6677 0
rnode "VSS.n2769" 0 0 9311 -6677 0
rnode "VSS.n2770" 0 0 9327 -6597 0
rnode "VSS.n2771" 0 0 10003 -6658 0
rnode "VSS.n2772" 0 0 10065 -6270 0
rnode "VSS.n2773" 0 -0 10224 -6231 0
rnode "VSS.n2774" 0 0 10224 -6231 0
rnode "VSS.t794" 0 0 10336 -5916 0
rnode "VSS.n2775" 0 0 10435 -5940 0
rnode "VSS.n2776" 0 0 10994 -5121 0
rnode "VSS.n2777" 0 0 -57 -5121 0
rnode "VSS.n2778" 0 0 507 -3243 0
rnode "VSS.n2779" 0 0 -57 -623 0
rnode "VSS.n2780" 0 0 -403 1046 0
rnode "VSS.n2781" 0 0 -403 1046 0
rnode "VSS.n2782" 0 0 -403 1046 0
rnode "VSS.n2783" 0 0 -302 -9327 0
rnode "VSS.n2784" 0 0 1528 -9290 0
rnode "VSS.n2785" 0 0 1540 -9410 0
rnode "VSS.n2786" 0 0 1540 -9410 0
rnode "VSS.n2787" 0 0 1540 -9410 0
rnode "VSS.n2788" 0 0 1643 -9285 0
rnode "VSS.n2789" 0 0 1643 -9285 0
rnode "VSS.n2790" 0 0 1655 -9408 0
rnode "VSS.n2791" 0 0 1760 -9283 0
rnode "VSS.n2792" 0 0 1760 -9283 0
rnode "VSS.n2793" 0 0 1760 -9283 0
rnode "VSS.n2794" 0 0 1798 -9410 0
rnode "VSS.n2795" 0 0 1798 -9410 0
rnode "VSS.n2796" 0 0 1887 -9280 0
rnode "VSS.n2797" 0 0 1928 -9410 0
rnode "VSS.n2798" 0 0 1928 -9410 0
rnode "VSS.n2799" 0 0 2038 -9274 0
rnode "VSS.n2800" 0 0 2052 -9412 0
rnode "VSS.n2801" 0 0 2052 -9412 0
rnode "VSS.n2802" 0 0 11182 -9609 0
rnode "VSS.n2803" 0 0 11186 -9494 0
rnode "VSS.n2804" 0 0 11186 -9494 0
rnode "VSS.n2805" 0 0 11309 -9604 0
rnode "VSS.n2806" 0 0 11310 -9491 0
rnode "VSS.n2807" 0 0 11310 -9491 0
rnode "VSS.n2808" 0 0 11449 -9602 0
rnode "VSS.n2809" 0 0 11452 -9485 0
rnode "VSS.n2810" 0 0 11452 -9485 0
rnode "VSS.n2811" 0 0 11590 -9606 0
rnode "VSS.n2812" 0 0 11596 -9487 0
rnode "VSS.n2813" 0 0 11596 -9487 0
rnode "VSS.n2814" 0 0 19395 -9602 0
rnode "VSS.n2815" 0 0 19399 -9487 0
rnode "VSS.n2816" 0 0 19399 -9487 0
rnode "VSS.n2817" 0 0 19522 -9597 0
rnode "VSS.n2818" 0 0 19523 -9484 0
rnode "VSS.n2819" 0 0 19523 -9484 0
rnode "VSS.n2820" 0 0 19662 -9595 0
rnode "VSS.n2821" 0 0 19665 -9478 0
rnode "VSS.n2822" 0 0 19665 -9478 0
rnode "VSS.n2823" 0 0 19803 -9599 0
rnode "VSS.n2824" 0 0 19809 -9480 0
rnode "VSS.n2825" 0 0 19809 -9480 0
rnode "VSS.n2826" 0 0 20056 -9327 0
rnode "VSS.n2827" 0 0 20056 -9327 0
rnode "VSS.n2828" 0 0 20056 -9327 0
rnode "VSS.n2829" 0 0 23266 -8351 0
rnode "VSS.t831" 0 0 23496 -6686 0
rnode "VSS.t1142" 0 0 23712 -6686 0
rnode "VSS.n2830" 0 0 23808 -6958 0
rnode "VSS.n2831" 0 0 23808 -6958 0
rnode "VSS.n2832" 0 0 24036 -6920 0
rnode "VSS.n2833" 0 0 24134 -7097 0
rnode "VSS.n2834" 0 0 24050 -9327 0
rnode "VSS.n2835" 0 0 26457 -9583 0
rnode "VSS.n2836" 0 0 26461 -9468 0
rnode "VSS.n2837" 0 0 26461 -9468 0
rnode "VSS.n2838" 0 0 26457 -9583 0
rnode "VSS.n2839" 0 0 26461 -9468 0
rnode "VSS.n2840" 0 0 26461 -9468 0
rnode "VSS.n2841" 0 0 26584 -9578 0
rnode "VSS.n2842" 0 0 26585 -9465 0
rnode "VSS.n2843" 0 0 26585 -9465 0
rnode "VSS.n2844" 0 0 26585 -9465 0
rnode "VSS.n2845" 0 0 26585 -9465 0
rnode "VSS.n2846" 0 0 26611 -9410 0
rnode "VSS.n2847" 0 0 26820 -9401 0
rnode "VSS.n2848" 0 0 26556 -4466 0
rnode "VSS.n2849" 0 0 26556 -4466 0
rnode "VSS.t21" 0 0 23949 -1210 0
rnode "DFF_magic_0.inverter_magic_5.VSS" 0 0 24110 -1525 0
rnode "VSS.t26" 0 0 24924 -1973 0
rnode "VSS.t547" 0 0 25033 -1210 0
rnode "DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" 0 0 25194 -1525 0
rnode "VSS.t542" 0 0 25305 -1210 0
rnode "VSS.t38" 0 0 25976 -1975 0
rnode "VSS.t91" 0 0 26304 -1975 0
rnode "VSS.n2850" 0 0 26356 -1702 0
rnode "VSS.t545" 0 0 26197 -1212 0
rnode "VSS.t101" 0 0 25356 -1973 0
rnode "VSS.t1106" 0 0 25981 -1212 0
rnode "VSS.t37" 0 0 26032 -1975 0
rnode "VSS.t1269" 0 0 26984 -1210 0
rnode "DFF_magic_0.inverter_magic_6.VSS" 0 0 27145 -1525 0
rnode "VSS.n2851" 0 0 27209 -1668 0
rnode "VSS.t90" 0 0 26248 -1975 0
rnode "VSS.t540" 0 0 26413 -1212 0
rnode "VSS.t1268" 0 0 27040 -1210 0
rnode "VSS.t501" 0 0 27097 -1983 0
rnode "VSS.n2852" 0 0 28412 -1659 0
rnode "VSS.t23" 0 0 28575 -1211 0
rnode "DFF_magic_0.tg_magic_2.VSS" 0 0 28415 -1658 0
rnode "VSS.n2853" 0 0 28826 -1621 0
rnode "VSS.n2854" 0 0 29648 -1565 0
rnode "VSS.t829" 0 0 30570 -1983 0
rnode "VSS.t691" 0 0 30519 -1203 0
rnode "VSS.n2855" 0 0 30466 -1668 0
rnode "VSS.t692" 0 0 30575 -1203 0
rnode "VSS.t830" 0 0 30626 -1983 0
rnode "VSS.t834" 0 0 30298 -1983 0
rnode "DFF_magic_0.inverter_magic_3.VSS" 0 0 30465 -1668 0
rnode "VSS.n2856" 0 -0 30466 -1668 0
rnode "VSS.n2857" 0 0 30678 -1710 0
rnode "VSS.n2858" 0 0 30627 -1476 0
rnode "DFF_magic_0.inverter_magic_2.VSS" 0 0 30408 -1518 0
rnode "VSS.t690" 0 0 30247 -1203 0
rnode "VSS.n2859" 0 0 30195 -1476 0
rnode "VSS.n2860" 0 -0 30407 -1518 0
rnode "VSS.n2861" 0 0 30407 -1518 0
rnode "VSS.t833" 0 0 30354 -1983 0
rnode "VSS.t689" 0 0 30303 -1203 0
rnode "VSS.t30" 0 0 29627 -1213 0
rnode "VSS.t551" 0 0 29462 -1975 0
rnode "VSS.t86" 0 0 29411 -1213 0
rnode "VSS.t552" 0 0 29518 -1975 0
rnode "VSS.n2862" 0 0 29570 -1702 0
rnode "VSS.t549" 0 0 29190 -1975 0
rnode "VSS.n2863" 0 0 29138 -1702 0
rnode "DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" 0 0 29357 -1660 0
rnode "VSS.n2864" 0 -0 29358 -1660 0
rnode "VSS.n2865" 0 0 29358 -1660 0
rnode "VSS.t22" 0 0 28519 -1211 0
rnode "VSS.t541" 0 0 28570 -1973 0
rnode "VSS.t40" 0 0 29195 -1213 0
rnode "VSS.t548" 0 0 29246 -1975 0
rnode "VSS.n2866" 0 0 29353 -1527 0
rnode "VSS.n2867" 0 0 29353 -1527 0
rnode "DFF_magic_0.tg_magic_1.VSS" 0 0 29350 -1528 0
rnode "VSS.n2868" 0 0 28826 -1565 0
rnode "VSS.n2869" 0 0 28627 -1484 0
rnode "DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" 0 0 28408 -1526 0
rnode "VSS.t78" 0 0 28247 -1211 0
rnode "VSS.t504" 0 0 27369 -1983 0
rnode "VSS.t502" 0 0 27041 -1983 0
rnode "VSS.n2870" 0 0 26989 -1710 0
rnode "DFF_magic_0.inverter_magic_4.VSS" 0 0 27208 -1668 0
rnode "VSS.n2871" 0 -0 27209 -1668 0
rnode "VSS.n2872" 0 0 27421 -1710 0
rnode "VSS.t1267" 0 0 27312 -1210 0
rnode "VSS.n2873" 0 0 27364 -1483 0
rnode "VSS.n2874" 0 0 27588 -1525 0
rnode "VSS.n2875" 0 0 28195 -1484 0
rnode "VSS.n2876" 0 -0 28407 -1526 0
rnode "VSS.n2877" 0 0 28407 -1526 0
rnode "VSS.t544" 0 0 28354 -1973 0
rnode "VSS.t77" 0 0 28303 -1211 0
rnode "VSS.t550" 0 0 28138 -1973 0
rnode "VSS.t1266" 0 0 27256 -1210 0
rnode "VSS.t503" 0 0 27313 -1983 0
rnode "VSS.n2878" 0 0 27654 -2190 0
rnode "VSS.n2879" 0 0 27122 -2190 0
rnode "VSS.n2880" 0 0 27144 -1525 0
rnode "VSS.n2881" 0 -0 27144 -1525 0
rnode "VSS.n2882" 0 0 26932 -1483 0
rnode "VSS.t543" 0 0 25361 -1210 0
rnode "VSS.n2883" 0 0 25413 -1483 0
rnode "DFF_magic_0.tg_magic_3.VSS" 0 0 26136 -1527 0
rnode "VSS.n2884" 0 0 26139 -1526 0
rnode "VSS.n2885" 0 0 26139 -1526 0
rnode "VSS.n2886" 0 0 26144 -1660 0
rnode "VSS.n2887" 0 -0 26144 -1660 0
rnode "DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" 0 0 26143 -1660 0
rnode "VSS.n2888" 0 0 25924 -1702 0
rnode "DFF_magic_0.tg_magic_0.VSS" 0 0 25201 -1658 0
rnode "VSS.n2889" 0 0 25198 -1659 0
rnode "VSS.t546" 0 0 25089 -1210 0
rnode "VSS.t87" 0 0 25140 -1973 0
rnode "VSS.n2890" 0 0 25193 -1525 0
rnode "VSS.n2891" 0 -0 25193 -1525 0
rnode "VSS.n2892" 0 0 24981 -1483 0
rnode "VSS.t82" 0 0 24277 -1210 0
rnode "VSS.n2893" 0 0 24329 -1483 0
rnode "DFF_magic_0.VSS" 0 0 24677 -1524 0
rnode "VSS.n2894" 0 0 24677 -1524 0
rnode "VSS.t81" 0 0 24221 -1210 0
rnode "VSS.n2895" 0 0 24109 -1525 0
rnode "VSS.n2896" 0 -0 24109 -1525 0
rnode "VSS.n2897" 0 0 23897 -1483 0
rnode "VSS.n2898" 0 0 22886 -1478 0
rnode "VSS.n2899" 0 0 21916 -1675 0
rnode "VSS.n2900" 0 0 21916 -1675 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VSS" 0 0 22115 -1675 0
rnode "VSS.n2901" 0 -0 22116 -1675 0
rnode "VSS.n2902" 0 0 22116 -1675 0
rnode "VSS.t587" 0 0 22169 -1210 0
rnode "VSS.t1203" 0 0 22220 -1990 0
rnode "VSS.n2903" 0 0 23680 -2778 0
rnode "VSS.n2904" 0 0 24560 -4909 0
rnode "VSS.n2905" 0 0 31638 -3123 0
rnode "VSS.t1026" 0 0 31868 -1533 0
rnode "VSS.t1019" 0 0 32084 -1533 0
rnode "VSS.n2906" 0 0 32085 -1847 0
rnode "mux_magic_0.VSS" 0 0 32085 -1847 0
resist "VSS.n1754" "VSS.n1753" 0.000196078
resist "VSS.n1744" "VSS.n1743" 0.000196078
resist "VSS.n774" "VSS.n763" 0.000204082
resist "VSS.n921" "VSS.n664" 0.000222222
resist "VSS.n590" "VSS.n589" 0.000232558
resist "VSS.n580" "VSS.n577" 0.000232558
resist "VSS.n2807" "VSS.n41" 0.000240642
resist "VSS.n2819" "VSS.n31" 0.000245232
resist "VSS.n2842" "VSS.n2841" 0.000258621
resist "VSS.n1797" "VSS.n1444" 0.000260116
resist "VSS.n2383" "VSS.n411" 0.00027439
resist "VSS.n2393" "VSS.n415" 0.000375783
resist "VSS.n2388" "VSS.n415" 0.000375783
resist "VSS.n1796" "VSS.n1795" 0.000378151
resist "VSS.n1446" "VSS.n1445" 0.000378151
resist "VSS.n1766" "VSS.n1453" 0.000378151
resist "VSS.n1765" "VSS.n1764" 0.000378151
resist "VSS.n1455" "VSS.n1454" 0.000378151
resist "VSS.n2843" "VSS.n17" 0.000378151
resist "VSS.n2844" "VSS.n15" 0.000378151
resist "VSS.n1025" "VSS.n1024" 0.000378151
resist "VSS.n1023" "VSS.n582" 0.000378151
resist "VSS.n584" "VSS.n581" 0.000378151
resist "VSS.n2386" "VSS.n2385" 0.000378151
resist "VSS.n2384" "VSS.n413" 0.000378151
resist "VSS.n772" "VSS.n771" 0.000378151
resist "VSS.n773" "VSS.n764" 0.000378151
resist "VSS.n43" "VSS.n42" 0.000378151
resist "VSS.n2806" "VSS.n2805" 0.000378151
resist "VSS.n33" "VSS.n32" 0.000378151
resist "VSS.n2818" "VSS.n2817" 0.000378151
resist "VSS.n667" "VSS.n666" 0.000378151
resist "VSS.n920" "VSS.n919" 0.000378151
resist "VSS.n1777" "VSS.n1775" 0.000388769
resist "VSS.n1773" "VSS.n1772" 0.000388769
resist "VSS.n2845" "VSS.n13" 0.000409091
resist "VSS.n2555" "VSS.n2553" 0.00041958
resist "VSS.n2559" "VSS.n2558" 0.00041958
resist "VSS.n768" "VSS.n505" 0.00041958
resist "VSS.n671" "VSS.n536" 0.00041958
resist "VSS.n684" "VSS.n671" 0.00041958
resist "VSS.n544" "VSS.n543" 0.00045
resist "VSS.n2009" "VSS.n577" 0.000465116
resist "VSS.n2394" "VSS.n2393" 0.000563674
resist "VSS.n1751" "VSS.n1749" 0.000588235
resist "VSS.n783" "VSS.n782" 0.000612245
resist "VSS.n678" "VSS.n663" 0.000666667
resist "VSS.n2809" "VSS.n2808" 0.000721925
resist "VSS.n2821" "VSS.n2820" 0.000735695
resist "VSS.n1995" "7b_counter_0.3_inp_AND_magic_0.VSS" 0.000743802
resist "VSS.n189" "p3_gen_magic_0.3_inp_AND_magic_0.VSS" 0.000743802
resist "p3_gen_magic_0.3_inp_AND_magic_1.VSS" "VSS.n2569" 0.000743802
resist "VSS.n1180" "p2_gen_magic_0.3_inp_AND_magic_0.VSS" 0.000743802
resist "VSS.n1178" "p2_gen_magic_0.3_inp_AND_magic_1.VSS" 0.000743802
resist "VSS.n1787" "VSS.n18" 0.000775862
resist "VSS.n1774" "VSS.n1773" 0.000777538
resist "VSS.n1771" "VSS.n1448" 0.000777538
resist "VSS.n1799" "VSS.n1798" 0.000780347
resist "VSS.n1760" "VSS.n1457" 0.000784314
resist "VSS.n2216" "VSS.n502" 0.000816327
resist "VSS.n2381" "VSS.n2380" 0.000823171
resist "VSS.n2005" "VSS.n2004" 0.000839161
resist "VSS.n2558" "VSS.n2557" 0.000839161
resist "VSS.n917" "VSS.n916" 0.000888889
resist "VSS.n1020" "VSS.n1019" 0.000930233
resist "VSS.n2803" "VSS.n2802" 0.000962567
resist "VSS.n2815" "VSS.n2814" 0.000980926
resist "VSS.n2831" "OR_magic_2.VSS" 0.00101695
resist "VSS.n2840" "VSS.n2835" 0.00103448
resist "VSS.n1793" "VSS.n1792" 0.00104046
resist "VSS.n2213" "VSS.n505" 0.00104895
resist "VSS.n2398" "VSS.n412" 0.00109756
resist "VSS.n916" "VSS.n915" 0.00111111
resist "VSS.n1830" "divide_by_2_0.inverter_magic_5.VSS" 0.00111111
resist "VSS.n1834" "divide_by_2_0.tg_magic_3.inverter_magic_0.VSS" 0.00111111
resist "divide_by_2_0.inverter_magic_6.VSS" "VSS.n1842" 0.00111111
resist "divide_by_2_0.inverter_magic_4.VSS" "VSS.n1824" 0.00111111
resist "VSS.n1838" "divide_by_2_0.tg_magic_0.inverter_magic_0.VSS" 0.00111111
resist "VSS.n1876" "divide_by_2_1.inverter_magic_3.VSS" 0.00111111
resist "VSS.n1879" "divide_by_2_1.inverter_magic_2.VSS" 0.00111111
resist "VSS.n1891" "divide_by_2_1.tg_magic_1.inverter_magic_0.VSS" 0.00111111
resist "divide_by_2_1.tg_magic_2.inverter_magic_0.VSS" "VSS.n1885" 0.00111111
resist "VSS.n1956" "7b_counter_0.DFF_magic_0.inverter_magic_3.VSS" 0.00111111
resist "VSS.n1959" "7b_counter_0.DFF_magic_0.inverter_magic_2.VSS" 0.00111111
resist "VSS.n1971" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" 0.00111111
resist "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" "VSS.n1965" 0.00111111
resist "VSS.n1991" "7b_counter_0.DFF_magic_0.inverter_magic_5.VSS" 0.00111111
resist "VSS.n1987" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" 0.00111111
resist "VSS.n1975" "7b_counter_0.DFF_magic_0.inverter_magic_6.VSS" 0.00111111
resist "7b_counter_0.DFF_magic_0.inverter_magic_4.VSS" "VSS.n1978" 0.00111111
resist "VSS.n1982" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" 0.00111111
resist "VSS.n1033" "7b_counter_0.inverter_magic_0.VSS" 0.00111111
resist "VSS.n203" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS" 0.00111111
resist "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS" "VSS.n2577" 0.00111111
resist "VSS.n178" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VSS" 0.00111111
resist "VSS.n182" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" 0.00111111
resist "VSS.n149" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VSS" 0.00111111
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VSS" "VSS.n152" 0.00111111
resist "VSS.n156" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" 0.00111111
resist "VSS.n144" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" 0.00111111
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" "VSS.n138" 0.00111111
resist "VSS.n126" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VSS" 0.00111111
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VSS" "VSS.n129" 0.00111111
resist "VSS.n172" "p3_gen_magic_0.inverter_magic_0.VSS" 0.00111111
resist "VSS.n2751" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS" 0.00111111
resist "VSS.n2737" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS" 0.00111111
resist "VSS.n2646" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS" 0.00111111
resist "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS" "VSS.n2719" 0.00111111
resist "VSS.n2701" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS" 0.00111111
resist "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS" "VSS.n2603" 0.00111111
resist "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS" "VSS.n2657" 0.00111111
resist "VSS.n2698" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS" 0.00111111
resist "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS" "VSS.n2649" 0.00111111
resist "VSS.n2773" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS" 0.00111111
resist "VSS.n2754" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS" 0.00111111
resist "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS" "VSS.n1159" 0.00111111
resist "VSS.n2544" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS" 0.00111111
resist "VSS.n2540" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS" 0.00111111
resist "VSS.n2506" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS" 0.00111111
resist "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS" "VSS.n2528" 0.00111111
resist "VSS.n2509" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS" 0.00111111
resist "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS" "VSS.n2477" 0.00111111
resist "VSS.n318" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS" 0.00111111
resist "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS" "VSS.n2495" 0.00111111
resist "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS" "VSS.n272" 0.00111111
resist "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS" "VSS.n329" 0.00111111
resist "VSS.n370" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS" 0.00111111
resist "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS" "VSS.n321" 0.00111111
resist "VSS.n373" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS" 0.00111111
resist "VSS.n1908" "divide_by_2_1.tg_magic_3.inverter_magic_0.VSS" 0.00111111
resist "VSS.n1895" "divide_by_2_1.inverter_magic_6.VSS" 0.00111111
resist "divide_by_2_1.inverter_magic_4.VSS" "VSS.n1898" 0.00111111
resist "VSS.n1902" "divide_by_2_1.tg_magic_0.inverter_magic_0.VSS" 0.00111111
resist "divide_by_2_1.inverter_magic_5.VSS" "VSS.n1914" 0.00111111
resist "VSS.n1153" "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VSS" 0.00111111
resist "VSS.n1142" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" 0.00111111
resist "VSS.n1132" "p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VSS" 0.00111111
resist "VSS.n1122" "p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VSS" 0.00111111
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" "VSS.n1138" 0.00111111
resist "VSS.n2901" "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VSS" 0.00111111
resist "VSS.n1110" "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VSS" 0.00111111
resist "VSS.n1127" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" 0.00111111
resist "VSS.n1115" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" 0.00111111
resist "VSS.n2896" "DFF_magic_0.inverter_magic_5.VSS" 0.00111111
resist "VSS.n2891" "DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" 0.00111111
resist "VSS.n2881" "DFF_magic_0.inverter_magic_6.VSS" 0.00111111
resist "VSS.n2871" "DFF_magic_0.inverter_magic_4.VSS" 0.00111111
resist "DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" "VSS.n2887" 0.00111111
resist "VSS.n2876" "DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" 0.00111111
resist "VSS.n2864" "DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" 0.00111111
resist "VSS.n2860" "DFF_magic_0.inverter_magic_2.VSS" 0.00111111
resist "VSS.n2856" "DFF_magic_0.inverter_magic_3.VSS" 0.00111111
resist "VSS.n2566" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS" 0.00111111
resist "VSS.n1857" "divide_by_2_0.inverter_magic_2.VSS" 0.00111111
resist "VSS.n1860" "divide_by_2_0.inverter_magic_3.VSS" 0.00111111
resist "divide_by_2_0.tg_magic_1.inverter_magic_0.VSS" "VSS.n1846" 0.00111111
resist "divide_by_2_0.tg_magic_2.inverter_magic_0.VSS" "VSS.n1849" 0.00111111
resist "VSS.n2394" "VSS.n388" 0.00112735
resist "VSS.n1800" "VSS.n1443" 0.00113445
resist "VSS.n1776" "VSS.n1442" 0.00113445
resist "VSS.n1769" "VSS.n1452" 0.00113445
resist "VSS.n1750" "VSS.n1451" 0.00113445
resist "VSS.n1788" "VSS.n16" 0.00113445
resist "VSS.n1786" "VSS.n14" 0.00113445
resist "VSS.n2006" "VSS.n579" 0.00113445
resist "VSS.n2008" "VSS.n2007" 0.00113445
resist "VSS.n2391" "VSS.n419" 0.00113445
resist "VSS.n421" "VSS.n418" 0.00113445
resist "VSS.n765" "VSS.n756" 0.00113445
resist "VSS.n784" "VSS.n757" 0.00113445
resist "VSS.n2554" "VSS.n39" 0.00113445
resist "VSS.n2810" "VSS.n40" 0.00113445
resist "VSS.n540" "VSS.n29" 0.00113445
resist "VSS.n2822" "VSS.n30" 0.00113445
resist "VSS.n683" "VSS.n682" 0.00113445
resist "VSS.n679" "VSS.n665" 0.00113445
resist "VSS.n1743" "VSS.n1598" 0.00117647
resist "VSS.n787" "VSS.n753" 0.00122449
resist "VSS.n1785" "VSS.n12" 0.00122727
resist "VSS.n1779" "VSS.n1447" 0.00125286
resist "VSS.n2552" "VSS.n44" 0.00125454
resist "VSS.n542" "VSS.n34" 0.00125602
resist "VSS.n2837" "VSS.n2836" 0.00125604
resist "VSS.n1763" "VSS.n1762" 0.00125605
resist "VSS.n1022" "VSS.n583" 0.00125605
resist "VSS.n676" "VSS.n659" 0.00133333
resist "VSS.n541" "VSS.n539" 0.00135
resist "VSS.n576" "VSS.n573" 0.00139535
resist "VSS.n2813" "VSS.n36" 0.00144385
resist "VSS.n2825" "VSS.n26" 0.00147139
resist "VSS.n1794" "VSS.n1780" 0.00151261
resist "VSS.n1761" "VSS.n1456" 0.00151261
resist "VSS.n2839" "VSS.n2838" 0.00151261
resist "VSS.n1021" "VSS.n585" 0.00151261
resist "VSS.n2395" "VSS.n414" 0.00151261
resist "VSS.n2397" "VSS.n2396" 0.00151261
resist "VSS.n2214" "VSS.n504" 0.00151261
resist "VSS.n2215" "VSS.n503" 0.00151261
resist "VSS.n2804" "VSS.n45" 0.00151261
resist "VSS.n2816" "VSS.n35" 0.00151261
resist "VSS.n686" "VSS.n668" 0.00151261
resist "VSS.n918" "VSS.n687" 0.00151261
resist "VSS.n1791" "VSS.n1781" 0.00155172
resist "VSS.n1803" "VSS.n1439" 0.00156069
resist "VSS.n2371" "VSS.n422" 0.00164634
resist "VSS.n685" "VSS.n684" 0.00167832
resist "VSS.n2847" "VSS.n2846" 0.00188811
resist "7b_counter_0.MDFF_6.tspc2_magic_0.VSS" "VSS.n2060" 0.002
resist "VSS.n1201" "7b_counter_0.MDFF_1.tspc2_magic_0.VSS" 0.002
resist "VSS.n1407" "7b_counter_0.MDFF_7.tspc2_magic_0.VSS" 0.002
resist "VSS.n1293" "7b_counter_0.MDFF_0.tspc2_magic_0.VSS" 0.002
resist "VSS.n1348" "7b_counter_0.MDFF_4.tspc2_magic_0.VSS" 0.002
resist "VSS.n2158" "7b_counter_0.MDFF_3.tspc2_magic_0.VSS" 0.002
resist "VSS.n2204" "7b_counter_0.MDFF_5.tspc2_magic_0.VSS" 0.002
resist "VSS.n763" "VSS.n759" 0.00204082
resist "VSS.n545" "VSS.n544" 0.00225
resist "VSS.n1802" "VSS.n1801" 0.00226891
resist "VSS.n1441" "VSS.n1440" 0.00226891
resist "VSS.n1770" "VSS.n1449" 0.00226891
resist "VSS.n1742" "VSS.n1450" 0.00226891
resist "VSS.n1790" "VSS.n1789" 0.00226891
resist "VSS.n1783" "VSS.n1782" 0.00226891
resist "VSS.n2003" "VSS.n2002" 0.00226891
resist "VSS.n2000" "VSS.n578" 0.00226891
resist "VSS.n2392" "VSS.n416" 0.00226891
resist "VSS.n2370" "VSS.n417" 0.00226891
resist "VSS.n755" "VSS.n754" 0.00226891
resist "VSS.n786" "VSS.n785" 0.00226891
resist "VSS.n38" "VSS.n37" 0.00226891
resist "VSS.n2812" "VSS.n2811" 0.00226891
resist "VSS.n28" "VSS.n27" 0.00226891
resist "VSS.n2824" "VSS.n2823" 0.00226891
resist "VSS.n673" "VSS.n672" 0.00226891
resist "VSS.n675" "VSS.n674" 0.00226891
resist "VSS.n1808" "mux_magic_0.OR_magic_0.VSS" 0.00230769
resist "VSS.n2050" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VSS" 0.00230769
resist "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VSS" "VSS.n2071" 0.00230769
resist "VSS.n2069" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VSS" 0.00230769
resist "VSS.n2182" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VSS" 0.00230769
resist "VSS.n2130" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VSS" 0.00230769
resist "VSS.n1326" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VSS" 0.00230769
resist "VSS.n1380" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VSS" 0.00230769
resist "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VSS" "VSS.n1191" 0.00230769
resist "VSS.n1382" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VSS" 0.00230769
resist "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VSS" "VSS.n1396" 0.00230769
resist "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VSS" "VSS.n1074" 0.00230769
resist "VSS.n1935" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VSS" 0.00230769
resist "VSS.n1266" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VSS" 0.00230769
resist "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VSS" "VSS.n1356" 0.00230769
resist "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VSS" "VSS.n1337" 0.00230769
resist "VSS.n1334" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VSS" 0.00230769
resist "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VSS" "VSS.n1297" 0.00230769
resist "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VSS" "VSS.n508" 0.00230769
resist "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VSS" "VSS.n2193" 0.00230769
resist "VSS.n2190" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VSS" 0.00230769
resist "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VSS" "VSS.n2162" 0.00230769
resist "VSS.n1950" "OR_magic_1.VSS" 0.00230769
resist "VSS.n782" "VSS.n781" 0.00244898
resist "VSS.n769" "VSS.n768" 0.00272727
resist "VSS.n2112" "VSS.n2111" 0.00278351
resist "VSS.n2213" "VSS.n2212" 0.00293706
resist "VSS.n2787" "VSS.n56" 0.00295187
resist "VSS.n688" "VSS.n664" 0.00333333
resist "VSS.n1822" "divide_by_2_0.tg_magic_3.VSS" 0.00333333
resist "VSS.n1882" "divide_by_2_1.tg_magic_1.VSS" 0.00333333
resist "VSS.n1962" "7b_counter_0.DFF_magic_0.tg_magic_1.VSS" 0.00333333
resist "7b_counter_0.DFF_magic_0.tg_magic_3.VSS" "VSS.n1985" 0.00333333
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VSS" "VSS.n159" 0.00333333
resist "VSS.n135" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VSS" 0.00333333
resist "divide_by_2_1.tg_magic_3.VSS" "VSS.n1905" 0.00333333
resist "VSS.n1135" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.VSS" 0.00333333
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_1.VSS" "VSS.n1118" 0.00333333
resist "VSS.n2884" "DFF_magic_0.tg_magic_3.VSS" 0.00333333
resist "DFF_magic_0.tg_magic_1.VSS" "VSS.n2867" 0.00333333
resist "VSS.n1854" "divide_by_2_0.tg_magic_1.VSS" 0.00333333
resist "VSS.n48" "VSS.n47" 0.00336
resist "VSS.n775" "VSS.n502" 0.00346939
resist "VSS.n1768" "VSS.n1767" 0.00386002
resist "VSS.n546" "VSS.n545" 0.00398601
resist "VSS.n1222" "7b_counter_0.MDFF_1.mux_magic_0.VSS" 0.00463918
resist "VSS.n1369" "VSS.n1237" 0.00463918
resist "7b_counter_0.MDFF_0.mux_magic_0.VSS" "VSS.n385" 0.00463918
resist "7b_counter_0.MDFF_6.mux_magic_0.VSS" "VSS.n526" 0.00463918
resist "7b_counter_0.MDFF_3.mux_magic_0.VSS" "VSS.n392" 0.00463918
resist "VSS.n1767" "VSS.n1448" 0.00466523
resist "VSS.n2785" "VSS.n2784" 0.00490909
resist "VSS.n60" "VSS.n59" 0.00490909
resist "VSS.n2790" "VSS.n2789" 0.00490909
resist "VSS.n2788" "VSS.n54" 0.00490909
resist "VSS.n2786" "VSS.n58" 0.00490909
resist "VSS.n57" "VSS.n53" 0.00490909
resist "VSS.n591" "VSS.n590" 0.00534884
resist "VSS.n2010" "VSS.n576" 0.00534884
resist "VSS.n2389" "VSS.n2388" 0.00544885
resist "VSS.n1749" "VSS.n1748" 0.0054902
resist "7b_counter_0.MDFF_7.mux_magic_0.VSS" "VSS.n1945" 0.00556701
resist "VSS.n1251" "7b_counter_0.MDFF_4.mux_magic_0.VSS" 0.00556701
resist "7b_counter_0.MDFF_5.mux_magic_0.VSS" "VSS.n2100" 0.00556701
resist "VSS.n2801" "VSS.n46" 0.00572727
resist "VSS.n2800" "VSS.n2799" 0.00572727
resist "VSS.n2372" "VSS.n2371" 0.00631098
resist "VSS.n1020" "VSS.n586" 0.00697674
resist "VSS.n758" "VSS.n753" 0.00734694
resist "VSS.n2005" "VSS.n1026" 0.00776224
resist "VSS.n922" "VSS.n663" 0.00844444
resist "VSS.n412" "VSS.n407" 0.0085061
resist "VSS.n116" "VSS.n115" 0.00888889
resist "VSS.n1778" "VSS.n1774" 0.00894168
resist "VSS.n2557" "VSS.n2556" 0.00965035
resist "VSS.n195" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS" 0.01
resist "VSS.n2579" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS" 0.01
resist "VSS.n2741" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS" 0.01
resist "VSS.n2720" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS" 0.01
resist "VSS.n2605" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS" 0.01
resist "VSS.n2659" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS" 0.01
resist "VSS.n2570" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS" 0.01
resist "VSS.n1160" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VSS" 0.01
resist "VSS.n2536" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VSS" 0.01
resist "VSS.n2529" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VSS" 0.01
resist "VSS.n2478" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VSS" 0.01
resist "VSS.n2496" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VSS" 0.01
resist "VSS.n274" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VSS" 0.01
resist "VSS.n331" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VSS" 0.01
resist "VSS.n1760" "VSS.n1759" 0.0103922
resist "VSS.n1753" "VSS.n1752" 0.0103922
resist "VSS.n2846" "VSS.n2845" 0.0106364
resist "VSS.n928" "VSS.n659" 0.0108889
resist "VSS.n2212" "VSS.n506" 0.0110072
resist "VSS.n2399" "VSS.n411" 0.01125
resist "VSS.n1755" "VSS.n1457" 0.0117647
resist "VSS.n207" "VSS.n206" 0.0119008
resist "VSS.n2583" "VSS.n2582" 0.0119008
resist "VSS.n2616" "VSS.n2596" 0.0119008
resist "VSS.n2673" "VSS.n2671" 0.0119008
resist "VSS.n2733" "VSS.n2608" 0.0119008
resist "VSS.n2715" "VSS.n2662" 0.0119008
resist "VSS.n2770" "VSS.n2769" 0.0119008
resist "VSS.n1164" "VSS.n1163" 0.0119008
resist "VSS.n252" "VSS.n228" 0.0119008
resist "VSS.n2525" "VSS.n2524" 0.0119008
resist "VSS.n345" "VSS.n343" 0.0119008
resist "VSS.n288" "VSS.n286" 0.0119008
resist "VSS.n2491" "VSS.n277" 0.0119008
resist "VSS.n2473" "VSS.n334" 0.0119008
resist "VSS.n2828" "VSS.n2827" 0.0121495
resist "VSS.n2827" "VSS.n2826" 0.0121495
resist "VSS.n1755" "VSS.n1754" 0.0123529
resist "VSS.n1778" "VSS.n1777" 0.012635
resist "VSS.n685" "VSS.n670" 0.0132168
resist "VSS.n131" "VSS.n130" 0.0133333
resist "VSS.n2743" "VSS.n2594" 0.0133884
resist "VSS.n2498" "VSS.n263" 0.0133884
resist "VSS.n2556" "VSS.n2555" 0.0136364
resist "VSS.n2380" "VSS.n2379" 0.0137195
resist "VSS.n677" "VSS.n676" 0.0137778
resist "VSS.n2463" "VSS.n55" 0.0139091
resist "VSS.n788" "VSS.n787" 0.0153061
resist "VSS.n2795" "VSS.n51" 0.0155455
resist "VSS.n2791" "VSS.n55" 0.0155455
resist "VSS.n2792" "VSS.n52" 0.0155455
resist "VSS.n2794" "VSS.n2793" 0.0155455
resist "VSS.n2001" "VSS.n1026" 0.0157531
resist "VSS.n770" "VSS.n769" 0.0163158
resist "VSS.n1812" "VSS" 0.016701
resist "VSS.n2797" "VSS.n2796" 0.0167727
resist "VSS.n2462" "VSS.n2460" 0.0167727
resist "VSS.n2461" "VSS.n49" 0.0167727
resist "VSS.n2798" "VSS.n50" 0.0167727
resist "VSS.n1752" "VSS.n1751" 0.0168627
resist "VSS.n678" "VSS.n677" 0.0168889
resist "VSS.n2382" "VSS.n2381" 0.017561
resist "p3_gen_magic_0.AND2_magic_0.VSS" "VSS.n110" 0.0192857
resist "VSS.n1149" "VSS.n1102" 0.0192857
resist "VSS.n2447" "VSS.n2446" 0.0202649
resist "VSS.n174" "VSS.n110" 0.0203571
resist "p2_gen_magic_0.AND2_magic_1.VSS" "VSS.n1102" 0.0203571
resist "VSS.n1370" "VSS.n1236" 0.0204124
resist "VSS.n2013" "VSS.n573" 0.0204651
resist "VSS.n2383" "VSS.n2382" 0.0205793
resist "VSS.n783" "VSS.n758" 0.0208163
resist "VSS.n1748" "VSS.n1598" 0.0215686
resist "VSS.n589" "VSS.n586" 0.0216279
resist "VSS.n775" "VSS.n774" 0.0216327
resist "VSS.n922" "VSS.n921" 0.0224444
resist "VSS.n2399" "VSS.n2398" 0.0225
resist "VSS.n2463" "VSS.n2462" 0.0225
resist "VSS.n539" "VSS.n538" 0.02295
resist "VSS.n546" "VSS.n537" 0.0235602
resist "VSS.n2781" "VSS.n2780" 0.0236364
resist "VSS.n2782" "VSS.n2781" 0.0236364
resist "VSS.n1438" "VSS.n23" 0.0237443
resist "VSS.n781" "VSS.n759" 0.0238775
resist "VSS.n917" "VSS.n688" 0.024
resist "VSS.n2379" "VSS.n422" 0.0241463
resist "VSS.n121" "VSS.n120" 0.0244444
resist "VSS.n2574" "p3_gen_magic_0.VSS" 0.02446
resist "VSS.n125" "VSS.n124" 0.0266667
resist "VSS.n2010" "VSS.n2009" 0.0267442
resist "VSS.n591" "VSS.n580" 0.0269767
resist "mux_magic_0.AND2_magic_1.VSS" "VSS.n1869" 0.0278571
resist "mux_magic_0.AND2_magic_0.VSS" "VSS.n1437" 0.0278571
resist "VSS.n2055" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS" 0.0278571
resist "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS" "VSS.n2056" 0.0278571
resist "VSS.n2442" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS" 0.0278571
resist "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS" "VSS.n387" 0.0278571
resist "VSS.n2106" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS" 0.0278571
resist "VSS.n2107" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS" 0.0278571
resist "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS" "VSS.n2118" 0.0278571
resist "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS" "VSS.n380" 0.0278571
resist "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS" "VSS.n1213" 0.0278571
resist "VSS.n1232" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS" 0.0278571
resist "VSS.n1389" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS" 0.0278571
resist "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS" "VSS.n1390" 0.0278571
resist "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS" "VSS.n1083" 0.0278571
resist "VSS.n1941" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS" 0.0278571
resist "VSS.n1940" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS" 0.0278571
resist "VSS.n1925" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS" 0.0278571
resist "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS" "VSS.n1926" 0.0278571
resist "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS" "VSS.n1399" 0.0278571
resist "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS" "VSS.n1230" 0.0278571
resist "VSS.n1229" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS" 0.0278571
resist "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS" "VSS.n1244" 0.0278571
resist "VSS.n1255" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS" 0.0278571
resist "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS" "VSS.n1256" 0.0278571
resist "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS" "VSS.n1273" 0.0278571
resist "VSS.n1287" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS" 0.0278571
resist "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS" "VSS.n1280" 0.0278571
resist "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS" "VSS.n1340" 0.0278571
resist "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS" "VSS.n1360" 0.0278571
resist "VSS.n1322" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS" 0.0278571
resist "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS" "VSS.n1323" 0.0278571
resist "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS" "VSS.n1317" 0.0278571
resist "VSS.n2199" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS" 0.0278571
resist "VSS.n2152" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS" 0.0278571
resist "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS" "VSS.n2145" 0.0278571
resist "VSS.n2198" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS" 0.0278571
resist "VSS.n2096" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS" 0.0278571
resist "VSS.n2095" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS" 0.0278571
resist "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS" "VSS.n515" 0.0278571
resist "VSS.n2082" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS" 0.0278571
resist "VSS.n2083" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS" 0.0278571
resist "VSS.n2441" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS" 0.0278571
resist "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS" "VSS.n2177" 0.0278571
resist "VSS.n680" "VSS.n669" 0.0290733
resist "VSS.n2803" "VSS.n41" 0.0295989
resist "VSS.n2815" "VSS.n31" 0.0301635
resist "VSS.n2389" "VSS.n2387" 0.0301935
resist "VSS.n681" "VSS.n670" 0.0302655
resist "p3_gen_magic_0.AND2_magic_1.VSS" "VSS.n187" 0.0305055
resist "VSS.n2550" "VSS.n222" 0.03168
resist "VSS.n2841" "VSS.n2840" 0.0318103
resist "VSS.n1793" "VSS.n1444" 0.0319942
resist "VSS.n8" "VSS.n7" 0.0322222
resist "VSS.n1922" "VSS.n1921" 0.0324742
resist "VSS.n538" "VSS.n537" 0.0325131
resist "VSS.n2809" "VSS.n36" 0.0332086
resist "VSS.n2808" "VSS.n2807" 0.0334492
resist "VSS.n2821" "VSS.n26" 0.033842
resist "VSS.n2820" "VSS.n2819" 0.0340872
resist "VSS.n1784" "VSS.n11" 0.0356376
resist "VSS.n1787" "VSS.n1781" 0.0356897
resist "VSS.n1799" "VSS.n1439" 0.035896
resist "VSS.n2842" "VSS.n18" 0.0359483
resist "VSS.n1798" "VSS.n1797" 0.0361561
resist "VSS.n2847" "VSS.n11" 0.0362416
resist "VSS.n2796" "VSS.n2795" 0.0364091
resist "VSS.n2461" "VSS.n52" 0.0364091
resist "VSS.n2794" "VSS.n50" 0.0364091
resist "VSS.n208" "VSS.n101" 0.0371901
resist "VSS.n2584" "VSS.n88" 0.0371901
resist "VSS.n2726" "VSS.n2617" 0.0371901
resist "VSS.n2708" "VSS.n2674" 0.0371901
resist "VSS.n2732" "VSS.n2731" 0.0371901
resist "VSS.n2714" "VSS.n2713" 0.0371901
resist "VSS.n2763" "VSS.n70" 0.0371901
resist "VSS.n1170" "VSS.n1169" 0.0371901
resist "VSS.n253" "VSS.n249" 0.0371901
resist "VSS.n2518" "VSS.n231" 0.0371901
resist "VSS.n2466" "VSS.n346" 0.0371901
resist "VSS.n2484" "VSS.n289" 0.0371901
resist "VSS.n2490" "VSS.n2489" 0.0371901
resist "VSS.n2472" "VSS.n2471" 0.0371901
resist "VSS.n1026" "VSS.n1025" 0.0378151
resist "VSS.n208" "VSS.n207" 0.0379339
resist "VSS.n2584" "VSS.n2583" 0.0379339
resist "VSS.n2617" "VSS.n2616" 0.0379339
resist "VSS.n2674" "VSS.n2673" 0.0379339
resist "VSS.n2733" "VSS.n2732" 0.0379339
resist "VSS.n2715" "VSS.n2714" 0.0379339
resist "VSS.n2769" "VSS.n70" 0.0379339
resist "VSS.n1169" "VSS.n1164" 0.0379339
resist "VSS.n253" "VSS.n252" 0.0379339
resist "VSS.n2524" "VSS.n231" 0.0379339
resist "VSS.n346" "VSS.n345" 0.0379339
resist "VSS.n289" "VSS.n288" 0.0379339
resist "VSS.n2491" "VSS.n2490" 0.0379339
resist "VSS.n2473" "VSS.n2472" 0.0379339
resist "VSS.n1785" "VSS.n1784" 0.0380455
resist "mux_magic_0.AND2_magic_1.VSS" "VSS.n1810" 0.0396429
resist "VSS.n1873" "mux_magic_0.AND2_magic_0.VSS" 0.0396429
resist "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS" "VSS.n555" 0.0396429
resist "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS" "VSS.n553" 0.0396429
resist "VSS.n2167" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS" 0.0396429
resist "VSS.n2173" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS" 0.0396429
resist "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS" "VSS.n525" 0.0396429
resist "VSS.n2073" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS" 0.0396429
resist "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS" "VSS.n513" 0.0396429
resist "VSS.n1313" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS" 0.0396429
resist "VSS.n1375" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS" 0.0396429
resist "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS" "VSS.n1211" 0.0396429
resist "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS" "VSS.n1194" 0.0396429
resist "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS" "VSS.n1187" 0.0396429
resist "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS" "VSS.n1404" 0.0396429
resist "VSS.n1415" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS" 0.0396429
resist "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS" "VSS.n1073" 0.0396429
resist "VSS.n1417" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS" 0.0396429
resist "VSS.n1928" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS" 0.0396429
resist "VSS.n1402" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS" 0.0396429
resist "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS" "VSS.n1217" 0.0396429
resist "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS" "VSS.n1226" 0.0396429
resist "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS" "VSS.n1364" 0.0396429
resist "VSS.n1245" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS" 0.0396429
resist "VSS.n1258" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS" 0.0396429
resist "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS" "VSS.n1345" 0.0396429
resist "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS" "VSS.n1278" 0.0396429
resist "VSS.n1331" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS" 0.0396429
resist "VSS.n1343" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS" 0.0396429
resist "VSS.n1362" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS" 0.0396429
resist "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS" "VSS.n1305" 0.0396429
resist "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS" "VSS.n1298" 0.0396429
resist "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS" "VSS.n1315" 0.0396429
resist "VSS.n2137" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS" 0.0396429
resist "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS" "VSS.n2143" 0.0396429
resist "VSS.n2187" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS" 0.0396429
resist "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS" "VSS.n2196" 0.0396429
resist "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS" "VSS.n516" 0.0396429
resist "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS" "VSS.n2093" 0.0396429
resist "VSS.n2122" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS" 0.0396429
resist "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS" "VSS.n2079" 0.0396429
resist "VSS.n2077" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS" 0.0396429
resist "VSS.n2166" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS" 0.0396429
resist "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS" "VSS.n2175" 0.0396429
resist "VSS.n1916" "divide_by_2_1.VSS" 0.0397059
resist "VSS.n2533" "p2_gen_magic_0.VSS" 0.040334
resist "VSS.n1767" "VSS.n1766" 0.0412185
resist "VSS.n1744" "VSS.n1741" 0.0420965
resist "VSS.n2785" "VSS.n60" 0.0421364
resist "VSS.n2788" "VSS.n2787" 0.0421364
resist "VSS.n2786" "VSS.n57" 0.0421364
resist "VSS.n2744" "VSS.n2742" 0.0422222
resist "VSS.n2499" "VSS.n2497" 0.0422222
resist "VSS.n59" "VSS.n51" 0.0429545
resist "VSS.n2791" "VSS.n2790" 0.0429545
resist "VSS.n2792" "VSS.n54" 0.0429545
resist "VSS.n2793" "VSS.n53" 0.0429545
resist "VSS.n2797" "VSS.n46" 0.045
resist "VSS.n49" "VSS.n48" 0.045
resist "VSS.n2799" "VSS.n2798" 0.045
resist "VSS.n2846" "VSS.n12" 0.0462273
resist "VSS.n1795" "VSS.n1794" 0.0465126
resist "VSS.n1447" "VSS.n1446" 0.0465126
resist "VSS.n1764" "VSS.n1763" 0.0465126
resist "VSS.n1456" "VSS.n1455" 0.0465126
resist "VSS.n2839" "VSS.n17" 0.0465126
resist "VSS.n2836" "VSS.n15" 0.0465126
resist "VSS.n1023" "VSS.n1022" 0.0465126
resist "VSS.n1021" "VSS.n584" 0.0465126
resist "VSS.n2385" "VSS.n414" 0.0465126
resist "VSS.n2397" "VSS.n413" 0.0465126
resist "VSS.n772" "VSS.n504" 0.0465126
resist "VSS.n773" "VSS.n503" 0.0465126
resist "VSS.n44" "VSS.n43" 0.0465126
resist "VSS.n2805" "VSS.n2804" 0.0465126
resist "VSS.n34" "VSS.n33" 0.0465126
resist "VSS.n2817" "VSS.n2816" 0.0465126
resist "VSS.n668" "VSS.n667" 0.0465126
resist "VSS.n919" "VSS.n918" 0.0465126
resist "VSS.n2750" "VSS.n81" 0.0466667
resist "VSS.n2645" "VSS.n2643" 0.0466667
resist "VSS.n2703" "VSS.n2702" 0.0466667
resist "VSS.n2697" "VSS.n2683" 0.0466667
resist "VSS.n2638" "VSS.n2636" 0.0466667
resist "VSS.n2756" "VSS.n2755" 0.0466667
resist "VSS.n2546" "VSS.n2545" 0.0466667
resist "VSS.n2505" "VSS.n242" 0.0466667
resist "VSS.n2511" "VSS.n2510" 0.0466667
resist "VSS.n317" "VSS.n315" 0.0466667
resist "VSS.n369" "VSS.n355" 0.0466667
resist "VSS.n310" "VSS.n308" 0.0466667
resist "VSS.n375" "VSS.n374" 0.0466667
resist "VSS.n2565" "VSS.n97" 0.0466667
resist "VSS.n2562" "VSS.n2561" 0.048629
resist "VSS.n2833" "VSS.n2832" 0.0498305
resist "VSS.n1801" "VSS.n1800" 0.0521849
resist "VSS.n1442" "VSS.n1441" 0.0521849
resist "VSS.n1770" "VSS.n1769" 0.0521849
resist "VSS.n1451" "VSS.n1450" 0.0521849
resist "VSS.n1789" "VSS.n1788" 0.0521849
resist "VSS.n1786" "VSS.n1783" 0.0521849
resist "VSS.n2003" "VSS.n579" 0.0521849
resist "VSS.n2008" "VSS.n578" 0.0521849
resist "VSS.n2392" "VSS.n2391" 0.0521849
resist "VSS.n418" "VSS.n417" 0.0521849
resist "VSS.n756" "VSS.n755" 0.0521849
resist "VSS.n785" "VSS.n784" 0.0521849
resist "VSS.n39" "VSS.n38" 0.0521849
resist "VSS.n2811" "VSS.n2810" 0.0521849
resist "VSS.n29" "VSS.n28" 0.0521849
resist "VSS.n2823" "VSS.n2822" 0.0521849
resist "VSS.n682" "VSS.n672" 0.0521849
resist "VSS.n679" "VSS.n675" 0.0521849
resist "VSS.n2390" "VSS.n2389" 0.0522581
resist "VSS.n1796" "VSS.n1443" 0.052563
resist "VSS.n1776" "VSS.n1445" 0.052563
resist "VSS.n1765" "VSS.n1452" 0.052563
resist "VSS.n1750" "VSS.n1454" 0.052563
resist "VSS.n2843" "VSS.n16" 0.052563
resist "VSS.n2844" "VSS.n14" 0.052563
resist "VSS.n2006" "VSS.n582" 0.052563
resist "VSS.n2007" "VSS.n581" 0.052563
resist "VSS.n2386" "VSS.n419" 0.052563
resist "VSS.n2384" "VSS.n421" 0.052563
resist "VSS.n771" "VSS.n765" 0.052563
resist "VSS.n764" "VSS.n757" 0.052563
resist "VSS.n2554" "VSS.n42" 0.052563
resist "VSS.n2806" "VSS.n40" 0.052563
resist "VSS.n540" "VSS.n32" 0.052563
resist "VSS.n2818" "VSS.n30" 0.052563
resist "VSS.n683" "VSS.n666" 0.052563
resist "VSS.n920" "VSS.n665" 0.052563
resist "VSS.n767" "VSS.n766" 0.0542105
resist "VSS.n1998" "VSS.n1027" 0.0543374
resist "VSS.n685" "VSS.n669" 0.0566038
resist "VSS.n769" "VSS.n767" 0.058421
resist "VSS.n545" "VSS.n541" 0.0603
resist "VSS.n2060" "VSS.n552" 0.062
resist "VSS.n1202" "VSS.n1201" 0.062
resist "VSS.n1408" "VSS.n1407" 0.062
resist "VSS.n1293" "VSS.n1291" 0.062
resist "VSS.n1349" "VSS.n1348" 0.062
resist "VSS.n2158" "VSS.n2156" 0.062
resist "VSS.n2204" "VSS.n2203" 0.062
resist "VSS.n2743" "VSS.n2593" 0.0651521
resist "VSS.n2498" "VSS.n262" 0.0651521
resist "VSS.n85" "VSS.n84" 0.0655556
resist "VSS.n2642" "VSS.n2640" 0.0655556
resist "VSS.n2681" "VSS.n2679" 0.0655556
resist "VSS.n2690" "VSS.n2689" 0.0655556
resist "VSS.n2650" "VSS.n2635" 0.0655556
resist "VSS.n80" "VSS.n79" 0.0655556
resist "VSS.n1172" "VSS.n1171" 0.0655556
resist "VSS.n246" "VSS.n245" 0.0655556
resist "VSS.n241" "VSS.n240" 0.0655556
resist "VSS.n314" "VSS.n312" 0.0655556
resist "VSS.n362" "VSS.n361" 0.0655556
resist "VSS.n322" "VSS.n307" 0.0655556
resist "VSS.n353" "VSS.n351" 0.0655556
resist "VSS.n217" "VSS.n216" 0.0655556
resist "VSS.n2564" "VSS.n98" 0.0657692
resist "VSS.n219" "VSS.n218" 0.0657692
resist "VSS.n2749" "VSS.n82" 0.0657692
resist "VSS.n86" "VSS.n83" 0.0657692
resist "VSS.n2644" "VSS.n2620" 0.0657692
resist "VSS.n2641" "VSS.n2619" 0.0657692
resist "VSS.n2678" "VSS.n2677" 0.0657692
resist "VSS.n2680" "VSS.n2676" 0.0657692
resist "VSS.n2637" "VSS.n2630" 0.0657692
resist "VSS.n2652" "VSS.n2651" 0.0657692
resist "VSS.n2696" "VSS.n2684" 0.0657692
resist "VSS.n2692" "VSS.n2691" 0.0657692
resist "VSS.n2758" "VSS.n2757" 0.0657692
resist "VSS.n2759" "VSS.n77" 0.0657692
resist "VSS.n2548" "VSS.n2547" 0.0657692
resist "VSS.n2549" "VSS.n223" 0.0657692
resist "VSS.n2504" "VSS.n243" 0.0657692
resist "VSS.n247" "VSS.n244" 0.0657692
resist "VSS.n2513" "VSS.n2512" 0.0657692
resist "VSS.n2514" "VSS.n238" 0.0657692
resist "VSS.n316" "VSS.n292" 0.0657692
resist "VSS.n313" "VSS.n291" 0.0657692
resist "VSS.n309" "VSS.n302" 0.0657692
resist "VSS.n324" "VSS.n323" 0.0657692
resist "VSS.n368" "VSS.n356" 0.0657692
resist "VSS.n364" "VSS.n363" 0.0657692
resist "VSS.n350" "VSS.n349" 0.0657692
resist "VSS.n352" "VSS.n348" 0.0657692
resist "VSS.n766" "VSS.n506" 0.0660432
resist "VSS.n2114" "VSS.n2113" 0.0668041
resist "VSS.n1921" "7b_counter_0.MDFF_7.mux_magic_3.VSS" 0.0668041
resist "VSS.n2722" "VSS.n2622" 0.0678965
resist "VSS.n2480" "VSS.n294" 0.0678965
resist "VSS.n2373" "VSS.n2372" 0.0690408
resist "VSS.n2043" "7b_counter_0.NOR_gate_0.VSS" 0.0698936
resist "VSS.n122" "VSS.n121" 0.07
resist "VSS.n2660" "VSS.n2656" 0.0714368
resist "VSS.n332" "VSS.n328" 0.0714368
resist "VSS.n2740" "VSS.n2593" 0.071656
resist "VSS.n264" "VSS.n262" 0.071656
resist "VSS.n2454" "VSS.n2453" 0.073299
resist "VSS.n1887" "VSS.n1430" 0.0741176
resist "VSS.n1967" "VSS.n1041" 0.0741176
resist "VSS.n140" "VSS.n117" 0.0741176
resist "VSS.n1119" "VSS.n1108" 0.0741176
resist "VSS.n2868" "VSS.n2853" 0.0741176
resist "VSS.n1851" "VSS.n1848" 0.0741176
resist "p3_gen_magic_0.xnor_magic_2.VSS" "VSS.n101" 0.0773554
resist "p3_gen_magic_0.xnor_magic_6.VSS" "VSS.n88" 0.0773554
resist "VSS.n2726" "p3_gen_magic_0.xnor_magic_5.VSS" 0.0773554
resist "VSS.n2708" "p3_gen_magic_0.xnor_magic_1.VSS" 0.0773554
resist "VSS.n2731" "p3_gen_magic_0.xnor_magic_4.VSS" 0.0773554
resist "VSS.n2713" "p3_gen_magic_0.xnor_magic_3.VSS" 0.0773554
resist "VSS.n2763" "p3_gen_magic_0.xnor_magic_0.VSS" 0.0773554
resist "p2_gen_magic_0.xnor_magic_2.VSS" "VSS.n1170" 0.0773554
resist "p2_gen_magic_0.xnor_magic_6.VSS" "VSS.n249" 0.0773554
resist "VSS.n2518" "p2_gen_magic_0.xnor_magic_0.VSS" 0.0773554
resist "VSS.n2466" "p2_gen_magic_0.xnor_magic_1.VSS" 0.0773554
resist "VSS.n2484" "p2_gen_magic_0.xnor_magic_5.VSS" 0.0773554
resist "VSS.n2489" "p2_gen_magic_0.xnor_magic_4.VSS" 0.0773554
resist "VSS.n2471" "p2_gen_magic_0.xnor_magic_3.VSS" 0.0773554
resist "VSS.n205" "VSS.n106" 0.078843
resist "VSS.n2581" "VSS.n2580" 0.078843
resist "VSS.n2740" "VSS.n2739" 0.078843
resist "VSS.n2670" "VSS.n2622" 0.078843
resist "VSS.n2607" "VSS.n2606" 0.078843
resist "VSS.n2661" "VSS.n2660" 0.078843
resist "VSS.n2771" "VSS.n68" 0.078843
resist "VSS.n1162" "VSS.n1161" 0.078843
resist "VSS.n2538" "VSS.n2537" 0.078843
resist "VSS.n2526" "VSS.n229" 0.078843
resist "VSS.n342" "VSS.n294" 0.078843
resist "VSS.n285" "VSS.n264" 0.078843
resist "VSS.n276" "VSS.n275" 0.078843
resist "VSS.n333" "VSS.n332" 0.078843
resist "VSS.n130" "VSS.n122" 0.08
resist "VSS.n1919" "VSS.n1918" 0.0807216
resist "VSS.n1812" "VSS.n1" 0.0825773
resist "VSS.n2390" "VSS.n420" 0.0836129
resist "VSS.n2032" "VSS.n558" 0.0878824
resist "VSS.n1863" "VSS.n1862" 0.0888889
resist "VSS.n929" "VSS.n928" 0.0893504
resist "VSS.n2130" "VSS.n2129" 0.0911538
resist "VSS.n194" "VSS.n106" 0.0914876
resist "VSS.n2606" "VSS.n2602" 0.0914876
resist "VSS.n1161" "VSS.n1100" 0.0914876
resist "VSS.n275" "VSS.n271" 0.0914876
resist "VSS.n1919" "VSS.n1917" 0.0918557
resist "VSS.n215" "VSS.n100" 0.0926962
resist "VSS.n2634" "VSS.n2632" 0.0926962
resist "VSS.n2688" "VSS.n2686" 0.0926962
resist "VSS.n75" "VSS.n74" 0.0926962
resist "VSS.n236" "VSS.n235" 0.0926962
resist "VSS.n306" "VSS.n304" 0.0926962
resist "VSS.n360" "VSS.n358" 0.0926962
resist "VSS.n1945" "VSS.n1070" 0.0937113
resist "VSS.n1252" "VSS.n1251" 0.0937113
resist "VSS.n2100" "VSS.n2099" 0.0937113
resist "VSS.n2579" "VSS.n2578" 0.0944444
resist "VSS.n2742" "VSS.n2741" 0.0944444
resist "VSS.n2721" "VSS.n2720" 0.0944444
resist "VSS.n2605" "VSS.n2604" 0.0944444
resist "VSS.n2659" "VSS.n2658" 0.0944444
resist "VSS.n2571" "VSS.n2570" 0.0944444
resist "VSS.n2536" "VSS.n2535" 0.0944444
resist "VSS.n2530" "VSS.n2529" 0.0944444
resist "VSS.n2479" "VSS.n2478" 0.0944444
resist "VSS.n2497" "VSS.n2496" 0.0944444
resist "VSS.n274" "VSS.n273" 0.0944444
resist "VSS.n331" "VSS.n330" 0.0944444
resist "VSS.n1160" "VSS.n1158" 0.0944444
resist "VSS.n196" "VSS.n195" 0.0944444
resist "VSS.n1223" "VSS.n1222" 0.0946392
resist "VSS.n1301" "VSS.n385" 0.0946392
resist "VSS.n528" "VSS.n526" 0.0946392
resist "VSS.n392" "VSS.n391" 0.0946392
resist "VSS.n2455" "VSS.n384" 0.0967571
resist "mux_magic_0.VSS" "VSS.n1" 0.0992784
resist "7b_counter_0.MDFF_6.mux_magic_2.VSS" "VSS.n2065" 0.0992784
resist "7b_counter_0.MDFF_6.mux_magic_3.VSS" "VSS.n523" 0.0992784
resist "7b_counter_0.MDFF_5.mux_magic_3.VSS" "VSS.n519" 0.0992784
resist "7b_counter_0.MDFF_1.mux_magic_2.VSS" "VSS.n1206" 0.0992784
resist "7b_counter_0.MDFF_7.mux_magic_2.VSS" "VSS.n1412" 0.0992784
resist "7b_counter_0.MDFF_1.mux_magic_3.VSS" "VSS.n1215" 0.0992784
resist "7b_counter_0.MDFF_4.mux_magic_3.VSS" "VSS.n1240" 0.0992784
resist "7b_counter_0.MDFF_4.mux_magic_2.VSS" "VSS.n1353" 0.0992784
resist "7b_counter_0.MDFF_0.mux_magic_2.VSS" "VSS.n1282" 0.0992784
resist "VSS.n2449" "7b_counter_0.MDFF_3.mux_magic_3.VSS" 0.0992784
resist "7b_counter_0.MDFF_0.mux_magic_3.VSS" "VSS.n383" 0.0992784
resist "7b_counter_0.MDFF_5.mux_magic_2.VSS" "VSS.n510" 0.0992784
resist "7b_counter_0.MDFF_3.mux_magic_2.VSS" "VSS.n2147" 0.0992784
resist "VSS.n2459" "VSS.n2458" 0.0996429
resist "VSS.n197" "VSS.n194" 0.102119
resist "VSS.n1157" "VSS.n1100" 0.102119
resist "VSS.n165" "OR_magic_2.VSS" 0.102712
resist "VSS.n2113" "VSS.n520" 0.105773
resist "VSS.n2572" "VSS.n68" 0.108956
resist "VSS.n2531" "VSS.n229" 0.108956
resist "VSS.n420" "VSS.n388" 0.109286
resist "VSS.n1862" "VSS.n1814" 0.111111
resist "VSS.n2745" "VSS.n2594" 0.112182
resist "VSS.n2500" "VSS.n263" 0.112182
resist "VSS.n2210" "VSS.n2209" 0.113077
resist "VSS.n681" "VSS.n680" 0.113097
resist "VSS.n789" "VSS.n788" 0.113155
resist "VSS.n2044" "VSS.n2043" 0.114894
resist "7b_counter_0.MDFF_5.mux_magic_3.VSS" "VSS.n520" 0.115052
resist "VSS.n1918" "7b_counter_0.MDFF_7.mux_magic_3.VSS" 0.115052
resist "VSS.n1368" "7b_counter_0.MDFF_4.mux_magic_3.VSS" 0.115052
resist "VSS.n2452" "VSS.n2451" 0.115521
resist "VSS.n2832" "VSS.n2831" 0.115932
resist "7b_counter_0.MDFF_6.mux_magic_3.VSS" "VSS.n521" 0.115979
resist "7b_counter_0.MDFF_1.mux_magic_3.VSS" "VSS.n1371" 0.115979
resist "VSS.n2211" "VSS.n507" 0.121888
resist "7b_counter_0.3_inp_NOR_0.VSS" "VSS.n2031" 0.125581
resist "VSS.n2014" "VSS.n2013" 0.125787
resist "VSS.n132" "VSS.n120" 0.129238
resist "VSS.n1631" "VSS.n1630" 0.131538
resist "divide_by_2_0.inverter_magic_2.VSS" "VSS.n1814" 0.132222
resist "VSS.n193" "VSS.n189" 0.132397
resist "VSS.n1180" "VSS.n1092" 0.132397
resist "VSS.n1220" "7b_counter_0.MDFF_1.VSS" 0.132632
resist "VSS.n1302" "7b_counter_0.MDFF_0.VSS" 0.132632
resist "7b_counter_0.MDFF_6.VSS" "VSS.n2086" 0.132632
resist "VSS.n2438" "7b_counter_0.MDFF_3.VSS" 0.132632
resist "VSS.n1944" "7b_counter_0.MDFF_7.VSS" 0.13359
resist "VSS.n1249" "7b_counter_0.MDFF_4.VSS" 0.13359
resist "VSS.n2089" "7b_counter_0.MDFF_5.VSS" 0.13359
resist "VSS.n1741" "VSS.n1600" 0.135
resist "VSS.n1736" "VSS.n1600" 0.135
resist "VSS.n1736" "VSS.n1735" 0.135
resist "VSS.n1735" "VSS.n1734" 0.135
resist "VSS.n1734" "VSS.n1602" 0.135
resist "VSS.n1728" "VSS.n1602" 0.135
resist "VSS.n1728" "VSS.n1727" 0.135
resist "VSS.n1727" "VSS.n1726" 0.135
resist "VSS.n1726" "VSS.n1604" 0.135
resist "VSS.n1720" "VSS.n1604" 0.135
resist "VSS.n1720" "VSS.n1719" 0.135
resist "VSS.n1719" "VSS.n1718" 0.135
resist "VSS.n1718" "VSS.n1606" 0.135
resist "VSS.n1712" "VSS.n1606" 0.135
resist "VSS.n1712" "VSS.n1711" 0.135
resist "VSS.n1711" "VSS.n1710" 0.135
resist "VSS.n1710" "VSS.n1608" 0.135
resist "VSS.n1704" "VSS.n1608" 0.135
resist "VSS.n1704" "VSS.n1703" 0.135
resist "VSS.n1703" "VSS.n1702" 0.135
resist "VSS.n1702" "VSS.n1610" 0.135
resist "VSS.n1696" "VSS.n1610" 0.135
resist "VSS.n1696" "VSS.n1695" 0.135
resist "VSS.n1695" "VSS.n1694" 0.135
resist "VSS.n1694" "VSS.n1612" 0.135
resist "VSS.n1688" "VSS.n1612" 0.135
resist "VSS.n1688" "VSS.n1687" 0.135
resist "VSS.n1687" "VSS.n1686" 0.135
resist "VSS.n1686" "VSS.n1614" 0.135
resist "VSS.n1680" "VSS.n1614" 0.135
resist "VSS.n1680" "VSS.n1679" 0.135
resist "VSS.n1679" "VSS.n1678" 0.135
resist "VSS.n1678" "VSS.n1616" 0.135
resist "VSS.n1672" "VSS.n1616" 0.135
resist "VSS.n1672" "VSS.n1671" 0.135
resist "VSS.n1671" "VSS.n1670" 0.135
resist "VSS.n1670" "VSS.n1618" 0.135
resist "VSS.n1664" "VSS.n1618" 0.135
resist "VSS.n1664" "VSS.n1663" 0.135
resist "VSS.n1663" "VSS.n1662" 0.135
resist "VSS.n1662" "VSS.n1620" 0.135
resist "VSS.n1656" "VSS.n1620" 0.135
resist "VSS.n1656" "VSS.n1655" 0.135
resist "VSS.n1655" "VSS.n1654" 0.135
resist "VSS.n1654" "VSS.n1622" 0.135
resist "VSS.n1648" "VSS.n1622" 0.135
resist "VSS.n1648" "VSS.n1647" 0.135
resist "VSS.n1647" "VSS.n1646" 0.135
resist "VSS.n1646" "VSS.n1624" 0.135
resist "VSS.n1640" "VSS.n1624" 0.135
resist "VSS.n1640" "VSS.n1639" 0.135
resist "VSS.n1639" "VSS.n1638" 0.135
resist "VSS.n1638" "VSS.n1626" 0.135
resist "VSS.n1632" "VSS.n1626" 0.135
resist "VSS.n1632" "VSS.n1631" 0.135
resist "VSS.n2015" "VSS.n2014" 0.135
resist "VSS.n2015" "VSS.n571" 0.135
resist "VSS.n2021" "VSS.n571" 0.135
resist "VSS.n2022" "VSS.n2021" 0.135
resist "VSS.n2023" "VSS.n2022" 0.135
resist "VSS.n2023" "VSS.n570" 0.135
resist "VSS.n1504" "VSS.n570" 0.135
resist "VSS.n1504" "VSS.n1502" 0.135
resist "VSS.n1510" "VSS.n1502" 0.135
resist "VSS.n1511" "VSS.n1510" 0.135
resist "VSS.n1512" "VSS.n1511" 0.135
resist "VSS.n1512" "VSS.n1498" 0.135
resist "VSS.n1518" "VSS.n1498" 0.135
resist "VSS.n1519" "VSS.n1518" 0.135
resist "VSS.n1520" "VSS.n1519" 0.135
resist "VSS.n1520" "VSS.n1494" 0.135
resist "VSS.n1526" "VSS.n1494" 0.135
resist "VSS.n1527" "VSS.n1526" 0.135
resist "VSS.n1528" "VSS.n1527" 0.135
resist "VSS.n1528" "VSS.n1490" 0.135
resist "VSS.n1534" "VSS.n1490" 0.135
resist "VSS.n1535" "VSS.n1534" 0.135
resist "VSS.n1536" "VSS.n1535" 0.135
resist "VSS.n1536" "VSS.n1486" 0.135
resist "VSS.n1542" "VSS.n1486" 0.135
resist "VSS.n1543" "VSS.n1542" 0.135
resist "VSS.n1544" "VSS.n1543" 0.135
resist "VSS.n1544" "VSS.n1482" 0.135
resist "VSS.n1550" "VSS.n1482" 0.135
resist "VSS.n1551" "VSS.n1550" 0.135
resist "VSS.n1552" "VSS.n1551" 0.135
resist "VSS.n1552" "VSS.n1478" 0.135
resist "VSS.n1558" "VSS.n1478" 0.135
resist "VSS.n1559" "VSS.n1558" 0.135
resist "VSS.n1560" "VSS.n1559" 0.135
resist "VSS.n1560" "VSS.n1474" 0.135
resist "VSS.n1566" "VSS.n1474" 0.135
resist "VSS.n1567" "VSS.n1566" 0.135
resist "VSS.n1568" "VSS.n1567" 0.135
resist "VSS.n1568" "VSS.n1470" 0.135
resist "VSS.n1574" "VSS.n1470" 0.135
resist "VSS.n1575" "VSS.n1574" 0.135
resist "VSS.n1576" "VSS.n1575" 0.135
resist "VSS.n1576" "VSS.n1466" 0.135
resist "VSS.n1582" "VSS.n1466" 0.135
resist "VSS.n1583" "VSS.n1582" 0.135
resist "VSS.n1584" "VSS.n1583" 0.135
resist "VSS.n1584" "VSS.n1462" 0.135
resist "VSS.n1590" "VSS.n1462" 0.135
resist "VSS.n1591" "VSS.n1590" 0.135
resist "VSS.n1592" "VSS.n1591" 0.135
resist "VSS.n1592" "VSS.n1458" 0.135
resist "VSS.n930" "VSS.n929" 0.135
resist "VSS.n930" "VSS.n655" 0.135
resist "VSS.n936" "VSS.n655" 0.135
resist "VSS.n937" "VSS.n936" 0.135
resist "VSS.n938" "VSS.n937" 0.135
resist "VSS.n938" "VSS.n651" 0.135
resist "VSS.n944" "VSS.n651" 0.135
resist "VSS.n945" "VSS.n944" 0.135
resist "VSS.n946" "VSS.n945" 0.135
resist "VSS.n946" "VSS.n647" 0.135
resist "VSS.n952" "VSS.n647" 0.135
resist "VSS.n953" "VSS.n952" 0.135
resist "VSS.n954" "VSS.n953" 0.135
resist "VSS.n954" "VSS.n643" 0.135
resist "VSS.n960" "VSS.n643" 0.135
resist "VSS.n961" "VSS.n960" 0.135
resist "VSS.n962" "VSS.n961" 0.135
resist "VSS.n962" "VSS.n639" 0.135
resist "VSS.n968" "VSS.n639" 0.135
resist "VSS.n969" "VSS.n968" 0.135
resist "VSS.n970" "VSS.n969" 0.135
resist "VSS.n970" "VSS.n635" 0.135
resist "VSS.n976" "VSS.n635" 0.135
resist "VSS.n977" "VSS.n976" 0.135
resist "VSS.n978" "VSS.n977" 0.135
resist "VSS.n978" "VSS.n634" 0.135
resist "VSS.n634" "VSS.n633" 0.135
resist "VSS.n633" "VSS.n613" 0.135
resist "VSS.n627" "VSS.n613" 0.135
resist "VSS.n627" "VSS.n626" 0.135
resist "VSS.n626" "VSS.n625" 0.135
resist "VSS.n625" "VSS.n615" 0.135
resist "VSS.n619" "VSS.n615" 0.135
resist "VSS.n619" "VSS.n618" 0.135
resist "VSS.n618" "VSS.n608" 0.135
resist "VSS.n984" "VSS.n608" 0.135
resist "VSS.n985" "VSS.n984" 0.135
resist "VSS.n986" "VSS.n985" 0.135
resist "VSS.n986" "VSS.n604" 0.135
resist "VSS.n992" "VSS.n604" 0.135
resist "VSS.n993" "VSS.n992" 0.135
resist "VSS.n994" "VSS.n993" 0.135
resist "VSS.n994" "VSS.n603" 0.135
resist "VSS.n603" "VSS.n600" 0.135
resist "VSS.n600" "VSS.n598" 0.135
resist "VSS.n1003" "VSS.n598" 0.135
resist "VSS.n1004" "VSS.n1003" 0.135
resist "VSS.n1005" "VSS.n1004" 0.135
resist "VSS.n1005" "VSS.n596" 0.135
resist "VSS.n1011" "VSS.n596" 0.135
resist "VSS.n1012" "VSS.n1011" 0.135
resist "VSS.n1013" "VSS.n1012" 0.135
resist "VSS.n1013" "VSS.n587" 0.135
resist "VSS.n1018" "VSS.n587" 0.135
resist "VSS.n789" "VSS.n749" 0.135
resist "VSS.n795" "VSS.n749" 0.135
resist "VSS.n796" "VSS.n795" 0.135
resist "VSS.n797" "VSS.n796" 0.135
resist "VSS.n797" "VSS.n745" 0.135
resist "VSS.n803" "VSS.n745" 0.135
resist "VSS.n804" "VSS.n803" 0.135
resist "VSS.n805" "VSS.n804" 0.135
resist "VSS.n805" "VSS.n741" 0.135
resist "VSS.n811" "VSS.n741" 0.135
resist "VSS.n812" "VSS.n811" 0.135
resist "VSS.n813" "VSS.n812" 0.135
resist "VSS.n813" "VSS.n737" 0.135
resist "VSS.n819" "VSS.n737" 0.135
resist "VSS.n820" "VSS.n819" 0.135
resist "VSS.n821" "VSS.n820" 0.135
resist "VSS.n821" "VSS.n733" 0.135
resist "VSS.n827" "VSS.n733" 0.135
resist "VSS.n828" "VSS.n827" 0.135
resist "VSS.n829" "VSS.n828" 0.135
resist "VSS.n829" "VSS.n729" 0.135
resist "VSS.n835" "VSS.n729" 0.135
resist "VSS.n836" "VSS.n835" 0.135
resist "VSS.n837" "VSS.n836" 0.135
resist "VSS.n837" "VSS.n725" 0.135
resist "VSS.n843" "VSS.n725" 0.135
resist "VSS.n844" "VSS.n843" 0.135
resist "VSS.n845" "VSS.n844" 0.135
resist "VSS.n845" "VSS.n721" 0.135
resist "VSS.n851" "VSS.n721" 0.135
resist "VSS.n852" "VSS.n851" 0.135
resist "VSS.n853" "VSS.n852" 0.135
resist "VSS.n853" "VSS.n717" 0.135
resist "VSS.n859" "VSS.n717" 0.135
resist "VSS.n860" "VSS.n859" 0.135
resist "VSS.n861" "VSS.n860" 0.135
resist "VSS.n861" "VSS.n713" 0.135
resist "VSS.n867" "VSS.n713" 0.135
resist "VSS.n868" "VSS.n867" 0.135
resist "VSS.n869" "VSS.n868" 0.135
resist "VSS.n869" "VSS.n709" 0.135
resist "VSS.n875" "VSS.n709" 0.135
resist "VSS.n876" "VSS.n875" 0.135
resist "VSS.n877" "VSS.n876" 0.135
resist "VSS.n877" "VSS.n705" 0.135
resist "VSS.n883" "VSS.n705" 0.135
resist "VSS.n884" "VSS.n883" 0.135
resist "VSS.n885" "VSS.n884" 0.135
resist "VSS.n885" "VSS.n701" 0.135
resist "VSS.n891" "VSS.n701" 0.135
resist "VSS.n892" "VSS.n891" 0.135
resist "VSS.n893" "VSS.n892" 0.135
resist "VSS.n893" "VSS.n697" 0.135
resist "VSS.n899" "VSS.n697" 0.135
resist "VSS.n900" "VSS.n899" 0.135
resist "VSS.n901" "VSS.n900" 0.135
resist "VSS.n901" "VSS.n693" 0.135
resist "VSS.n907" "VSS.n693" 0.135
resist "VSS.n908" "VSS.n907" 0.135
resist "VSS.n909" "VSS.n908" 0.135
resist "VSS.n909" "VSS.n689" 0.135
resist "VSS.n2373" "VSS.n2369" 0.135
resist "VSS.n2369" "VSS.n2368" 0.135
resist "VSS.n2368" "VSS.n426" 0.135
resist "VSS.n2362" "VSS.n426" 0.135
resist "VSS.n2362" "VSS.n2361" 0.135
resist "VSS.n2361" "VSS.n2360" 0.135
resist "VSS.n2360" "VSS.n430" 0.135
resist "VSS.n2354" "VSS.n430" 0.135
resist "VSS.n2354" "VSS.n2353" 0.135
resist "VSS.n2353" "VSS.n2352" 0.135
resist "VSS.n2352" "VSS.n434" 0.135
resist "VSS.n2346" "VSS.n434" 0.135
resist "VSS.n2346" "VSS.n2345" 0.135
resist "VSS.n2345" "VSS.n2344" 0.135
resist "VSS.n2344" "VSS.n438" 0.135
resist "VSS.n2338" "VSS.n438" 0.135
resist "VSS.n2338" "VSS.n2337" 0.135
resist "VSS.n2337" "VSS.n2336" 0.135
resist "VSS.n2336" "VSS.n442" 0.135
resist "VSS.n2330" "VSS.n442" 0.135
resist "VSS.n2330" "VSS.n2329" 0.135
resist "VSS.n2329" "VSS.n2328" 0.135
resist "VSS.n2328" "VSS.n446" 0.135
resist "VSS.n2322" "VSS.n446" 0.135
resist "VSS.n2322" "VSS.n2321" 0.135
resist "VSS.n2321" "VSS.n2320" 0.135
resist "VSS.n2320" "VSS.n450" 0.135
resist "VSS.n2314" "VSS.n450" 0.135
resist "VSS.n2314" "VSS.n2313" 0.135
resist "VSS.n2313" "VSS.n2312" 0.135
resist "VSS.n2312" "VSS.n454" 0.135
resist "VSS.n2306" "VSS.n454" 0.135
resist "VSS.n2306" "VSS.n2305" 0.135
resist "VSS.n2305" "VSS.n2304" 0.135
resist "VSS.n2304" "VSS.n458" 0.135
resist "VSS.n2298" "VSS.n458" 0.135
resist "VSS.n2298" "VSS.n2297" 0.135
resist "VSS.n2297" "VSS.n2296" 0.135
resist "VSS.n2296" "VSS.n462" 0.135
resist "VSS.n2290" "VSS.n462" 0.135
resist "VSS.n2290" "VSS.n2289" 0.135
resist "VSS.n2289" "VSS.n2288" 0.135
resist "VSS.n2288" "VSS.n466" 0.135
resist "VSS.n2282" "VSS.n466" 0.135
resist "VSS.n2282" "VSS.n2281" 0.135
resist "VSS.n2281" "VSS.n2280" 0.135
resist "VSS.n2280" "VSS.n470" 0.135
resist "VSS.n2274" "VSS.n470" 0.135
resist "VSS.n2274" "VSS.n2273" 0.135
resist "VSS.n2273" "VSS.n2272" 0.135
resist "VSS.n2272" "VSS.n474" 0.135
resist "VSS.n2266" "VSS.n474" 0.135
resist "VSS.n2266" "VSS.n2265" 0.135
resist "VSS.n2265" "VSS.n2264" 0.135
resist "VSS.n2264" "VSS.n478" 0.135
resist "VSS.n2258" "VSS.n478" 0.135
resist "VSS.n2258" "VSS.n2257" 0.135
resist "VSS.n2257" "VSS.n2256" 0.135
resist "VSS.n2256" "VSS.n482" 0.135
resist "VSS.n2250" "VSS.n482" 0.135
resist "VSS.n2250" "VSS.n2249" 0.135
resist "VSS.n2249" "VSS.n2248" 0.135
resist "VSS.n2248" "VSS.n486" 0.135
resist "VSS.n2242" "VSS.n486" 0.135
resist "VSS.n2242" "VSS.n2241" 0.135
resist "VSS.n2241" "VSS.n2240" 0.135
resist "VSS.n2240" "VSS.n490" 0.135
resist "VSS.n2234" "VSS.n490" 0.135
resist "VSS.n2234" "VSS.n2233" 0.135
resist "VSS.n2233" "VSS.n2232" 0.135
resist "VSS.n2232" "VSS.n494" 0.135
resist "VSS.n2226" "VSS.n494" 0.135
resist "VSS.n2226" "VSS.n2225" 0.135
resist "VSS.n2225" "VSS.n2224" 0.135
resist "VSS.n2224" "VSS.n498" 0.135
resist "VSS.n2218" "VSS.n498" 0.135
resist "VSS.n2218" "VSS.n2217" 0.135
resist "VSS.n2431" "VSS.n2430" 0.135
resist "VSS.n2430" "VSS.n2429" 0.135
resist "VSS.n2429" "VSS.n395" 0.135
resist "VSS.n2423" "VSS.n395" 0.135
resist "VSS.n2423" "VSS.n2422" 0.135
resist "VSS.n2422" "VSS.n2421" 0.135
resist "VSS.n2421" "VSS.n399" 0.135
resist "VSS.n2415" "VSS.n399" 0.135
resist "VSS.n2415" "VSS.n2414" 0.135
resist "VSS.n2414" "VSS.n2413" 0.135
resist "VSS.n2413" "VSS.n403" 0.135
resist "VSS.n2407" "VSS.n403" 0.135
resist "VSS.n2407" "VSS.n2406" 0.135
resist "VSS.n2406" "VSS.n2405" 0.135
resist "VSS.n2046" "VSS.n2045" 0.137308
resist "VSS.n2580" "VSS.n2575" 0.138184
resist "VSS.n2537" "VSS.n2534" 0.138184
resist "VSS.n2574" "VSS.n2573" 0.140203
resist "VSS.n2029" "7b_counter_0.NAND_magic_0.VSS" 0.143846
resist "VSS.n1334" "VSS.n1276" 0.146538
resist "VSS.n1055" "7b_counter_0.buffer_magic_1.VSS" 0.146667
resist "VSS.n1059" "7b_counter_0.buffer_magic_2.VSS" 0.146667
resist "7b_counter_0.buffer_magic_0.VSS" "VSS.n1044" 0.146667
resist "VSS.n1151" "VSS.n1150" 0.148889
resist "VSS.n2210" "VSS.n508" 0.15
resist "VSS.n2561" "VSS.n220" 0.151247
resist "VSS.n1371" "VSS.n1370" 0.152165
resist "VSS.n2054" "VSS.n535" 0.154286
resist "VSS.n1204" "VSS.n1189" 0.154286
resist "VSS.n1411" "VSS.n1080" 0.154286
resist "VSS.n1352" "VSS.n1270" 0.154286
resist "VSS.n1289" "VSS.n1288" 0.154286
resist "VSS.n2201" "VSS.n2200" 0.154286
resist "VSS.n2154" "VSS.n2153" 0.154286
resist "VSS.n1881" "VSS.n1431" 0.154775
resist "VSS.n1961" "VSS.n1042" 0.154775
resist "VSS.n134" "VSS.n118" 0.154775
resist "VSS.n1113" "VSS.n1112" 0.154775
resist "VSS.n2862" "VSS.n2854" 0.154775
resist "VSS.n1855" "VSS.n1815" 0.154775
resist "VSS.n552" "VSS.n551" 0.156
resist "VSS.n1203" "VSS.n1202" 0.156
resist "VSS.n1410" "VSS.n1408" 0.156
resist "VSS.n1291" "VSS.n1290" 0.156
resist "VSS.n1351" "VSS.n1349" 0.156
resist "VSS.n2156" "VSS.n2155" 0.156
resist "VSS.n2203" "VSS.n2202" 0.156
resist "VSS.n218" "VSS.n100" 0.165
resist "VSS.n2651" "VSS.n2632" 0.165
resist "VSS.n2691" "VSS.n2686" 0.165
resist "VSS.n77" "VSS.n75" 0.165
resist "VSS.n238" "VSS.n236" 0.165
resist "VSS.n323" "VSS.n304" 0.165
resist "VSS.n363" "VSS.n358" 0.165
resist "VSS.n126" "VSS.n122" 0.165556
resist "VSS.n1158" "VSS.n1157" 0.165924
resist "VSS.n197" "VSS.n196" 0.165924
resist "VSS.n2431" "VSS.n61" 0.167308
resist "VSS.n1369" "VSS.n1368" 0.167938
resist "VSS.n2564" "VSS.n2563" 0.168462
resist "VSS.n2749" "VSS.n2748" 0.168462
resist "VSS.n2644" "VSS.n2621" 0.168462
resist "VSS.n2704" "VSS.n2678" 0.168462
resist "VSS.n2637" "VSS.n2629" 0.168462
resist "VSS.n2696" "VSS.n2695" 0.168462
resist "VSS.n2757" "VSS.n78" 0.168462
resist "VSS.n2547" "VSS.n225" 0.168462
resist "VSS.n2504" "VSS.n2503" 0.168462
resist "VSS.n2512" "VSS.n239" 0.168462
resist "VSS.n316" "VSS.n293" 0.168462
resist "VSS.n309" "VSS.n301" 0.168462
resist "VSS.n368" "VSS.n367" 0.168462
resist "VSS.n376" "VSS.n350" 0.168462
resist "VSS.n2112" "VSS.n521" 0.169794
resist "VSS.n2032" "7b_counter_0.3_inp_NOR_0.VSS" 0.172342
resist "VSS.n558" "VSS.n557" 0.172841
resist "VSS.n2451" "7b_counter_0.MDFF_3.mux_magic_3.VSS" 0.174534
resist "VSS.n2456" "7b_counter_0.MDFF_0.mux_magic_3.VSS" 0.174534
resist "VSS.n1868" "VSS.n1867" 0.174643
resist "VSS.n176" "VSS.n175" 0.176222
resist "VSS.n204" "VSS.n203" 0.176667
resist "VSS.n2577" "VSS.n92" 0.176667
resist "VSS.n2738" "VSS.n2737" 0.176667
resist "VSS.n2719" "VSS.n2623" 0.176667
resist "VSS.n2603" "VSS.n2601" 0.176667
resist "VSS.n2657" "VSS.n2628" 0.176667
resist "VSS.n2773" "VSS.n2772" 0.176667
resist "VSS.n1159" "VSS.n1099" 0.176667
resist "VSS.n2540" "VSS.n2539" 0.176667
resist "VSS.n2528" "VSS.n2527" 0.176667
resist "VSS.n2477" "VSS.n295" 0.176667
resist "VSS.n2495" "VSS.n265" 0.176667
resist "VSS.n272" "VSS.n270" 0.176667
resist "VSS.n329" "VSS.n300" 0.176667
resist "VSS.n85" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS" 0.177778
resist "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS" "VSS.n2642" 0.177778
resist "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS" "VSS.n2681" 0.177778
resist "VSS.n2690" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS" 0.177778
resist "VSS.n2650" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS" 0.177778
resist "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS" "VSS.n80" 0.177778
resist "VSS.n1171" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS" 0.177778
resist "VSS.n246" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VSS" 0.177778
resist "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VSS" "VSS.n241" 0.177778
resist "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VSS" "VSS.n314" 0.177778
resist "VSS.n362" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VSS" 0.177778
resist "VSS.n322" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VSS" 0.177778
resist "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VSS" "VSS.n353" 0.177778
resist "VSS.n217" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VSS" 0.177778
resist "VSS.n1266" "VSS.n1265" 0.18
resist "VSS.n214" "VSS.n99" 0.18878
resist "VSS.n2633" "VSS.n2631" 0.18878
resist "VSS.n2687" "VSS.n2685" 0.18878
resist "VSS.n2762" "VSS.n2761" 0.18878
resist "VSS.n2517" "VSS.n2516" 0.18878
resist "VSS.n305" "VSS.n303" 0.18878
resist "VSS.n359" "VSS.n357" 0.18878
resist "VSS.n2751" "VSS.n2750" 0.188889
resist "VSS.n2646" "VSS.n2645" 0.188889
resist "VSS.n2702" "VSS.n2701" 0.188889
resist "VSS.n2698" "VSS.n2697" 0.188889
resist "VSS.n2649" "VSS.n2638" 0.188889
resist "VSS.n2756" "VSS.n2754" 0.188889
resist "VSS.n2546" "VSS.n2544" 0.188889
resist "VSS.n2506" "VSS.n2505" 0.188889
resist "VSS.n2511" "VSS.n2509" 0.188889
resist "VSS.n318" "VSS.n317" 0.188889
resist "VSS.n370" "VSS.n369" 0.188889
resist "VSS.n321" "VSS.n310" 0.188889
resist "VSS.n374" "VSS.n373" 0.188889
resist "VSS.n2566" "VSS.n2565" 0.188889
resist "VSS.n2826" "VSS.n2825" 0.195956
resist "VSS.n1810" "VSS.n1434" 0.199286
resist "VSS.n2048" "VSS.n555" 0.199286
resist "VSS.n2174" "VSS.n2173" 0.199286
resist "VSS.n2074" "VSS.n2073" 0.199286
resist "VSS.n2123" "VSS.n513" 0.199286
resist "VSS.n1314" "VSS.n1313" 0.199286
resist "VSS.n1376" "VSS.n1211" 0.199286
resist "VSS.n1193" "VSS.n1187" 0.199286
resist "VSS.n1404" "VSS.n1403" 0.199286
resist "VSS.n1416" "VSS.n1415" 0.199286
resist "VSS.n1929" "VSS.n1417" 0.199286
resist "VSS.n1217" "VSS.n1208" 0.199286
resist "VSS.n1364" "VSS.n1363" 0.199286
resist "VSS.n1259" "VSS.n1245" 0.199286
resist "VSS.n1345" "VSS.n1344" 0.199286
resist "VSS.n1332" "VSS.n1278" 0.199286
resist "VSS.n1308" "VSS.n1298" 0.199286
resist "VSS.n2195" "VSS.n2137" 0.199286
resist "VSS.n2188" "VSS.n2143" 0.199286
resist "VSS.n516" "VSS.n512" 0.199286
resist "VSS.n2078" "VSS.n2077" 0.199286
resist "VSS.n2168" "VSS.n2166" 0.199286
resist "VSS.n194" "VSS.n193" 0.20088
resist "VSS.n1100" "VSS.n1092" 0.20088
resist "VSS.n87" "VSS.n86" 0.209983
resist "VSS.n2641" "VSS.n2618" 0.209983
resist "VSS.n2680" "VSS.n2675" 0.209983
resist "VSS.n1173" "VSS.n223" 0.209983
resist "VSS.n248" "VSS.n247" 0.209983
resist "VSS.n313" "VSS.n290" 0.209983
resist "VSS.n352" "VSS.n347" 0.209983
resist "VSS.n2694" "VSS.n2693" 0.21
resist "VSS.n2760" "VSS.n76" 0.21
resist "VSS.n2515" "VSS.n237" 0.21
resist "VSS.n366" "VSS.n365" 0.21
resist "VSS.n133" "VSS.n119" 0.21157
resist "VSS.n117" "VSS.n115" 0.212222
resist "VSS.n2573" "VSS.n2572" 0.213598
resist "VSS.n2532" "VSS.n2531" 0.213598
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VSS" "VSS.n125" 0.216667
resist "7b_counter_0.MDFF_7.mux_magic_0.VSS" "VSS.n1068" 0.218041
resist "VSS.n1248" "7b_counter_0.MDFF_4.mux_magic_0.VSS" 0.218041
resist "7b_counter_0.MDFF_5.mux_magic_0.VSS" "VSS.n2088" 0.218041
resist "divide_by_2_1.inverter_magic_3.VSS" "VSS.n1875" 0.218705
resist "VSS.n1219" "7b_counter_0.MDFF_1.mux_magic_0.VSS" 0.218969
resist "7b_counter_0.MDFF_0.mux_magic_0.VSS" "VSS.n2454" 0.218969
resist "7b_counter_0.MDFF_6.mux_magic_0.VSS" "VSS.n2087" 0.218969
resist "VSS.n2437" "7b_counter_0.MDFF_3.mux_magic_0.VSS" 0.218969
resist "VSS.n1430" "VSS.n1429" 0.221111
resist "VSS.n1041" "VSS.n1040" 0.221111
resist "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VSS" "VSS.n2900" 0.221111
resist "VSS.n1120" "VSS.n1119" 0.221111
resist "VSS.n2869" "VSS.n2868" 0.221111
resist "VSS.n1848" "VSS.n1847" 0.221111
resist "VSS.n2041" "7b_counter_0.NOR_gate_1.VSS" 0.225
resist "VSS.n220" "VSS.n99" 0.228574
resist "VSS.n2653" "VSS.n2631" 0.228574
resist "VSS.n2693" "VSS.n2685" 0.228574
resist "VSS.n2761" "VSS.n2760" 0.228574
resist "VSS.n2516" "VSS.n2515" 0.228574
resist "VSS.n325" "VSS.n303" 0.228574
resist "VSS.n365" "VSS.n357" 0.228574
resist "VSS.n130" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VSS" 0.23
resist "VSS.n2578" "VSS.n2575" 0.233045
resist "VSS.n2535" "VSS.n2534" 0.233045
resist "mux_magic_0.OR_magic_0.VSS" "VSS.n1807" 0.233077
resist "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VSS" "VSS.n2049" 0.233077
resist "VSS.n2072" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VSS" 0.233077
resist "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VSS" "VSS.n531" 0.233077
resist "VSS.n2171" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VSS" 0.233077
resist "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VSS" "VSS.n2128" 0.233077
resist "VSS.n1311" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VSS" 0.233077
resist "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VSS" "VSS.n1379" 0.233077
resist "VSS.n1192" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VSS" 0.233077
resist "VSS.n1210" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VSS" 0.233077
resist "VSS.n1397" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VSS" 0.233077
resist "VSS.n1931" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VSS" 0.233077
resist "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VSS" "VSS.n1934" 0.233077
resist "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VSS" "VSS.n1264" 0.233077
resist "VSS.n1357" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VSS" 0.233077
resist "VSS.n1338" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VSS" 0.233077
resist "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VSS" "VSS.n1333" 0.233077
resist "VSS.n1307" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VSS" 0.233077
resist "VSS.n2125" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VSS" 0.233077
resist "VSS.n2194" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VSS" 0.233077
resist "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VSS" "VSS.n2189" 0.233077
resist "VSS.n2165" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VSS" 0.233077
resist "VSS.n1944" "VSS.n1943" 0.234043
resist "VSS.n1303" "VSS.n1302" 0.235
resist "VSS.n2439" "VSS.n2438" 0.235
resist "VSS.n1253" "VSS.n1249" 0.235543
resist "VSS.n2098" "VSS.n2089" 0.235543
resist "VSS.n1830" "VSS.n20" 0.235556
resist "VSS.n1834" "VSS.n1833" 0.235556
resist "VSS.n1842" "VSS.n1819" 0.235556
resist "VSS.n1824" "VSS.n1818" 0.235556
resist "VSS.n1838" "VSS.n1826" 0.235556
resist "VSS.n1876" "VSS.n1433" 0.235556
resist "VSS.n1880" "VSS.n1879" 0.235556
resist "VSS.n1892" "VSS.n1891" 0.235556
resist "VSS.n1885" "VSS.n1431" 0.235556
resist "VSS.n1956" "VSS.n1955" 0.235556
resist "VSS.n1960" "VSS.n1959" 0.235556
resist "VSS.n1972" "VSS.n1971" 0.235556
resist "VSS.n1965" "VSS.n1042" 0.235556
resist "VSS.n1991" "VSS.n1028" 0.235556
resist "VSS.n1987" "VSS.n1035" 0.235556
resist "VSS.n1975" "VSS.n1037" 0.235556
resist "VSS.n1978" "VSS.n1038" 0.235556
resist "VSS.n1982" "VSS.n1980" 0.235556
resist "VSS.n178" "VSS.n177" 0.235556
resist "VSS.n182" "VSS.n181" 0.235556
resist "VSS.n149" "VSS.n112" 0.235556
resist "VSS.n152" "VSS.n113" 0.235556
resist "VSS.n156" "VSS.n154" 0.235556
resist "VSS.n145" "VSS.n144" 0.235556
resist "VSS.n138" "VSS.n118" 0.235556
resist "VSS.n129" "VSS.n123" 0.235556
resist "VSS.n173" "VSS.n172" 0.235556
resist "VSS.n1908" "VSS.n1907" 0.235556
resist "VSS.n1895" "VSS.n1426" 0.235556
resist "VSS.n1898" "VSS.n1427" 0.235556
resist "VSS.n1902" "VSS.n1900" 0.235556
resist "VSS.n1153" "VSS.n1152" 0.235556
resist "VSS.n1143" "VSS.n1142" 0.235556
resist "VSS.n1133" "VSS.n1132" 0.235556
resist "VSS.n1123" "VSS.n1122" 0.235556
resist "VSS.n1138" "VSS.n1105" 0.235556
resist "VSS.n2901" "VSS.n7" 0.235556
resist "VSS.n1111" "VSS.n1110" 0.235556
resist "VSS.n1127" "VSS.n1126" 0.235556
resist "VSS.n1115" "VSS.n1113" 0.235556
resist "VSS.n2897" "VSS.n2896" 0.235556
resist "VSS.n2892" "VSS.n2891" 0.235556
resist "VSS.n2882" "VSS.n2881" 0.235556
resist "VSS.n2872" "VSS.n2871" 0.235556
resist "VSS.n2887" "VSS.n2850" 0.235556
resist "VSS.n2876" "VSS.n2875" 0.235556
resist "VSS.n2864" "VSS.n2862" 0.235556
resist "VSS.n2860" "VSS.n2859" 0.235556
resist "VSS.n2857" "VSS.n2856" 0.235556
resist "VSS.n1857" "VSS.n1856" 0.235556
resist "VSS.n1861" "VSS.n1860" 0.235556
resist "VSS.n1846" "VSS.n1845" 0.235556
resist "VSS.n1849" "VSS.n1815" 0.235556
resist "VSS.n2533" "VSS.n2532" 0.235764
resist "VSS.n1224" "VSS.n1220" 0.2365
resist "VSS.n2086" "VSS.n2085" 0.2365
resist "VSS.n2572" "VSS.n2571" 0.238249
resist "VSS.n2531" "VSS.n2530" 0.238249
resist "divide_by_2_0.inverter_magic_5.VSS" "VSS.n1828" 0.243333
resist "divide_by_2_0.tg_magic_3.inverter_magic_0.VSS" "VSS.n1827" 0.243333
resist "VSS.n1843" "divide_by_2_0.inverter_magic_6.VSS" 0.243333
resist "VSS.n1825" "divide_by_2_0.inverter_magic_4.VSS" 0.243333
resist "divide_by_2_0.tg_magic_0.inverter_magic_0.VSS" "VSS.n1837" 0.243333
resist "VSS.n1432" "divide_by_2_1.inverter_magic_2.VSS" 0.243333
resist "VSS.n1429" "divide_by_2_1.tg_magic_1.inverter_magic_0.VSS" 0.243333
resist "VSS.n1886" "divide_by_2_1.tg_magic_2.inverter_magic_0.VSS" 0.243333
resist "VSS.n1954" "7b_counter_0.DFF_magic_0.inverter_magic_2.VSS" 0.243333
resist "VSS.n1040" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" 0.243333
resist "VSS.n1966" "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" 0.243333
resist "7b_counter_0.DFF_magic_0.inverter_magic_5.VSS" "VSS.n1990" 0.243333
resist "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" "VSS.n1986" 0.243333
resist "7b_counter_0.DFF_magic_0.inverter_magic_6.VSS" "VSS.n1974" 0.243333
resist "VSS.n1979" "7b_counter_0.DFF_magic_0.inverter_magic_4.VSS" 0.243333
resist "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" "VSS.n1981" 0.243333
resist "7b_counter_0.inverter_magic_0.VSS" "VSS.n1032" 0.243333
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VSS" "VSS.n161" 0.243333
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" "VSS.n160" 0.243333
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VSS" "VSS.n148" 0.243333
resist "VSS.n153" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VSS" 0.243333
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" "VSS.n155" 0.243333
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" "VSS.n116" 0.243333
resist "VSS.n139" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" 0.243333
resist "p3_gen_magic_0.inverter_magic_0.VSS" "VSS.n170" 0.243333
resist "divide_by_2_1.tg_magic_3.inverter_magic_0.VSS" "VSS.n1906" 0.243333
resist "divide_by_2_1.inverter_magic_6.VSS" "VSS.n1894" 0.243333
resist "VSS.n1899" "divide_by_2_1.inverter_magic_4.VSS" 0.243333
resist "divide_by_2_1.tg_magic_0.inverter_magic_0.VSS" "VSS.n1901" 0.243333
resist "VSS.n1915" "divide_by_2_1.inverter_magic_5.VSS" 0.243333
resist "VSS.n1144" "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VSS" 0.243333
resist "VSS.n1134" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" 0.243333
resist "VSS.n1124" "p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VSS" 0.243333
resist "p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VSS" "VSS.n1121" 0.243333
resist "VSS.n1139" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" 0.243333
resist "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VSS" "VSS.n1109" 0.243333
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" "VSS.n1120" 0.243333
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" "VSS.n1114" 0.243333
resist "VSS.n2893" "DFF_magic_0.inverter_magic_5.VSS" 0.243333
resist "VSS.n2883" "DFF_magic_0.tg_magic_3.inverter_magic_0.VSS" 0.243333
resist "VSS.n2873" "DFF_magic_0.inverter_magic_6.VSS" 0.243333
resist "DFF_magic_0.inverter_magic_4.VSS" "VSS.n2870" 0.243333
resist "VSS.n2888" "DFF_magic_0.tg_magic_0.inverter_magic_0.VSS" 0.243333
resist "DFF_magic_0.tg_magic_1.inverter_magic_0.VSS" "VSS.n2869" 0.243333
resist "DFF_magic_0.tg_magic_2.inverter_magic_0.VSS" "VSS.n2863" 0.243333
resist "DFF_magic_0.inverter_magic_2.VSS" "VSS.n2858" 0.243333
resist "VSS.n1847" "divide_by_2_0.tg_magic_1.inverter_magic_0.VSS" 0.243333
resist "VSS.n1850" "divide_by_2_0.tg_magic_2.inverter_magic_0.VSS" 0.243333
resist "VSS.n2654" "VSS.n2653" 0.248189
resist "VSS.n326" "VSS.n325" 0.248189
resist "VSS.n1844" "VSS.n1843" 0.248889
resist "VSS.n1974" "VSS.n1973" 0.248889
resist "VSS.n148" "VSS.n147" 0.248889
resist "VSS.n1894" "VSS.n1893" 0.248889
resist "VSS.n1125" "VSS.n1124" 0.248889
resist "VSS.n2874" "VSS.n2873" 0.248889
resist "VSS.n219" "VSS.n98" 0.250385
resist "VSS.n83" "VSS.n82" 0.250385
resist "VSS.n2620" "VSS.n2619" 0.250385
resist "VSS.n2677" "VSS.n2676" 0.250385
resist "VSS.n2652" "VSS.n2630" 0.250385
resist "VSS.n2692" "VSS.n2684" 0.250385
resist "VSS.n2759" "VSS.n2758" 0.250385
resist "VSS.n2549" "VSS.n2548" 0.250385
resist "VSS.n244" "VSS.n243" 0.250385
resist "VSS.n2514" "VSS.n2513" 0.250385
resist "VSS.n292" "VSS.n291" 0.250385
resist "VSS.n324" "VSS.n302" 0.250385
resist "VSS.n364" "VSS.n356" 0.250385
resist "VSS.n349" "VSS.n348" 0.250385
resist "VSS.n2063" "VSS.n2062" 0.250699
resist "VSS.n2706" "VSS.n2705" 0.25258
resist "VSS.n378" "VSS.n377" 0.25258
resist "7b_counter_0.VSS" "VSS.n1049" 0.255556
resist "VSS.n2655" "VSS.n2654" 0.26122
resist "VSS.n327" "VSS.n326" 0.26122
resist "VSS.n2193" "VSS.n2139" 0.261923
resist "VSS.n1867" "VSS.n1813" 0.2625
resist "VSS.n1808" "VSS.n1805" 0.263077
resist "VSS.n2050" "VSS.n2046" 0.263077
resist "VSS.n2071" "VSS.n533" 0.263077
resist "VSS.n2183" "VSS.n2182" 0.263077
resist "VSS.n1327" "VSS.n1326" 0.263077
resist "VSS.n1383" "VSS.n1382" 0.263077
resist "VSS.n1396" "VSS.n1085" 0.263077
resist "VSS.n1075" "VSS.n1074" 0.263077
resist "VSS.n1356" "VSS.n1262" 0.263077
resist "VSS.n1337" "VSS.n1275" 0.263077
resist "VSS.n2190" "VSS.n2141" 0.263077
resist "VSS.n1866" "VSS.n1865" 0.264811
resist "VSS.n2744" "VSS.n2743" 0.26496
resist "VSS.n2499" "VSS.n2498" 0.26496
resist "7b_counter_0.MDFF_6.mux_magic_2.VSS" "VSS.n2066" 0.270928
resist "7b_counter_0.MDFF_1.mux_magic_2.VSS" "VSS.n1384" 0.270928
resist "7b_counter_0.MDFF_7.mux_magic_2.VSS" "VSS.n1077" 0.270928
resist "7b_counter_0.MDFF_4.mux_magic_2.VSS" "VSS.n1267" 0.270928
resist "7b_counter_0.MDFF_0.mux_magic_2.VSS" "VSS.n1328" 0.270928
resist "VSS.n2208" "7b_counter_0.MDFF_5.mux_magic_2.VSS" 0.270928
resist "7b_counter_0.MDFF_3.mux_magic_2.VSS" "VSS.n2184" 0.270928
resist "VSS.n2433" "VSS.n2432" 0.275903
resist "VSS.n205" "VSS.n204" 0.27864
resist "VSS.n2581" "VSS.n92" 0.27864
resist "VSS.n2739" "VSS.n2738" 0.27864
resist "VSS.n2670" "VSS.n2623" 0.27864
resist "VSS.n1162" "VSS.n1099" 0.27864
resist "VSS.n2539" "VSS.n2538" 0.27864
resist "VSS.n342" "VSS.n295" 0.27864
resist "VSS.n285" "VSS.n265" 0.27864
resist "VSS.n2604" "VSS.n2602" 0.278741
resist "VSS.n273" "VSS.n271" 0.278741
resist "VSS.n224" "VSS.n222" 0.279118
resist "VSS.n2607" "VSS.n2601" 0.27936
resist "VSS.n2661" "VSS.n2628" 0.27936
resist "VSS.n2772" "VSS.n2771" 0.27936
resist "VSS.n2527" "VSS.n2526" 0.27936
resist "VSS.n276" "VSS.n270" 0.27936
resist "VSS.n333" "VSS.n300" 0.27936
resist "VSS.n1874" "VSS.n1435" 0.283671
resist "VSS.n132" "VSS.n131" 0.285556
resist "VSS.n1844" "VSS.n1818" 0.292641
resist "VSS.n1973" "VSS.n1038" 0.292641
resist "VSS.n147" "VSS.n113" 0.292641
resist "VSS.n1893" "VSS.n1427" 0.292641
resist "VSS.n1125" "VSS.n1123" 0.292641
resist "VSS.n2874" "VSS.n2872" 0.292641
resist "VSS.n2658" "VSS.n2656" 0.300714
resist "VSS.n330" "VSS.n328" 0.300714
resist "VSS.n1933" "VSS.n1416" 0.302934
resist "VSS.n1932" "VSS.n1929" 0.302934
resist "VSS.n1378" "VSS.n1208" 0.302934
resist "VSS.n1260" "VSS.n1259" 0.302934
resist "VSS.n2127" "VSS.n512" 0.302934
resist "VSS.n2169" "VSS.n2168" 0.302934
resist "VSS.n2174" "VSS.n2172" 0.302934
resist "VSS.n2075" "VSS.n2074" 0.302934
resist "VSS.n2126" "VSS.n2123" 0.302934
resist "VSS.n1314" "VSS.n1312" 0.302934
resist "VSS.n1377" "VSS.n1376" 0.302934
resist "VSS.n1363" "VSS.n1358" 0.302934
resist "VSS.n1309" "VSS.n1308" 0.302934
resist "VSS.n2078" "VSS.n2076" 0.302934
resist "VSS.n1174" "VSS.n222" 0.303462
resist "VSS.n2722" "VSS.n2721" 0.303966
resist "VSS.n2480" "VSS.n2479" 0.303966
resist "VSS.n195" "VSS.n106" 0.30816
resist "VSS.n2580" "VSS.n2579" 0.30816
resist "VSS.n2741" "VSS.n2740" 0.30816
resist "VSS.n2720" "VSS.n2622" 0.30816
resist "VSS.n2606" "VSS.n2605" 0.30816
resist "VSS.n2660" "VSS.n2659" 0.30816
resist "VSS.n2570" "VSS.n68" 0.30816
resist "VSS.n1161" "VSS.n1160" 0.30816
resist "VSS.n2537" "VSS.n2536" 0.30816
resist "VSS.n2529" "VSS.n229" 0.30816
resist "VSS.n2478" "VSS.n294" 0.30816
resist "VSS.n2496" "VSS.n264" 0.30816
resist "VSS.n275" "VSS.n274" 0.30816
resist "VSS.n332" "VSS.n331" 0.30816
resist "VSS.n2076" "VSS.n2075" 0.319787
resist "VSS.n2127" "VSS.n2126" 0.319787
resist "VSS.n1378" "VSS.n1377" 0.319787
resist "VSS.n1933" "VSS.n1932" 0.319787
resist "VSS.n1358" "VSS.n1260" 0.319787
resist "VSS.n1312" "VSS.n1309" 0.319787
resist "VSS.n2172" "VSS.n2169" 0.319787
resist "VSS.n1916" "VSS.n1915" 0.32683
resist "VSS.n1882" "VSS.n1881" 0.327778
resist "VSS.n1962" "VSS.n1961" 0.327778
resist "VSS.n135" "VSS.n134" 0.327778
resist "VSS.n1118" "VSS.n1112" 0.327778
resist "VSS.n2867" "VSS.n2854" 0.327778
resist "VSS.n1855" "VSS.n1854" 0.327778
resist "VSS.n2550" "VSS.n2549" 0.329935
resist "VSS.n2592" "VSS.n2591" 0.33
resist "VSS.n2725" "VSS.n2724" 0.33
resist "VSS.n2707" "VSS.n2706" 0.33
resist "VSS.n261" "VSS.n260" 0.33
resist "VSS.n2483" "VSS.n2482" 0.33
resist "VSS.n379" "VSS.n378" 0.33
resist "VSS.n1907" "divide_by_2_1.VSS" 0.336405
resist "VSS.n1833" "divide_by_2_0.VSS" 0.337778
resist "7b_counter_0.DFF_magic_0.VSS" "VSS.n1035" 0.337778
resist "VSS.n181" "p3_gen_magic_0.neg_DFF_magic_0.VSS" 0.337778
resist "p2_gen_magic_0.DFF_magic_0.VSS" "VSS.n1143" 0.337778
resist "DFF_magic_0.VSS" "VSS.n2892" 0.337778
resist "VSS.n1887" "VSS.n1886" 0.346667
resist "VSS.n1967" "VSS.n1966" 0.346667
resist "VSS.n140" "VSS.n139" 0.346667
resist "VSS.n1114" "VSS.n1108" 0.346667
resist "VSS.n2863" "VSS.n2853" 0.346667
resist "VSS.n1851" "VSS.n1850" 0.346667
resist "VSS.n1827" "VSS.n9" 0.349133
resist "VSS.n2562" "VSS.n98" 0.351923
resist "VSS.n1053" "VSS.n1052" 0.362222
resist "VSS.n2445" "VSS.n388" 0.362255
resist "7b_counter_0.buffer_magic_1.VSS" "VSS.n1053" 0.364444
resist "7b_counter_0.buffer_magic_2.VSS" "VSS.n1048" 0.364444
resist "7b_counter_0.buffer_magic_0.VSS" "VSS.n1062" 0.364444
resist "VSS.n169" "VSS.n168" 0.367456
resist "VSS.n2602" "VSS.n2594" 0.37368
resist "VSS.n271" "VSS.n263" 0.37368
resist "divide_by_2_0.VSS" "VSS.n1828" 0.386667
resist "VSS.n1990" "7b_counter_0.DFF_magic_0.VSS" 0.386667
resist "p3_gen_magic_0.neg_DFF_magic_0.VSS" "VSS.n161" 0.386667
resist "p2_gen_magic_0.DFF_magic_0.VSS" "VSS.n1144" 0.386667
resist "DFF_magic_0.VSS" "VSS.n2893" 0.386667
resist "VSS.n2747" "VSS.n2592" 0.387692
resist "VSS.n2724" "VSS.n2723" 0.387692
resist "VSS.n2502" "VSS.n261" 0.387692
resist "VSS.n2482" "VSS.n2481" 0.387692
resist "VSS.n2826" "VSS.n25" 0.392724
resist "VSS.n1863" "VSS.n1861" 0.397828
resist "VSS.n100" "VSS.n99" 0.400385
resist "VSS.n2632" "VSS.n2631" 0.400385
resist "VSS.n2654" "VSS.n2630" 0.400385
resist "VSS.n2686" "VSS.n2685" 0.400385
resist "VSS.n2761" "VSS.n75" 0.400385
resist "VSS.n2516" "VSS.n236" 0.400385
resist "VSS.n304" "VSS.n303" 0.400385
resist "VSS.n326" "VSS.n302" 0.400385
resist "VSS.n358" "VSS.n357" 0.400385
resist "VSS.n2705" "VSS.n2677" 0.402692
resist "VSS.n2548" "VSS.n224" 0.402692
resist "VSS.n377" "VSS.n349" 0.402692
resist "VSS.n220" "VSS.n219" 0.405
resist "VSS.n2592" "VSS.n83" 0.405
resist "VSS.n2724" "VSS.n2619" 0.405
resist "VSS.n2706" "VSS.n2676" 0.405
resist "VSS.n2653" "VSS.n2652" 0.405
resist "VSS.n2693" "VSS.n2692" 0.405
resist "VSS.n2760" "VSS.n2759" 0.405
resist "VSS.n261" "VSS.n244" 0.405
resist "VSS.n2515" "VSS.n2514" 0.405
resist "VSS.n2482" "VSS.n291" 0.405
resist "VSS.n325" "VSS.n324" 0.405
resist "VSS.n365" "VSS.n364" 0.405
resist "VSS.n378" "VSS.n348" 0.405
resist "VSS.n2061" "7b_counter_0.MDFF_6.tspc2_magic_0.VSS" 0.412
resist "VSS.n166" "VSS.n165" 0.412544
resist "7b_counter_0.VSS" "VSS.n1056" 0.434444
resist "VSS.n2655" "VSS.n2629" 0.440769
resist "VSS.n327" "VSS.n301" 0.440769
resist "VSS.n2694" "VSS.n2684" 0.445385
resist "VSS.n2758" "VSS.n76" 0.445385
resist "VSS.n2513" "VSS.n237" 0.445385
resist "VSS.n366" "VSS.n356" 0.445385
resist "divide_by_2_0.tg_magic_3.VSS" "VSS.n9" 0.44756
resist "VSS.n2110" "VSS.n2109" 0.45
resist "VSS.n2116" "VSS.n2115" 0.45
resist "VSS.n1923" "VSS.n1420" 0.45
resist "VSS.n1235" "VSS.n1234" 0.45
resist "VSS.n1242" "VSS.n1238" 0.45
resist "VSS.n1109" "VSS.n8" 0.454494
resist "divide_by_2_1.tg_magic_2.VSS" "VSS.n1887" 0.456667
resist "7b_counter_0.DFF_magic_0.tg_magic_2.VSS" "VSS.n1967" 0.456667
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VSS" "VSS.n140" 0.456667
resist "VSS.n1108" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.VSS" 0.456667
resist "VSS.n2853" "DFF_magic_0.tg_magic_2.VSS" 0.456667
resist "divide_by_2_0.tg_magic_2.VSS" "VSS.n1851" 0.456667
resist "VSS.n2560" "VSS.n2559" 0.465105
resist "VSS.n162" "VSS.n25" 0.466917
resist "VSS.n1056" "VSS.n1055" 0.48
resist "VSS.n1049" "VSS.n1048" 0.48
resist "VSS.n1060" "VSS.n1059" 0.48
resist "VSS.n1062" "VSS.n1061" 0.48
resist "VSS.n2465" "VSS.n379" 0.482516
resist "VSS.n1433" "VSS.n1432" 0.486716
resist "VSS.n1955" "VSS.n1954" 0.486716
resist "VSS.n124" "VSS.n123" 0.486716
resist "VSS.n2858" "VSS.n2857" 0.486716
resist "VSS.n168" "VSS.n167" 0.498994
resist "VSS.n206" "VSS.n205" 0.50281
resist "VSS.n2582" "VSS.n2581" 0.50281
resist "VSS.n2739" "VSS.n2596" 0.50281
resist "VSS.n2671" "VSS.n2670" 0.50281
resist "VSS.n2608" "VSS.n2607" 0.50281
resist "VSS.n2662" "VSS.n2661" 0.50281
resist "VSS.n2771" "VSS.n2770" 0.50281
resist "VSS.n1163" "VSS.n1162" 0.50281
resist "VSS.n2538" "VSS.n228" 0.50281
resist "VSS.n2526" "VSS.n2525" 0.50281
resist "VSS.n343" "VSS.n342" 0.50281
resist "VSS.n286" "VSS.n285" 0.50281
resist "VSS.n277" "VSS.n276" 0.50281
resist "VSS.n334" "VSS.n333" 0.50281
resist "VSS.n215" "VSS.n214" 0.50351
resist "VSS.n2634" "VSS.n2633" 0.50351
resist "VSS.n2688" "VSS.n2687" 0.50351
resist "VSS.n2762" "VSS.n74" 0.50351
resist "VSS.n2517" "VSS.n235" 0.50351
resist "VSS.n306" "VSS.n305" 0.50351
resist "VSS.n360" "VSS.n359" 0.50351
resist "VSS.n2459" "VSS.n380" 0.527143
resist "VSS.n2444" "VSS.n2442" 0.533741
resist "VSS.n2446" "VSS.n387" 0.550899
resist "VSS.n1206" "VSS.n1205" 0.553905
resist "VSS.n167" "VSS.n166" 0.560769
resist "VSS.n1996" "VSS.n1995" 0.567521
resist "VSS.n2569" "VSS.n96" 0.567521
resist "VSS.n1179" "VSS.n1178" 0.567521
resist "VSS.n2076" "VSS.n531" 0.571489
resist "VSS.n2172" "VSS.n2171" 0.571489
resist "VSS.n1312" "VSS.n1311" 0.571489
resist "VSS.n1379" "VSS.n1378" 0.571489
resist "VSS.n1377" "VSS.n1210" 0.571695
resist "VSS.n1309" "VSS.n1307" 0.571695
resist "VSS.n2075" "VSS.n2072" 0.572695
resist "VSS.n2169" "VSS.n2165" 0.572695
resist "VSS.n2128" "VSS.n2127" 0.572828
resist "VSS.n1264" "VSS.n1260" 0.572828
resist "VSS.n1934" "VSS.n1933" 0.573036
resist "VSS.n1358" "VSS.n1357" 0.573036
resist "VSS.n2126" "VSS.n2125" 0.573036
resist "VSS.n1932" "VSS.n1931" 0.573828
resist "divide_by_2_1.tg_magic_1.VSS" "VSS.n1430" 0.582222
resist "7b_counter_0.DFF_magic_0.tg_magic_1.VSS" "VSS.n1041" 0.582222
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VSS" "VSS.n117" 0.582222
resist "VSS.n1119" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.VSS" 0.582222
resist "VSS.n2868" "DFF_magic_0.tg_magic_1.VSS" 0.582222
resist "VSS.n1848" "divide_by_2_0.tg_magic_1.VSS" 0.582222
resist "VSS.n2063" "VSS.n536" 0.583846
resist "VSS.n2065" "VSS.n2064" 0.589819
resist "VSS.n2747" "VSS.n2746" 0.596538
resist "VSS.n2502" "VSS.n2501" 0.596538
resist "VSS.n1869" "VSS.n1868" 0.626786
resist "VSS.n2055" "VSS.n2054" 0.626786
resist "VSS.n2108" "VSS.n2107" 0.626786
resist "VSS.n2118" "VSS.n2117" 0.626786
resist "VSS.n1233" "VSS.n1232" 0.626786
resist "VSS.n1390" "VSS.n1189" 0.626786
resist "VSS.n1083" "VSS.n1080" 0.626786
resist "VSS.n1942" "VSS.n1941" 0.626786
resist "VSS.n1925" "VSS.n1924" 0.626786
resist "VSS.n1230" "VSS.n1225" 0.626786
resist "VSS.n1244" "VSS.n1243" 0.626786
resist "VSS.n1255" "VSS.n1254" 0.626786
resist "VSS.n1273" "VSS.n1270" 0.626786
resist "VSS.n1288" "VSS.n1287" 0.626786
resist "VSS.n1323" "VSS.n1304" 0.626786
resist "VSS.n2200" "VSS.n2199" 0.626786
resist "VSS.n2153" "VSS.n2152" 0.626786
resist "VSS.n2097" "VSS.n2096" 0.626786
resist "VSS.n2084" "VSS.n2083" 0.626786
resist "VSS.n2441" "VSS.n2440" 0.626786
resist "VSS.n186" "p3_gen_magic_0.AND2_magic_0.VSS" 0.654643
resist "p3_gen_magic_0.AND2_magic_1.VSS" "VSS.n198" 0.654643
resist "VSS.n1156" "p2_gen_magic_0.AND2_magic_1.VSS" 0.654643
resist "VSS.n1148" "p2_gen_magic_0.AND2_magic_0.VSS" 0.654643
resist "VSS.n2212" "VSS.n2211" 0.656224
resist "VSS.n2004" "VSS.n1999" 0.661678
resist "VSS.n2705" "VSS.n2704" 0.670385
resist "VSS.n2695" "VSS.n2694" 0.670385
resist "VSS.n78" "VSS.n76" 0.670385
resist "VSS.n225" "VSS.n224" 0.670385
resist "VSS.n239" "VSS.n237" 0.670385
resist "VSS.n367" "VSS.n366" 0.670385
resist "VSS.n377" "VSS.n376" 0.670385
resist "VSS.n1061" "VSS.n1060" 0.671111
resist "VSS.n1031" "VSS.n1030" 0.67284
resist "VSS.n1095" "VSS.n1094" 0.67284
resist "VSS.n1091" "VSS.n1090" 0.67284
resist "VSS.n95" "VSS.n94" 0.67284
resist "VSS.n192" "VSS.n191" 0.67284
resist "VSS.n2563" "VSS.n2562" 0.698691
resist "VSS.n1203" "VSS.n1197" 0.708
resist "VSS.n1826" "VSS.n1825" 0.71551
resist "VSS.n1980" "VSS.n1979" 0.71551
resist "VSS.n154" "VSS.n153" 0.71551
resist "VSS.n1900" "VSS.n1899" 0.71551
resist "VSS.n1121" "VSS.n1105" 0.71551
resist "VSS.n2870" "VSS.n2850" 0.71551
resist "VSS.n1945" "VSS.n1944" 0.727742
resist "VSS.n1222" "VSS.n1220" 0.727742
resist "VSS.n1251" "VSS.n1249" 0.727742
resist "VSS.n1302" "VSS.n385" 0.727742
resist "VSS.n2100" "VSS.n2089" 0.727742
resist "VSS.n2086" "VSS.n526" 0.727742
resist "VSS.n2438" "VSS.n392" 0.727742
resist "VSS.n2573" "p3_gen_magic_0.3_inp_AND_magic_1.VSS" 0.76957
resist "VSS.n2532" "p2_gen_magic_0.3_inp_AND_magic_1.VSS" 0.76957
resist "VSS.n1996" "VSS.n1031" 0.776739
resist "VSS.n1179" "VSS.n1095" 0.776739
resist "VSS.n96" "VSS.n95" 0.776739
resist "VSS.n1918" "VSS.n1420" 0.802088
resist "VSS.n2110" "VSS.n521" 0.803077
resist "VSS.n2115" "VSS.n520" 0.803077
resist "VSS.n1371" "VSS.n1235" 0.803077
resist "VSS.n1368" "VSS.n1238" 0.803077
resist "VSS.n1837" "divide_by_2_0.tg_magic_0.VSS" 0.803333
resist "VSS.n1986" "7b_counter_0.DFF_magic_0.tg_magic_3.VSS" 0.803333
resist "VSS.n1981" "7b_counter_0.DFF_magic_0.tg_magic_0.VSS" 0.803333
resist "VSS.n160" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VSS" 0.803333
resist "VSS.n155" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VSS" 0.803333
resist "VSS.n1906" "divide_by_2_1.tg_magic_3.VSS" 0.803333
resist "VSS.n1901" "divide_by_2_1.tg_magic_0.VSS" 0.803333
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.VSS" "VSS.n1134" 0.803333
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_0.VSS" "VSS.n1139" 0.803333
resist "DFF_magic_0.tg_magic_3.VSS" "VSS.n2883" 0.803333
resist "DFF_magic_0.tg_magic_0.VSS" "VSS.n2888" 0.803333
resist "7b_counter_0.MDFF_7.VSS" "VSS.n1068" 0.826452
resist "7b_counter_0.MDFF_4.VSS" "VSS.n1248" 0.826452
resist "7b_counter_0.MDFF_5.VSS" "VSS.n2088" 0.826452
resist "7b_counter_0.MDFF_1.VSS" "VSS.n1219" 0.827419
resist "VSS.n2454" "7b_counter_0.MDFF_0.VSS" 0.827419
resist "VSS.n2087" "7b_counter_0.MDFF_6.VSS" 0.827419
resist "7b_counter_0.MDFF_3.VSS" "VSS.n2437" 0.827419
resist "VSS.n167" "VSS.n163" 0.83503
resist "VSS.n2062" "VSS.n547" 0.838531
resist "VSS.n1866" "VSS.n1435" 0.844698
resist "VSS.n198" "VSS.n197" 0.874307
resist "VSS.n1157" "VSS.n1156" 0.874307
resist "VSS.n1333" "VSS.n1332" 0.874423
resist "VSS.n2189" "VSS.n2188" 0.874423
resist "VSS.n1807" "VSS.n1434" 0.874629
resist "VSS.n1193" "VSS.n1192" 0.874629
resist "VSS.n2049" "VSS.n2048" 0.875629
resist "VSS.n1344" "VSS.n1338" 0.87597
resist "VSS.n2195" "VSS.n2194" 0.87597
resist "VSS.n1403" "VSS.n1397" 0.876763
resist "VSS.n166" "VSS.n19" 0.879763
resist "VSS.n1822" "VSS.n1819" 0.881111
resist "VSS.n1985" "VSS.n1037" 0.881111
resist "VSS.n159" "VSS.n112" 0.881111
resist "VSS.n1905" "VSS.n1426" 0.881111
resist "VSS.n1135" "VSS.n1133" 0.881111
resist "VSS.n2884" "VSS.n2882" 0.881111
resist "VSS.n2834" "VSS.n19" 0.898846
resist "VSS.n2906" "VSS.t1019" 0.909091
resist "VSS.n2451" "VSS.n2450" 0.92471
resist "VSS.n2457" "VSS.n2456" 0.92471
resist "VSS.n2560" "VSS.n2551" 0.932308
resist "VSS.n1997" "VSS.n1028" 0.935531
resist "VSS.n2745" "VSS.n2744" 0.938667
resist "VSS.n2500" "VSS.n2499" 0.938667
resist "VSS.n163" "VSS.n162" 0.954647
resist "VSS.n2450" "VSS.n2447" 1.0109
resist "VSS.n2109" "VSS.n2108" 1.03134
resist "VSS.n2117" "VSS.n2116" 1.03134
resist "VSS.n1943" "VSS.n1942" 1.03134
resist "VSS.n1924" "VSS.n1923" 1.03134
resist "VSS.n1225" "VSS.n1224" 1.03134
resist "VSS.n1234" "VSS.n1233" 1.03134
resist "VSS.n1243" "VSS.n1242" 1.03134
resist "VSS.n1254" "VSS.n1253" 1.03134
resist "VSS.n1304" "VSS.n1303" 1.03134
resist "VSS.n2458" "VSS.n2457" 1.03134
resist "VSS.n2098" "VSS.n2097" 1.03134
resist "VSS.n2085" "VSS.n2084" 1.03134
resist "VSS.n2440" "VSS.n2439" 1.03134
resist "VSS.n2848" "VSS.n2847" 1.03531
resist "VSS.t597" "VSS.n1946" 1.03768
resist "VSS.n2436" "VSS.t766" 1.03768
resist "VSS.t1002" "VSS.n2101" 1.03768
resist "VSS.n2102" "VSS.t986" 1.03768
resist "VSS.n1367" "VSS.t591" 1.03768
resist "VSS.n1372" "VSS.t632" 1.03768
resist "VSS.n384" "VSS.t768" 1.03818
resist "VSS.n169" "VSS.n25" 1.06984
resist "VSS.n168" "VSS.n162" 1.06984
resist "VSS.n507" "VSS.n221" 1.08671
resist "VSS.n163" "VSS.n19" 1.11692
resist "VSS.t642" "VSS.n1413" 1.11722
resist "VSS.t1009" "VSS.n2067" 1.11722
resist "VSS.n2207" "VSS.t999" 1.11722
resist "VSS.t629" "VSS.n1354" 1.11722
resist "VSS.n1385" "VSS.t595" 1.11722
resist "VSS.n1092" "VSS.n1091" 1.11889
resist "VSS.n193" "VSS.n192" 1.11889
resist "VSS.n2551" "VSS.n221" 1.15699
resist "VSS.n2591" "VSS.n87" 1.17069
resist "VSS.n2725" "VSS.n2618" 1.17069
resist "VSS.n2707" "VSS.n2675" 1.17069
resist "VSS.n1174" "VSS.n1173" 1.17069
resist "VSS.n260" "VSS.n248" 1.17069
resist "VSS.n2483" "VSS.n290" 1.17069
resist "VSS.n379" "VSS.n347" 1.17069
resist "VSS.n2834" "VSS.n2833" 1.18757
resist "VSS.n1999" "VSS.n10" 1.20168
resist "VSS.n1276" "VSS.n1275" 1.25287
resist "VSS.n1997" "VSS.n1996" 1.26474
resist "VSS.n2464" "VSS.n2463" 1.27466
resist "VSS.n1738" "VSS.n1065" 1.29428
resist "VSS.n1732" "VSS.n1065" 1.29428
resist "VSS.n1730" "VSS.n1065" 1.29428
resist "VSS.n1724" "VSS.n1065" 1.29428
resist "VSS.n1722" "VSS.n1065" 1.29428
resist "VSS.n1716" "VSS.n1065" 1.29428
resist "VSS.n1714" "VSS.n1065" 1.29428
resist "VSS.n1708" "VSS.n1065" 1.29428
resist "VSS.n1706" "VSS.n1065" 1.29428
resist "VSS.n1700" "VSS.n1065" 1.29428
resist "VSS.n1698" "VSS.n1065" 1.29428
resist "VSS.n1692" "VSS.n1065" 1.29428
resist "VSS.n1690" "VSS.n1065" 1.29428
resist "VSS.n1684" "VSS.n1065" 1.29428
resist "VSS.n1682" "VSS.n1065" 1.29428
resist "VSS.n1676" "VSS.n1065" 1.29428
resist "VSS.n1674" "VSS.n1065" 1.29428
resist "VSS.n1668" "VSS.n1065" 1.29428
resist "VSS.n1666" "VSS.n1065" 1.29428
resist "VSS.n1660" "VSS.n1065" 1.29428
resist "VSS.n1658" "VSS.n1065" 1.29428
resist "VSS.n1652" "VSS.n1065" 1.29428
resist "VSS.n1650" "VSS.n1065" 1.29428
resist "VSS.n1644" "VSS.n1065" 1.29428
resist "VSS.n1642" "VSS.n1065" 1.29428
resist "VSS.n1636" "VSS.n1065" 1.29428
resist "VSS.n1634" "VSS.n1065" 1.29428
resist "VSS.n1746" "VSS.n1065" 1.29428
resist "VSS.n1599" "VSS.n1065" 1.29428
resist "VSS.n2017" "VSS.n566" 1.29428
resist "VSS.n2019" "VSS.n566" 1.29428
resist "VSS.n575" "VSS.n566" 1.29428
resist "VSS.n574" "VSS.n566" 1.29428
resist "VSS.n631" "VSS.n560" 1.29428
resist "VSS.n629" "VSS.n560" 1.29428
resist "VSS.n623" "VSS.n560" 1.29428
resist "VSS.n621" "VSS.n560" 1.29428
resist "VSS.n616" "VSS.n560" 1.29428
resist "VSS.n1001" "VSS.n566" 1.29428
resist "VSS.n1007" "VSS.n566" 1.29428
resist "VSS.n1009" "VSS.n566" 1.29428
resist "VSS.n1015" "VSS.n566" 1.29428
resist "VSS.n594" "VSS.n566" 1.29428
resist "VSS.n1923" "VSS.n1922" 1.29908
resist "VSS.n1224" "VSS.n1223" 1.29908
resist "VSS.n1253" "VSS.n1252" 1.29908
resist "VSS.n2450" "VSS.n2449" 1.29908
resist "VSS.n2457" "VSS.n383" 1.29908
resist "VSS.n2099" "VSS.n2098" 1.29908
resist "VSS.n2085" "VSS.n528" 1.29908
resist "VSS.n2109" "VSS.n523" 1.30058
resist "VSS.n2116" "VSS.n519" 1.30058
resist "VSS.n1943" "VSS.n1070" 1.30058
resist "VSS.n1234" "VSS.n1215" 1.30058
resist "VSS.n1242" "VSS.n1240" 1.30058
resist "VSS.n1303" "VSS.n1301" 1.30058
resist "VSS.n2439" "VSS.n391" 1.30058
resist "VSS.n1628" "VSS.n1065" 1.31116
resist "VSS.n1917" "VSS.n1420" 1.40966
resist "VSS.n2111" "VSS.n2110" 1.41114
resist "VSS.n2115" "VSS.n2114" 1.41114
resist "VSS.n1236" "VSS.n1235" 1.41114
resist "VSS.n1238" "VSS.n1237" 1.41114
resist "p3_gen_magic_0.3_inp_AND_magic_0.VSS" "VSS.n96" 1.4204
resist "p2_gen_magic_0.3_inp_AND_magic_0.VSS" "VSS.n1179" 1.4204
resist "VSS.n1811" "VSS.t1123" 1.4625
resist "VSS.n1811" "VSS.t1121" 1.4625
resist "VSS.n1806" "VSS.t410" 1.4625
resist "VSS.n1806" "VSS.t293" 1.4625
resist "VSS.n1436" "VSS.t655" 1.4625
resist "VSS.n1436" "VSS.t653" 1.4625
resist "VSS.n1051" "VSS.t723" 1.4625
resist "VSS.n1051" "VSS.t715" 1.4625
resist "VSS.n1050" "VSS.t578" 1.4625
resist "VSS.n1050" "VSS.t576" 1.4625
resist "VSS.n1047" "VSS.t729" 1.4625
resist "VSS.n1047" "VSS.t727" 1.4625
resist "VSS.n1046" "VSS.t801" 1.4625
resist "VSS.n1046" "VSS.t799" 1.4625
resist "VSS.n1045" "VSS.t719" 1.4625
resist "VSS.n1045" "VSS.t717" 1.4625
resist "VSS.n1043" "VSS.t1112" 1.4625
resist "VSS.n1043" "VSS.t1110" 1.4625
resist "VSS.n1029" "VSS.t942" 1.4625
resist "VSS.n1029" "VSS.t1265" 1.4625
resist "VSS.n2053" "VSS.t1022" 1.4625
resist "VSS.n2053" "VSS.t1018" 1.4625
resist "VSS.n534" "VSS.t1010" 1.4625
resist "VSS.n534" "VSS.t995" 1.4625
resist "VSS.n530" "VSS.t157" 1.4625
resist "VSS.n530" "VSS.t215" 1.4625
resist "VSS.n554" "VSS.t196" 1.4625
resist "VSS.n554" "VSS.t198" 1.4625
resist "VSS.n556" "VSS.t1074" 1.4625
resist "VSS.n556" "VSS.t970" 1.4625
resist "VSS.n564" "VSS.t348" 1.4625
resist "VSS.n564" "VSS.t346" 1.4625
resist "VSS.n2443" "VSS.t137" 1.4625
resist "VSS.n2443" "VSS.t135" 1.4625
resist "VSS.n386" "VSS.t44" 1.4625
resist "VSS.n386" "VSS.t72" 1.4625
resist "VSS.n2170" "VSS.t423" 1.4625
resist "VSS.n2170" "VSS.t294" 1.4625
resist "VSS.n2105" "VSS.t103" 1.4625
resist "VSS.n2105" "VSS.t9" 1.4625
resist "VSS.n524" "VSS.t5" 1.4625
resist "VSS.n524" "VSS.t11" 1.4625
resist "VSS.n522" "VSS.t1001" 1.4625
resist "VSS.n522" "VSS.t996" 1.4625
resist "VSS.n517" "VSS.t56" 1.4625
resist "VSS.n517" "VSS.t61" 1.4625
resist "VSS.n511" "VSS.t324" 1.4625
resist "VSS.n511" "VSS.t151" 1.4625
resist "VSS.n105" "VSS.t668" 1.4625
resist "VSS.n105" "VSS.t372" 1.4625
resist "VSS.n109" "VSS.t512" 1.4625
resist "VSS.n109" "VSS.t514" 1.4625
resist "VSS.n188" "VSS.t161" 1.4625
resist "VSS.n188" "VSS.t163" 1.4625
resist "VSS.n91" "VSS.t1046" 1.4625
resist "VSS.n91" "VSS.t927" 1.4625
resist "VSS.n2595" "VSS.t1138" 1.4625
resist "VSS.n2595" "VSS.t473" 1.4625
resist "VSS.n2669" "VSS.t1182" 1.4625
resist "VSS.n2669" "VSS.t496" 1.4625
resist "VSS.n2600" "VSS.t1190" 1.4625
resist "VSS.n2600" "VSS.t167" 1.4625
resist "VSS.n2627" "VSS.t1218" 1.4625
resist "VSS.n2627" "VSS.t379" 1.4625
resist "VSS.n69" "VSS.t783" 1.4625
resist "VSS.n69" "VSS.t381" 1.4625
resist "VSS.n1098" "VSS.t673" 1.4625
resist "VSS.n1098" "VSS.t298" 1.4625
resist "VSS.n227" "VSS.t1052" 1.4625
resist "VSS.n227" "VSS.t306" 1.4625
resist "VSS.n230" "VSS.t791" 1.4625
resist "VSS.n230" "VSS.t429" 1.4625
resist "VSS.n341" "VSS.t1040" 1.4625
resist "VSS.n341" "VSS.t296" 1.4625
resist "VSS.n284" "VSS.t1127" 1.4625
resist "VSS.n284" "VSS.t165" 1.4625
resist "VSS.n269" "VSS.t1198" 1.4625
resist "VSS.n269" "VSS.t281" 1.4625
resist "VSS.n299" "VSS.t1222" 1.4625
resist "VSS.n299" "VSS.t370" 1.4625
resist "VSS.n381" "VSS.t32" 1.4625
resist "VSS.n381" "VSS.t63" 1.4625
resist "VSS.n1310" "VSS.t213" 1.4625
resist "VSS.n1310" "VSS.t497" 1.4625
resist "VSS.n1212" "VSS.t1066" 1.4625
resist "VSS.n1212" "VSS.t1064" 1.4625
resist "VSS.n1216" "VSS.t58" 1.4625
resist "VSS.n1216" "VSS.t67" 1.4625
resist "VSS.n1207" "VSS.t453" 1.4625
resist "VSS.n1207" "VSS.t159" 1.4625
resist "VSS.n1388" "VSS.t236" 1.4625
resist "VSS.n1388" "VSS.t238" 1.4625
resist "VSS.n1188" "VSS.t1196" 1.4625
resist "VSS.n1188" "VSS.t1192" 1.4625
resist "VSS.n1190" "VSS.t274" 1.4625
resist "VSS.n1190" "VSS.t1279" 1.4625
resist "VSS.n1195" "VSS.t596" 1.4625
resist "VSS.n1195" "VSS.t621" 1.4625
resist "VSS.n1209" "VSS.t121" 1.4625
resist "VSS.n1209" "VSS.t521" 1.4625
resist "VSS.n548" "VSS.t187" 1.4625
resist "VSS.n548" "VSS.t1276" 1.4625
resist "VSS.n550" "VSS.t1086" 1.4625
resist "VSS.n550" "VSS.t978" 1.4625
resist "VSS.n549" "VSS.t1272" 1.4625
resist "VSS.n549" "VSS.t1088" 1.4625
resist "VSS.n1196" "VSS.t400" 1.4625
resist "VSS.n1196" "VSS.t527" 1.4625
resist "VSS.n1198" "VSS.t385" 1.4625
resist "VSS.n1198" "VSS.t402" 1.4625
resist "VSS.n1199" "VSS.t368" 1.4625
resist "VSS.n1199" "VSS.t389" 1.4625
resist "VSS.n1084" "VSS.t439" 1.4625
resist "VSS.n1084" "VSS.t309" 1.4625
resist "VSS.n1079" "VSS.t1228" 1.4625
resist "VSS.n1079" "VSS.t1216" 1.4625
resist "VSS.n1078" "VSS.t640" 1.4625
resist "VSS.n1078" "VSS.t643" 1.4625
resist "VSS.n1930" "VSS.t201" 1.4625
resist "VSS.n1930" "VSS.t169" 1.4625
resist "VSS.n1414" "VSS.t177" 1.4625
resist "VSS.n1414" "VSS.t444" 1.4625
resist "VSS.n1071" "VSS.t1225" 1.4625
resist "VSS.n1071" "VSS.t1226" 1.4625
resist "VSS.n1069" "VSS.t594" 1.4625
resist "VSS.n1069" "VSS.t647" 1.4625
resist "VSS.n1072" "VSS.t531" 1.4625
resist "VSS.n1072" "VSS.t533" 1.4625
resist "VSS.n1419" "VSS.t54" 1.4625
resist "VSS.n1419" "VSS.t51" 1.4625
resist "VSS.n1421" "VSS.t606" 1.4625
resist "VSS.n1421" "VSS.t598" 1.4625
resist "VSS.n1418" "VSS.t960" 1.4625
resist "VSS.n1418" "VSS.t963" 1.4625
resist "VSS.n1398" "VSS.t421" 1.4625
resist "VSS.n1398" "VSS.t419" 1.4625
resist "VSS.n1409" "VSS.t529" 1.4625
resist "VSS.n1409" "VSS.t461" 1.4625
resist "VSS.n1081" "VSS.t459" 1.4625
resist "VSS.n1081" "VSS.t686" 1.4625
resist "VSS.n1082" "VSS.t684" 1.4625
resist "VSS.n1082" "VSS.t362" 1.4625
resist "VSS.n1218" "VSS.t1184" 1.4625
resist "VSS.n1218" "VSS.t1183" 1.4625
resist "VSS.n1221" "VSS.t641" 1.4625
resist "VSS.n1221" "VSS.t634" 1.4625
resist "VSS.n1228" "VSS.t525" 1.4625
resist "VSS.n1228" "VSS.t523" 1.4625
resist "VSS.n1214" "VSS.t633" 1.4625
resist "VSS.n1214" "VSS.t623" 1.4625
resist "VSS.n1241" "VSS.t3" 1.4625
resist "VSS.n1241" "VSS.t18" 1.4625
resist "VSS.n1263" "VSS.t262" 1.4625
resist "VSS.n1263" "VSS.t427" 1.4625
resist "VSS.n1247" "VSS.t1050" 1.4625
resist "VSS.n1247" "VSS.t1047" 1.4625
resist "VSS.n1250" "VSS.t638" 1.4625
resist "VSS.n1250" "VSS.t603" 1.4625
resist "VSS.n1246" "VSS.t570" 1.4625
resist "VSS.n1246" "VSS.t568" 1.4625
resist "VSS.n1261" "VSS.t147" 1.4625
resist "VSS.n1261" "VSS.t246" 1.4625
resist "VSS.n1269" "VSS.t1058" 1.4625
resist "VSS.n1269" "VSS.t1054" 1.4625
resist "VSS.n1277" "VSS.t465" 1.4625
resist "VSS.n1277" "VSS.t435" 1.4625
resist "VSS.n1285" "VSS.t675" 1.4625
resist "VSS.n1285" "VSS.t670" 1.4625
resist "VSS.n1281" "VSS.t765" 1.4625
resist "VSS.n1281" "VSS.t753" 1.4625
resist "VSS.n1292" "VSS.t312" 1.4625
resist "VSS.n1292" "VSS.t1175" 1.4625
resist "VSS.n1283" "VSS.t1173" 1.4625
resist "VSS.n1283" "VSS.t183" 1.4625
resist "VSS.n1284" "VSS.t185" 1.4625
resist "VSS.n1284" "VSS.t1084" 1.4625
resist "VSS.n1279" "VSS.t482" 1.4625
resist "VSS.n1279" "VSS.t484" 1.4625
resist "VSS.n1274" "VSS.t105" 1.4625
resist "VSS.n1274" "VSS.t393" 1.4625
resist "VSS.n1339" "VSS.t405" 1.4625
resist "VSS.n1339" "VSS.t407" 1.4625
resist "VSS.n1272" "VSS.t1249" 1.4625
resist "VSS.n1272" "VSS.t929" 1.4625
resist "VSS.n1271" "VSS.t431" 1.4625
resist "VSS.n1271" "VSS.t1251" 1.4625
resist "VSS.n1350" "VSS.t572" 1.4625
resist "VSS.n1350" "VSS.t433" 1.4625
resist "VSS.n1268" "VSS.t646" 1.4625
resist "VSS.n1268" "VSS.t630" 1.4625
resist "VSS.n1359" "VSS.t1167" 1.4625
resist "VSS.n1359" "VSS.t1165" 1.4625
resist "VSS.n1239" "VSS.t627" 1.4625
resist "VSS.n1239" "VSS.t592" 1.4625
resist "VSS.n1321" "VSS.t1080" 1.4625
resist "VSS.n1321" "VSS.t1082" 1.4625
resist "VSS.n1299" "VSS.t660" 1.4625
resist "VSS.n1299" "VSS.t671" 1.4625
resist "VSS.n1306" "VSS.t520" 1.4625
resist "VSS.n1306" "VSS.t479" 1.4625
resist "VSS.n1300" "VSS.t769" 1.4625
resist "VSS.n1300" "VSS.t757" 1.4625
resist "VSS.n2448" "VSS.t767" 1.4625
resist "VSS.n2448" "VSS.t755" 1.4625
resist "VSS.n382" "VSS.t773" 1.4625
resist "VSS.n382" "VSS.t759" 1.4625
resist "VSS.n1316" "VSS.t876" 1.4625
resist "VSS.n1316" "VSS.t873" 1.4625
resist "VSS.n1093" "VSS.t1210" 1.4625
resist "VSS.n1093" "VSS.t474" 1.4625
resist "VSS.n1089" "VSS.t835" 1.4625
resist "VSS.n1089" "VSS.t477" 1.4625
resist "VSS.n1101" "VSS.t486" 1.4625
resist "VSS.n1101" "VSS.t488" 1.4625
resist "VSS.n1103" "VSS.t1076" 1.4625
resist "VSS.n1103" "VSS.t1078" 1.4625
resist "VSS.n93" "VSS.t803" 1.4625
resist "VSS.n93" "VSS.t491" 1.4625
resist "VSS.n190" "VSS.t1089" 1.4625
resist "VSS.n190" "VSS.t334" 1.4625
resist "VSS.n2124" "VSS.t123" 1.4625
resist "VSS.n2124" "VSS.t695" 1.4625
resist "VSS.n2135" "VSS.t789" 1.4625
resist "VSS.n2135" "VSS.t787" 1.4625
resist "VSS.n2142" "VSS.t200" 1.4625
resist "VSS.n2142" "VSS.t319" 1.4625
resist "VSS.n2150" "VSS.t1140" 1.4625
resist "VSS.n2150" "VSS.t1133" 1.4625
resist "VSS.n2146" "VSS.t762" 1.4625
resist "VSS.n2146" "VSS.t750" 1.4625
resist "VSS.n2157" "VSS.t921" 1.4625
resist "VSS.n2157" "VSS.t678" 1.4625
resist "VSS.n2148" "VSS.t682" 1.4625
resist "VSS.n2148" "VSS.t321" 1.4625
resist "VSS.n2149" "VSS.t323" 1.4625
resist "VSS.n2149" "VSS.t139" 1.4625
resist "VSS.n2144" "VSS.t141" 1.4625
resist "VSS.n2144" "VSS.t143" 1.4625
resist "VSS.n2138" "VSS.t917" 1.4625
resist "VSS.n2138" "VSS.t244" 1.4625
resist "VSS.n2136" "VSS.t441" 1.4625
resist "VSS.n2136" "VSS.t443" 1.4625
resist "VSS.n2132" "VSS.t209" 1.4625
resist "VSS.n2132" "VSS.t315" 1.4625
resist "VSS.n2133" "VSS.t416" 1.4625
resist "VSS.n2133" "VSS.t205" 1.4625
resist "VSS.n2134" "VSS.t131" 1.4625
resist "VSS.n2134" "VSS.t414" 1.4625
resist "VSS.n509" "VSS.t1007" 1.4625
resist "VSS.n509" "VSS.t1000" 1.4625
resist "VSS.n2091" "VSS.t779" 1.4625
resist "VSS.n2091" "VSS.t778" 1.4625
resist "VSS.n2090" "VSS.t985" 1.4625
resist "VSS.n2090" "VSS.t1003" 1.4625
resist "VSS.n2092" "VSS.t129" 1.4625
resist "VSS.n2092" "VSS.t127" 1.4625
resist "VSS.n514" "VSS.t704" 1.4625
resist "VSS.n514" "VSS.t700" 1.4625
resist "VSS.n518" "VSS.t997" 1.4625
resist "VSS.n518" "VSS.t1008" 1.4625
resist "VSS.n2081" "VSS.t976" 1.4625
resist "VSS.n2081" "VSS.t974" 1.4625
resist "VSS.n529" "VSS.t1034" 1.4625
resist "VSS.n529" "VSS.t1031" 1.4625
resist "VSS.n527" "VSS.t987" 1.4625
resist "VSS.n527" "VSS.t983" 1.4625
resist "VSS.n389" "VSS.t1141" 1.4625
resist "VSS.n389" "VSS.t1134" 1.4625
resist "VSS.n390" "VSS.t777" 1.4625
resist "VSS.n390" "VSS.t763" 1.4625
resist "VSS.n2164" "VSS.t517" 1.4625
resist "VSS.n2164" "VSS.t112" 1.4625
resist "VSS.n2176" "VSS.t819" 1.4625
resist "VSS.n2176" "VSS.t816" 1.4625
resist "VSS.n532" "VSS.t510" 1.4625
resist "VSS.n532" "VSS.t307" 1.4625
resist "VSS.n2047" "VSS.t300" 1.4625
resist "VSS.n2047" "VSS.t270" 1.4625
resist "VSS.n1949" "VSS.t828" 1.4625
resist "VSS.n1949" "VSS.t1206" 1.4625
resist "VSS.n164" "VSS.t832" 1.4625
resist "VSS.n164" "VSS.t1143" 1.4625
resist "VSS.n0" "VSS.t1020" 1.4625
resist "VSS.n0" "VSS.t1033" 1.4625
resist "VSS.n2848" "VSS.n10" 1.49517
resist "VSS.n2064" "VSS.n535" 1.5042
resist "VSS.n1205" "VSS.n1204" 1.54341
resist "VSS.n2141" "VSS.n2139" 1.58495
resist "p2_gen_magic_0.xnor_magic_1.VSS" "VSS.n2465" 1.61171
resist "VSS.n2045" "VSS.n2044" 1.64418
resist "VSS.n2783" "VSS.n24" 1.73333
resist "VSS.n1201" "VSS.n1200" 1.73333
resist "VSS.n1407" "VSS.n1406" 1.73333
resist "VSS.n2060" "VSS.n2059" 1.73333
resist "VSS.n2159" "VSS.n2158" 1.73333
resist "VSS.n2205" "VSS.n2204" 1.73333
resist "VSS.n1294" "VSS.n1293" 1.73333
resist "VSS.n1348" "VSS.n1347" 1.73333
resist "VSS.n1813" "VSS.n1812" 1.8122
resist "VSS.n2833" "VSS.n20" 1.91935
resist "VSS.n214" "p3_gen_magic_0.xnor_magic_2.VSS" 1.9918
resist "VSS.n2687" "p3_gen_magic_0.xnor_magic_3.VSS" 1.99279
resist "VSS.n359" "p2_gen_magic_0.xnor_magic_3.VSS" 1.99279
resist "VSS.n2633" "p3_gen_magic_0.xnor_magic_4.VSS" 1.99279
resist "p3_gen_magic_0.xnor_magic_0.VSS" "VSS.n2762" 1.99279
resist "p2_gen_magic_0.xnor_magic_0.VSS" "VSS.n2517" 1.99279
resist "VSS.n305" "p2_gen_magic_0.xnor_magic_4.VSS" 1.99279
resist "VSS.n2656" "VSS.n2655" 2.06662
resist "VSS.n328" "VSS.n327" 2.06662
resist "VSS.n2784" "VSS.n2783" 2.07579
resist "VSS.n2591" "p3_gen_magic_0.xnor_magic_6.VSS" 2.09322
resist "p3_gen_magic_0.xnor_magic_5.VSS" "VSS.n2725" 2.09322
resist "p3_gen_magic_0.xnor_magic_1.VSS" "VSS.n2707" 2.09322
resist "p2_gen_magic_0.xnor_magic_2.VSS" "VSS.n1174" 2.09322
resist "VSS.n260" "p2_gen_magic_0.xnor_magic_6.VSS" 2.09322
resist "p2_gen_magic_0.xnor_magic_5.VSS" "VSS.n2483" 2.09322
resist "VSS.n170" "VSS.n169" 2.10817
resist "VSS.n1412" "VSS.n1411" 2.17614
resist "VSS.n1289" "VSS.n1282" 2.17614
resist "VSS.n2154" "VSS.n2147" 2.17614
resist "VSS.n1353" "VSS.n1352" 2.17764
resist "VSS.n2201" "VSS.n510" 2.17764
resist "VSS.n2723" "VSS.n2722" 2.21204
resist "VSS.n2481" "VSS.n2480" 2.21204
resist "VSS.n2556" "VSS.n2552" 2.26957
resist "VSS.n1779" "VSS.n1778" 2.28989
resist "VSS.n2789" "VSS.n56" 2.29264
resist "VSS.n2460" "VSS.n47" 2.2955
resist "VSS.n1762" "VSS.n1453" 2.29701
resist "VSS.n1024" "VSS.n583" 2.29701
resist "VSS.n2837" "VSS.n13" 2.30085
resist "VSS.n543" "VSS.n542" 2.30592
resist "VSS.n146" "VSS.n145" 2.31491
resist "VSS.n2689" "VSS.n2688" 2.34552
resist "VSS.n2635" "VSS.n2634" 2.34552
resist "VSS.n79" "VSS.n74" 2.34552
resist "VSS.n240" "VSS.n235" 2.34552
resist "VSS.n361" "VSS.n360" 2.34552
resist "VSS.n307" "VSS.n306" 2.34552
resist "VSS.n216" "VSS.n215" 2.34552
resist "VSS.n1032" "VSS.n1027" 2.37569
resist "VSS.n87" "VSS.n84" 2.39247
resist "VSS.n2640" "VSS.n2618" 2.39247
resist "VSS.n2679" "VSS.n2675" 2.39247
resist "VSS.n1173" "VSS.n1172" 2.39247
resist "VSS.n248" "VSS.n245" 2.39247
resist "VSS.n312" "VSS.n290" 2.39247
resist "VSS.n351" "VSS.n347" 2.39247
resist "VSS.n2746" "VSS.n2593" 2.45001
resist "VSS.n2501" "VSS.n262" 2.45001
resist "VSS.n2835" "VSS.n2834" 2.53307
resist "VSS.n1629" "VSS.n1628" 2.57917
resist "VSS.n1628" "VSS.n1627" 2.57917
resist "VSS.n1740" "VSS.n1599" 2.61294
resist "VSS.n1739" "VSS.n1738" 2.61294
resist "VSS.n1732" "VSS.n1601" 2.61294
resist "VSS.n1731" "VSS.n1730" 2.61294
resist "VSS.n1724" "VSS.n1603" 2.61294
resist "VSS.n1723" "VSS.n1722" 2.61294
resist "VSS.n1716" "VSS.n1605" 2.61294
resist "VSS.n1715" "VSS.n1714" 2.61294
resist "VSS.n1708" "VSS.n1607" 2.61294
resist "VSS.n1707" "VSS.n1706" 2.61294
resist "VSS.n1700" "VSS.n1609" 2.61294
resist "VSS.n1699" "VSS.n1698" 2.61294
resist "VSS.n1692" "VSS.n1611" 2.61294
resist "VSS.n1691" "VSS.n1690" 2.61294
resist "VSS.n1684" "VSS.n1613" 2.61294
resist "VSS.n1683" "VSS.n1682" 2.61294
resist "VSS.n1676" "VSS.n1615" 2.61294
resist "VSS.n1675" "VSS.n1674" 2.61294
resist "VSS.n1668" "VSS.n1617" 2.61294
resist "VSS.n1667" "VSS.n1666" 2.61294
resist "VSS.n1660" "VSS.n1619" 2.61294
resist "VSS.n1659" "VSS.n1658" 2.61294
resist "VSS.n1652" "VSS.n1621" 2.61294
resist "VSS.n1651" "VSS.n1650" 2.61294
resist "VSS.n1644" "VSS.n1623" 2.61294
resist "VSS.n1643" "VSS.n1642" 2.61294
resist "VSS.n1636" "VSS.n1625" 2.61294
resist "VSS.n1635" "VSS.n1634" 2.61294
resist "VSS.n1758" "VSS.n1757" 2.61294
resist "VSS.n1746" "VSS.n1597" 2.61294
resist "VSS.n574" "VSS.n572" 2.61294
resist "VSS.n2017" "VSS.n2016" 2.61294
resist "VSS.n2020" "VSS.n2019" 2.61294
resist "VSS.n594" "VSS.n593" 2.61294
resist "VSS.n588" "VSS.n575" 2.61294
resist "VSS.n631" "VSS.n611" 2.61294
resist "VSS.n630" "VSS.n629" 2.61294
resist "VSS.n623" "VSS.n614" 2.61294
resist "VSS.n622" "VSS.n621" 2.61294
resist "VSS.n617" "VSS.n616" 2.61294
resist "VSS.n1002" "VSS.n1001" 2.61294
resist "VSS.n1007" "VSS.n1006" 2.61294
resist "VSS.n1010" "VSS.n1009" 2.61294
resist "VSS.n1015" "VSS.n1014" 2.61294
resist "VSS.n632" "VSS.n631" 2.61294
resist "VSS.n629" "VSS.n628" 2.61294
resist "VSS.n624" "VSS.n623" 2.61294
resist "VSS.n621" "VSS.n620" 2.61294
resist "VSS.n616" "VSS.n609" 2.61294
resist "VSS.n1001" "VSS.n597" 2.61294
resist "VSS.n1008" "VSS.n1007" 2.61294
resist "VSS.n1009" "VSS.n595" 2.61294
resist "VSS.n1016" "VSS.n1015" 2.61294
resist "VSS.n1017" "VSS.n594" 2.61294
resist "VSS.n2011" "VSS.n575" 2.61294
resist "VSS.n2012" "VSS.n574" 2.61294
resist "VSS.n2018" "VSS.n2017" 2.61294
resist "VSS.n2019" "VSS.n569" 2.61294
resist "VSS.n1757" "VSS.n1756" 2.61294
resist "VSS.n1747" "VSS.n1746" 2.61294
resist "VSS.n1745" "VSS.n1599" 2.61294
resist "VSS.n1738" "VSS.n1737" 2.61294
resist "VSS.n1733" "VSS.n1732" 2.61294
resist "VSS.n1730" "VSS.n1729" 2.61294
resist "VSS.n1725" "VSS.n1724" 2.61294
resist "VSS.n1722" "VSS.n1721" 2.61294
resist "VSS.n1717" "VSS.n1716" 2.61294
resist "VSS.n1714" "VSS.n1713" 2.61294
resist "VSS.n1709" "VSS.n1708" 2.61294
resist "VSS.n1706" "VSS.n1705" 2.61294
resist "VSS.n1701" "VSS.n1700" 2.61294
resist "VSS.n1698" "VSS.n1697" 2.61294
resist "VSS.n1693" "VSS.n1692" 2.61294
resist "VSS.n1690" "VSS.n1689" 2.61294
resist "VSS.n1685" "VSS.n1684" 2.61294
resist "VSS.n1682" "VSS.n1681" 2.61294
resist "VSS.n1677" "VSS.n1676" 2.61294
resist "VSS.n1674" "VSS.n1673" 2.61294
resist "VSS.n1669" "VSS.n1668" 2.61294
resist "VSS.n1666" "VSS.n1665" 2.61294
resist "VSS.n1661" "VSS.n1660" 2.61294
resist "VSS.n1658" "VSS.n1657" 2.61294
resist "VSS.n1653" "VSS.n1652" 2.61294
resist "VSS.n1650" "VSS.n1649" 2.61294
resist "VSS.n1645" "VSS.n1644" 2.61294
resist "VSS.n1642" "VSS.n1641" 2.61294
resist "VSS.n1637" "VSS.n1636" 2.61294
resist "VSS.n1634" "VSS.n1633" 2.61294
resist "VSS.n547" "VSS.n546" 2.73063
resist "VSS.n175" "VSS.n173" 2.95991
resist "VSS.n2899" "VSS.n2898" 3.01201
resist "VSS.n2747" "VSS.n82" 3.07788
resist "VSS.n2723" "VSS.n2620" 3.07788
resist "VSS.n2502" "VSS.n243" 3.07788
resist "VSS.n2481" "VSS.n292" 3.07788
resist "VSS.n2748" "VSS.n2747" 3.11827
resist "VSS.n2723" "VSS.n2621" 3.11827
resist "VSS.n2503" "VSS.n2502" 3.11827
resist "VSS.n2481" "VSS.n293" 3.11827
resist "VSS.n1150" "VSS.n1148" 3.12306
resist "VSS.t897" "VSS.n1912" 3.35744
resist "VSS.n1804" "VSS.n1438" 3.45119
resist "VSS.n180" "VSS.t1107" 3.56881
resist "VSS.t188" "VSS.n1145" 3.57405
resist "VSS.n1053" "VSS.n1051" 3.59413
resist "VSS.n1056" "VSS.n1050" 3.59413
resist "VSS.n1048" "VSS.n1047" 3.59413
resist "VSS.n1060" "VSS.n1046" 3.59413
resist "VSS.n1062" "VSS.n1045" 3.59413
resist "VSS.n1807" "VSS.n1806" 3.60783
resist "VSS.n531" "VSS.n530" 3.60783
resist "VSS.n2171" "VSS.n2170" 3.60783
resist "VSS.n2128" "VSS.n511" 3.60783
resist "VSS.n1311" "VSS.n1310" 3.60783
resist "VSS.n1379" "VSS.n1207" 3.60783
resist "VSS.n1192" "VSS.n1190" 3.60783
resist "VSS.n1210" "VSS.n1209" 3.60783
resist "VSS.n1397" "VSS.n1084" 3.60783
resist "VSS.n1931" "VSS.n1930" 3.60783
resist "VSS.n1934" "VSS.n1414" 3.60783
resist "VSS.n1264" "VSS.n1263" 3.60783
resist "VSS.n1357" "VSS.n1261" 3.60783
resist "VSS.n1333" "VSS.n1277" 3.60783
resist "VSS.n1338" "VSS.n1274" 3.60783
resist "VSS.n1307" "VSS.n1306" 3.60783
resist "VSS.n2125" "VSS.n2124" 3.60783
resist "VSS.n2189" "VSS.n2142" 3.60783
resist "VSS.n2194" "VSS.n2138" 3.60783
resist "VSS.n2165" "VSS.n2164" 3.60783
resist "VSS.n2072" "VSS.n532" 3.60783
resist "VSS.n2049" "VSS.n2047" 3.60783
resist "VSS.n165" "VSS.n164" 3.60783
resist "VSS.n206" "VSS.n105" 3.61565
resist "VSS.n2582" "VSS.n91" 3.61565
resist "VSS.n2596" "VSS.n2595" 3.61565
resist "VSS.n2671" "VSS.n2669" 3.61565
resist "VSS.n2608" "VSS.n2600" 3.61565
resist "VSS.n2662" "VSS.n2627" 3.61565
resist "VSS.n2770" "VSS.n69" 3.61565
resist "VSS.n1163" "VSS.n1098" 3.61565
resist "VSS.n228" "VSS.n227" 3.61565
resist "VSS.n2525" "VSS.n230" 3.61565
resist "VSS.n343" "VSS.n341" 3.61565
resist "VSS.n286" "VSS.n284" 3.61565
resist "VSS.n277" "VSS.n269" 3.61565
resist "VSS.n334" "VSS.n299" 3.61565
resist "VSS.n2065" "VSS.n534" 3.66848
resist "VSS.n523" "VSS.n522" 3.66848
resist "VSS.n1206" "VSS.n1195" 3.66848
resist "VSS.n1412" "VSS.n1078" 3.66848
resist "VSS.n1070" "VSS.n1069" 3.66848
resist "VSS.n1922" "VSS.n1421" 3.66848
resist "VSS.n1223" "VSS.n1221" 3.66848
resist "VSS.n1215" "VSS.n1214" 3.66848
resist "VSS.n1252" "VSS.n1250" 3.66848
resist "VSS.n1282" "VSS.n1281" 3.66848
resist "VSS.n1353" "VSS.n1268" 3.66848
resist "VSS.n1240" "VSS.n1239" 3.66848
resist "VSS.n1301" "VSS.n1300" 3.66848
resist "VSS.n2449" "VSS.n2448" 3.66848
resist "VSS.n383" "VSS.n382" 3.66848
resist "VSS.n2147" "VSS.n2146" 3.66848
resist "VSS.n510" "VSS.n509" 3.66848
resist "VSS.n2099" "VSS.n2090" 3.66848
resist "VSS.n519" "VSS.n518" 3.66848
resist "VSS.n528" "VSS.n527" 3.66848
resist "VSS.n391" "VSS.n390" 3.66848
resist "VSS.n1" "VSS.n0" 3.66848
resist "VSS.n2444" "VSS.n2443" 3.69953
resist "VSS.n2585" "VSS.n89" 3.7234
resist "VSS.n2764" "VSS.n71" 3.7234
resist "VSS.n2727" "VSS.n2613" 3.7234
resist "VSS.n2730" "VSS.n2599" 3.7234
resist "VSS.n2709" "VSS.n2667" 3.7234
resist "VSS.n2712" "VSS.n2626" 3.7234
resist "VSS.n2519" "VSS.n232" 3.7234
resist "VSS.n2467" "VSS.n339" 3.7234
resist "VSS.n2470" "VSS.n298" 3.7234
resist "VSS.n2485" "VSS.n282" 3.7234
resist "VSS.n2488" "VSS.n268" 3.7234
resist "VSS.n254" "VSS.n250" 3.7234
resist "VSS.n1168" "VSS.n1097" 3.7234
resist "VSS.n209" "VSS.n102" 3.7234
resist "VSS.n1805" "VSS.n1804" 3.7491
resist "VSS.n2029" "VSS.n564" 3.76435
resist "VSS.n1868" "VSS.n1811" 3.76826
resist "VSS.n2054" "VSS.n2053" 3.76826
resist "VSS.n2447" "VSS.n386" 3.76826
resist "VSS.n2108" "VSS.n524" 3.76826
resist "VSS.n2117" "VSS.n517" 3.76826
resist "VSS.n186" "VSS.n109" 3.76826
resist "VSS.n198" "VSS.n188" 3.76826
resist "VSS.n2458" "VSS.n381" 3.76826
resist "VSS.n1233" "VSS.n1216" 3.76826
resist "VSS.n1189" "VSS.n1188" 3.76826
resist "VSS.n1080" "VSS.n1079" 3.76826
resist "VSS.n1942" "VSS.n1071" 3.76826
resist "VSS.n1924" "VSS.n1419" 3.76826
resist "VSS.n1225" "VSS.n1218" 3.76826
resist "VSS.n1243" "VSS.n1241" 3.76826
resist "VSS.n1254" "VSS.n1247" 3.76826
resist "VSS.n1270" "VSS.n1269" 3.76826
resist "VSS.n1288" "VSS.n1285" 3.76826
resist "VSS.n1304" "VSS.n1299" 3.76826
resist "VSS.n1156" "VSS.n1101" 3.76826
resist "VSS.n1148" "VSS.n1103" 3.76826
resist "VSS.n2200" "VSS.n2135" 3.76826
resist "VSS.n2153" "VSS.n2150" 3.76826
resist "VSS.n2097" "VSS.n2091" 3.76826
resist "VSS.n2084" "VSS.n529" 3.76826
resist "VSS.n2440" "VSS.n389" 3.76826
resist "VSS.n2585" "VSS.n90" 3.79787
resist "VSS.n2768" "VSS.n71" 3.79787
resist "VSS.n2615" "VSS.n2613" 3.79787
resist "VSS.n2734" "VSS.n2599" 3.79787
resist "VSS.n2672" "VSS.n2667" 3.79787
resist "VSS.n2716" "VSS.n2626" 3.79787
resist "VSS.n2523" "VSS.n232" 3.79787
resist "VSS.n344" "VSS.n339" 3.79787
resist "VSS.n2474" "VSS.n298" 3.79787
resist "VSS.n287" "VSS.n282" 3.79787
resist "VSS.n2492" "VSS.n268" 3.79787
resist "VSS.n254" "VSS.n251" 3.79787
resist "VSS.n1168" "VSS.n1165" 3.79787
resist "VSS.n209" "VSS.n104" 3.79787
resist "VSS.n552" "VSS.n549" 3.83283
resist "VSS.n1197" "VSS.n1196" 3.83283
resist "VSS.n1202" "VSS.n1198" 3.83283
resist "VSS.n1408" "VSS.n1081" 3.83283
resist "VSS.n1291" "VSS.n1283" 3.83283
resist "VSS.n1349" "VSS.n1271" 3.83283
resist "VSS.n2156" "VSS.n2148" 3.83283
resist "VSS.n2203" "VSS.n2133" 3.83283
resist "OR_magic_1.VSS" "VSS.n1949" 3.8409
resist "VSS.n2185" "VSS.t761" 3.99754
resist "VSS.n1329" "VSS.t764" 3.99754
resist "VSS.n1044" "VSS.n1043" 4.07413
resist "VSS.n1772" "VSS.n1771" 4.09607
resist "VSS.n2061" "VSS.n548" 4.12283
resist "VSS.n557" "VSS.n556" 4.30239
resist "VSS.n1437" "VSS.n1436" 4.39505
resist "VSS.n2056" "VSS.n554" 4.39505
resist "VSS.n2106" "VSS.n2105" 4.39505
resist "VSS.n1213" "VSS.n1212" 4.39505
resist "VSS.n1389" "VSS.n1388" 4.39505
resist "VSS.n1940" "VSS.n1072" 4.39505
resist "VSS.n1926" "VSS.n1418" 4.39505
resist "VSS.n1399" "VSS.n1398" 4.39505
resist "VSS.n1229" "VSS.n1228" 4.39505
resist "VSS.n1256" "VSS.n1246" 4.39505
resist "VSS.n1280" "VSS.n1279" 4.39505
resist "VSS.n1340" "VSS.n1339" 4.39505
resist "VSS.n1360" "VSS.n1359" 4.39505
resist "VSS.n1322" "VSS.n1321" 4.39505
resist "VSS.n1317" "VSS.n1316" 4.39505
resist "VSS.n2145" "VSS.n2144" 4.39505
resist "VSS.n2198" "VSS.n2136" 4.39505
resist "VSS.n2095" "VSS.n2092" 4.39505
resist "VSS.n515" "VSS.n514" 4.39505
resist "VSS.n2082" "VSS.n2081" 4.39505
resist "VSS.n2177" "VSS.n2176" 4.39505
resist "VSS.n1869" "VSS.n1435" 4.5
resist "VSS.n1874" "VSS.n1434" 4.5
resist "VSS.n1865" "VSS.n1813" 4.5
resist "VSS.n1867" "VSS.n1866" 4.5
resist "VSS.n1754" "VSS.n1455" 4.5
resist "VSS.n1598" "VSS.n1450" 4.5
resist "VSS.n1753" "VSS.n1454" 4.5
resist "VSS.n1743" "VSS.n1742" 4.5
resist "VSS.n1749" "VSS.n1451" 4.5
resist "VSS.n1457" "VSS.n1456" 4.5
resist "VSS.n1751" "VSS.n1750" 4.5
resist "VSS.n1761" "VSS.n1760" 4.5
resist "VSS.n589" "VSS.n584" 4.5
resist "VSS.n578" "VSS.n576" 4.5
resist "VSS.n590" "VSS.n581" 4.5
resist "VSS.n2000" "VSS.n573" 4.5
resist "VSS.n2009" "VSS.n2008" 4.5
resist "VSS.n1021" "VSS.n1020" 4.5
resist "VSS.n2007" "VSS.n580" 4.5
resist "VSS.n1019" "VSS.n585" 4.5
resist "VSS.n919" "VSS.n664" 4.5
resist "VSS.n676" "VSS.n675" 4.5
resist "VSS.n921" "VSS.n920" 4.5
resist "VSS.n674" "VSS.n659" 4.5
resist "VSS.n679" "VSS.n678" 4.5
resist "VSS.n918" "VSS.n917" 4.5
resist "VSS.n665" "VSS.n663" 4.5
resist "VSS.n916" "VSS.n687" 4.5
resist "VSS.n774" "VSS.n773" 4.5
resist "VSS.n785" "VSS.n753" 4.5
resist "VSS.n764" "VSS.n763" 4.5
resist "VSS.n787" "VSS.n786" 4.5
resist "VSS.n784" "VSS.n783" 4.5
resist "VSS.n503" "VSS.n502" 4.5
resist "VSS.n782" "VSS.n757" 4.5
resist "VSS.n2216" "VSS.n2215" 4.5
resist "VSS.n413" "VSS.n411" 4.5
resist "VSS.n422" "VSS.n417" 4.5
resist "VSS.n2384" "VSS.n2383" 4.5
resist "VSS.n2371" "VSS.n2370" 4.5
resist "VSS.n2380" "VSS.n418" 4.5
resist "VSS.n2398" "VSS.n2397" 4.5
resist "VSS.n2381" "VSS.n421" 4.5
resist "VSS.n2396" "VSS.n412" 4.5
resist "VSS.n2796" "VSS.n50" 4.5
resist "VSS.n2793" "VSS.n51" 4.5
resist "VSS.n60" "VSS.n57" 4.5
resist "VSS.n2784" "VSS.n58" 4.5
resist "VSS.n2786" "VSS.n2785" 4.5
resist "VSS.n2801" "VSS.n2800" 4.5
resist "VSS.n2798" "VSS.n2797" 4.5
resist "VSS.n2795" "VSS.n2794" 4.5
resist "VSS.n59" "VSS.n53" 4.5
resist "VSS.n2799" "VSS.n46" 4.5
resist "VSS.n2805" "VSS.n41" 4.5
resist "VSS.n2802" "VSS.n45" 4.5
resist "VSS.n2811" "VSS.n36" 4.5
resist "VSS.n2808" "VSS.n40" 4.5
resist "VSS.n2804" "VSS.n2803" 4.5
resist "VSS.n2807" "VSS.n2806" 4.5
resist "VSS.n2813" "VSS.n2812" 4.5
resist "VSS.n2810" "VSS.n2809" 4.5
resist "VSS.n2817" "VSS.n31" 4.5
resist "VSS.n2814" "VSS.n35" 4.5
resist "VSS.n2823" "VSS.n26" 4.5
resist "VSS.n2820" "VSS.n30" 4.5
resist "VSS.n2816" "VSS.n2815" 4.5
resist "VSS.n2819" "VSS.n2818" 4.5
resist "VSS.n2825" "VSS.n2824" 4.5
resist "VSS.n2822" "VSS.n2821" 4.5
resist "VSS.n2841" "VSS.n17" 4.5
resist "VSS.n2838" "VSS.n2835" 4.5
resist "VSS.n1789" "VSS.n1781" 4.5
resist "VSS.n18" "VSS.n16" 4.5
resist "VSS.n2840" "VSS.n2839" 4.5
resist "VSS.n2843" "VSS.n2842" 4.5
resist "VSS.n1791" "VSS.n1790" 4.5
resist "VSS.n1788" "VSS.n1787" 4.5
resist "VSS.n1795" "VSS.n1444" 4.5
resist "VSS.n1792" "VSS.n1780" 4.5
resist "VSS.n1801" "VSS.n1439" 4.5
resist "VSS.n1798" "VSS.n1443" 4.5
resist "VSS.n1794" "VSS.n1793" 4.5
resist "VSS.n1797" "VSS.n1796" 4.5
resist "VSS.n1803" "VSS.n1802" 4.5
resist "VSS.n1800" "VSS.n1799" 4.5
resist "VSS.n1795" "VSS.n1446" 4.5
resist "VSS.n1801" "VSS.n1441" 4.5
resist "VSS.n1796" "VSS.n1445" 4.5
resist "VSS.n1802" "VSS.n1440" 4.5
resist "VSS.n1800" "VSS.n1442" 4.5
resist "VSS.n1794" "VSS.n1447" 4.5
resist "VSS.n1776" "VSS.n1443" 4.5
resist "VSS.n1775" "VSS.n1446" 4.5
resist "VSS.n1774" "VSS.n1445" 4.5
resist "VSS.n1773" "VSS.n1440" 4.5
resist "VSS.n1772" "VSS.n1442" 4.5
resist "VSS.n1777" "VSS.n1776" 4.5
resist "VSS.n1771" "VSS.n1770" 4.5
resist "VSS.n1452" "VSS.n1448" 4.5
resist "VSS.n1764" "VSS.n1453" 4.5
resist "VSS.n1766" "VSS.n1765" 4.5
resist "VSS.n1764" "VSS.n1455" 4.5
resist "VSS.n1770" "VSS.n1450" 4.5
resist "VSS.n1765" "VSS.n1454" 4.5
resist "VSS.n1742" "VSS.n1449" 4.5
resist "VSS.n1769" "VSS.n1451" 4.5
resist "VSS.n1763" "VSS.n1456" 4.5
resist "VSS.n1750" "VSS.n1452" 4.5
resist "VSS.n17" "VSS.n15" 4.5
resist "VSS.n1789" "VSS.n1783" 4.5
resist "VSS.n2844" "VSS.n2843" 4.5
resist "VSS.n1790" "VSS.n1782" 4.5
resist "VSS.n1788" "VSS.n1786" 4.5
resist "VSS.n2839" "VSS.n2836" 4.5
resist "VSS.n16" "VSS.n14" 4.5
resist "VSS.n15" "VSS.n13" 4.5
resist "VSS.n2845" "VSS.n2844" 4.5
resist "VSS.n1782" "VSS.n11" 4.5
resist "VSS.n1786" "VSS.n1785" 4.5
resist "VSS.n14" "VSS.n12" 4.5
resist "VSS.n2004" "VSS.n2003" 4.5
resist "VSS.n2006" "VSS.n2005" 4.5
resist "VSS.n2849" "VSS.n2848" 4.5
resist "VSS.n1024" "VSS.n1023" 4.5
resist "VSS.n1025" "VSS.n582" 4.5
resist "VSS.n1023" "VSS.n584" 4.5
resist "VSS.n2003" "VSS.n578" 4.5
resist "VSS.n582" "VSS.n581" 4.5
resist "VSS.n2002" "VSS.n2000" 4.5
resist "VSS.n2008" "VSS.n579" 4.5
resist "VSS.n1022" "VSS.n1021" 4.5
resist "VSS.n2007" "VSS.n2006" 4.5
resist "VSS.n2385" "VSS.n415" 4.5
resist "VSS.n2393" "VSS.n2392" 4.5
resist "VSS.n2395" "VSS.n2394" 4.5
resist "VSS.n2388" "VSS.n419" 4.5
resist "VSS.n2387" "VSS.n2386" 4.5
resist "VSS.n2391" "VSS.n2390" 4.5
resist "VSS.n2385" "VSS.n413" 4.5
resist "VSS.n2392" "VSS.n417" 4.5
resist "VSS.n2396" "VSS.n2395" 4.5
resist "VSS.n2386" "VSS.n2384" 4.5
resist "VSS.n2370" "VSS.n416" 4.5
resist "VSS.n2391" "VSS.n418" 4.5
resist "VSS.n2397" "VSS.n414" 4.5
resist "VSS.n421" "VSS.n419" 4.5
resist "VSS.n2553" "VSS.n43" 4.5
resist "VSS.n2557" "VSS.n42" 4.5
resist "VSS.n2558" "VSS.n37" 4.5
resist "VSS.n2559" "VSS.n39" 4.5
resist "VSS.n2555" "VSS.n2554" 4.5
resist "VSS.n772" "VSS.n505" 4.5
resist "VSS.n2214" "VSS.n2213" 4.5
resist "VSS.n768" "VSS.n765" 4.5
resist "VSS.n771" "VSS.n770" 4.5
resist "VSS.n767" "VSS.n756" 4.5
resist "VSS.n755" "VSS.n506" 4.5
resist "VSS.n773" "VSS.n772" 4.5
resist "VSS.n785" "VSS.n755" 4.5
resist "VSS.n2215" "VSS.n2214" 4.5
resist "VSS.n771" "VSS.n764" 4.5
resist "VSS.n786" "VSS.n754" 4.5
resist "VSS.n784" "VSS.n756" 4.5
resist "VSS.n504" "VSS.n503" 4.5
resist "VSS.n765" "VSS.n757" 4.5
resist "VSS.n2805" "VSS.n43" 4.5
resist "VSS.n2811" "VSS.n38" 4.5
resist "VSS.n2806" "VSS.n42" 4.5
resist "VSS.n2812" "VSS.n37" 4.5
resist "VSS.n2810" "VSS.n39" 4.5
resist "VSS.n2804" "VSS.n44" 4.5
resist "VSS.n2554" "VSS.n40" 4.5
resist "VSS.n218" "VSS.n217" 4.5
resist "VSS.n2565" "VSS.n2564" 4.5
resist "VSS.n176" "VSS.n110" 4.5
resist "VSS.n120" "VSS.n119" 4.5
resist "VSS.n2746" "VSS.n2745" 4.5
resist "VSS.n86" "VSS.n85" 4.5
resist "VSS.n2750" "VSS.n2749" 4.5
resist "VSS.n2642" "VSS.n2641" 4.5
resist "VSS.n2645" "VSS.n2644" 4.5
resist "VSS.n2681" "VSS.n2680" 4.5
resist "VSS.n2702" "VSS.n2678" 4.5
resist "VSS.n2651" "VSS.n2650" 4.5
resist "VSS.n2638" "VSS.n2637" 4.5
resist "VSS.n2691" "VSS.n2690" 4.5
resist "VSS.n2697" "VSS.n2696" 4.5
resist "VSS.n80" "VSS.n77" 4.5
resist "VSS.n2757" "VSS.n2756" 4.5
resist "VSS.n1171" "VSS.n223" 4.5
resist "VSS.n2547" "VSS.n2546" 4.5
resist "VSS.n2501" "VSS.n2500" 4.5
resist "VSS.n247" "VSS.n246" 4.5
resist "VSS.n2505" "VSS.n2504" 4.5
resist "VSS.n241" "VSS.n238" 4.5
resist "VSS.n2512" "VSS.n2511" 4.5
resist "VSS.n314" "VSS.n313" 4.5
resist "VSS.n317" "VSS.n316" 4.5
resist "VSS.n323" "VSS.n322" 4.5
resist "VSS.n310" "VSS.n309" 4.5
resist "VSS.n363" "VSS.n362" 4.5
resist "VSS.n369" "VSS.n368" 4.5
resist "VSS.n353" "VSS.n352" 4.5
resist "VSS.n374" "VSS.n350" 4.5
resist "VSS.n2462" "VSS.n2461" 4.5
resist "VSS.n2460" "VSS.n49" 4.5
resist "VSS.n55" "VSS.n52" 4.5
resist "VSS.n2790" "VSS.n54" 4.5
resist "VSS.n2789" "VSS.n2788" 4.5
resist "VSS.n2792" "VSS.n2791" 4.5
resist "VSS.n2461" "VSS.n50" 4.5
resist "VSS.n2799" "VSS.n48" 4.5
resist "VSS.n2787" "VSS.n2786" 4.5
resist "VSS.n2798" "VSS.n49" 4.5
resist "VSS.n2794" "VSS.n52" 4.5
resist "VSS.n54" "VSS.n53" 4.5
resist "VSS.n2788" "VSS.n57" 4.5
resist "VSS.n2793" "VSS.n2792" 4.5
resist "VSS.n671" "VSS.n667" 4.5
resist "VSS.n672" "VSS.n536" 4.5
resist "VSS.n684" "VSS.n683" 4.5
resist "VSS.n543" "VSS.n33" 4.5
resist "VSS.n544" "VSS.n32" 4.5
resist "VSS.n539" "VSS.n29" 4.5
resist "VSS.n541" "VSS.n540" 4.5
resist "VSS.n537" "VSS.n27" 4.5
resist "VSS.n2817" "VSS.n33" 4.5
resist "VSS.n2823" "VSS.n28" 4.5
resist "VSS.n2818" "VSS.n32" 4.5
resist "VSS.n2824" "VSS.n27" 4.5
resist "VSS.n2822" "VSS.n29" 4.5
resist "VSS.n2816" "VSS.n34" 4.5
resist "VSS.n540" "VSS.n30" 4.5
resist "VSS.n680" "VSS.n666" 4.5
resist "VSS.n682" "VSS.n681" 4.5
resist "VSS.n669" "VSS.n668" 4.5
resist "VSS.n919" "VSS.n667" 4.5
resist "VSS.n675" "VSS.n672" 4.5
resist "VSS.n687" "VSS.n686" 4.5
resist "VSS.n920" "VSS.n666" 4.5
resist "VSS.n674" "VSS.n673" 4.5
resist "VSS.n682" "VSS.n679" 4.5
resist "VSS.n918" "VSS.n668" 4.5
resist "VSS.n683" "VSS.n665" 4.5
resist "VSS.n1151" "VSS.n1102" 4.5
resist "VSS.n1864" "VSS.n1863" 4.5
resist "VSS.n1775" "VSS.n1441" 4.50039
resist "VSS.n2553" "VSS.n38" 4.50042
resist "VSS.n2002" "VSS.n2001" 4.50053
resist "VSS.n2001" "VSS.n579" 4.50089
resist "VSS.n1762" "VSS.n1761" 4.50126
resist "VSS.n2838" "VSS.n2837" 4.50126
resist "VSS.n585" "VSS.n583" 4.50126
resist "VSS.n542" "VSS.n35" 4.50126
resist "VSS.n2552" "VSS.n45" 4.50126
resist "VSS.n1780" "VSS.n1779" 4.50126
resist "VSS.n58" "VSS.n56" 4.50295
resist "VSS.n2800" "VSS.n47" 4.50336
resist "VSS.n420" "VSS.n416" 4.50827
resist "VSS.n686" "VSS.n685" 4.50849
resist "VSS.n1865" "VSS.n1864" 4.50894
resist "VSS.n766" "VSS.n754" 4.51101
resist "VSS.n538" "VSS.n28" 4.52356
resist "VSS.n1769" "VSS.n1768" 4.52578
resist "VSS.n1784" "VSS.n1783" 4.53624
resist "VSS.n551" "VSS.n550" 4.54083
resist "VSS.n1410" "VSS.n1409" 4.54083
resist "VSS.n1290" "VSS.n1284" 4.54083
resist "VSS.n1351" "VSS.n1350" 4.54083
resist "VSS.n2155" "VSS.n2149" 4.54083
resist "VSS.n2202" "VSS.n2134" 4.54083
resist "VSS.n1768" "VSS.n1449" 4.55553
resist "VSS.n133" "VSS.n132" 4.56371
resist "VSS.n770" "VSS.n504" 4.56526
resist "VSS.n2387" "VSS.n414" 4.572
resist "VSS.n673" "VSS.n670" 4.58442
resist "VSS.n2534" "VSS.n2533" 4.60545
resist "VSS.n2042" "VSS.n2041" 4.61011
resist "VSS.n1030" "VSS.t940" 4.6125
resist "VSS.n1031" "VSS.t941" 4.6125
resist "VSS.n1094" "VSS.t1208" 4.6125
resist "VSS.n1095" "VSS.t1209" 4.6125
resist "VSS.n1090" "VSS.t837" 4.6125
resist "VSS.n1091" "VSS.t839" 4.6125
resist "VSS.n94" "VSS.t806" 4.6125
resist "VSS.n95" "VSS.t805" 4.6125
resist "VSS.n191" "VSS.t1091" 4.6125
resist "VSS.n192" "VSS.t1090" 4.6125
resist "VSS.n2748" "VSS.n81" 4.61556
resist "VSS.n2643" "VSS.n2621" 4.61556
resist "VSS.n2704" "VSS.n2703" 4.61556
resist "VSS.n2695" "VSS.n2683" 4.61556
resist "VSS.n2636" "VSS.n2629" 4.61556
resist "VSS.n2755" "VSS.n78" 4.61556
resist "VSS.n2545" "VSS.n225" 4.61556
resist "VSS.n2503" "VSS.n242" 4.61556
resist "VSS.n2510" "VSS.n239" 4.61556
resist "VSS.n315" "VSS.n293" 4.61556
resist "VSS.n367" "VSS.n355" 4.61556
resist "VSS.n308" "VSS.n301" 4.61556
resist "VSS.n376" "VSS.n375" 4.61556
resist "VSS.n2563" "VSS.n97" 4.61556
resist "VSS.n1920" "VSS.n1919" 4.62095
resist "VSS.n1150" "VSS.n1149" 4.62429
resist "VSS.n1921" "VSS.n1920" 4.63033
resist "7b_counter_0.MDFF_1.tspc2_magic_0.VSS" "VSS.n1199" 4.63283
resist "7b_counter_0.MDFF_7.tspc2_magic_0.VSS" "VSS.n1082" 4.63283
resist "7b_counter_0.MDFF_0.tspc2_magic_0.VSS" "VSS.n1292" 4.63283
resist "7b_counter_0.MDFF_4.tspc2_magic_0.VSS" "VSS.n1272" 4.63283
resist "7b_counter_0.MDFF_3.tspc2_magic_0.VSS" "VSS.n2157" 4.63283
resist "7b_counter_0.MDFF_5.tspc2_magic_0.VSS" "VSS.n2132" 4.63283
resist "VSS.n1864" "VSS.n1814" 4.64644
resist "VSS.n175" "VSS.n174" 4.66071
resist "VSS.n2575" "VSS.n2574" 4.70101
resist "VSS.n2899" "VSS.n8" 4.71682
resist "VSS.n2900" "VSS.n2899" 4.7451
resist "VSS.n557" "VSS.t706" 4.91967
resist "VSS.n134" "VSS.n133" 4.9254
resist "VSS.n125" "VSS.n119" 5.00921
resist "VSS.n1055" "VSS.t580" 5.05663
resist "VSS.n1049" "VSS.t713" 5.05663
resist "VSS.n1059" "VSS.t797" 5.05663
resist "VSS.n1061" "VSS.t721" 5.05663
resist "VSS.n1044" "VSS.t1114" 5.05663
resist "VSS.n1805" "VSS.t285" 5.07033
resist "VSS.n2183" "VSS.t396" 5.07033
resist "VSS.n1327" "VSS.t211" 5.07033
resist "VSS.n1383" "VSS.t417" 5.07033
resist "VSS.n1085" "VSS.t331" 5.07033
resist "VSS.n1075" "VSS.t329" 5.07033
resist "VSS.n1262" "VSS.t149" 5.07033
resist "VSS.n1275" "VSS.t193" 5.07033
resist "VSS.n2209" "VSS.t125" 5.07033
resist "VSS.n2141" "VSS.t499" 5.07033
resist "VSS.n533" "VSS.t279" 5.07033
resist "VSS.n2046" "VSS.t494" 5.07033
resist "VSS.n2832" "VSS.t452" 5.07033
resist "VSS.n2139" "VSS.t919" 5.07148
resist "VSS.n2129" "VSS.t313" 5.08133
resist "VSS.n2453" "VSS.t772" 5.12024
resist "VSS.n2452" "VSS.t770" 5.13098
resist "VSS.n2044" "VSS.t1259" 5.13363
resist "VSS.n2041" "VSS.t878" 5.13685
resist "VSS.n2111" "VSS.t1014" 5.14397
resist "VSS.n1236" "VSS.t605" 5.14397
resist "VSS.n1917" "VSS.t635" 5.1449
resist "VSS.n1237" "VSS.t617" 5.1449
resist "VSS.n2114" "VSS.t991" 5.1449
resist "VSS.n1818" "VSS.t291" 5.14663
resist "VSS.n1825" "VSS.t289" 5.14663
resist "VSS.n1826" "VSS.t950" 5.14663
resist "VSS.n1837" "VSS.t808" 5.14663
resist "VSS.n1433" "VSS.t649" 5.14663
resist "VSS.n1880" "VSS.t659" 5.14663
resist "VSS.n1432" "VSS.t657" 5.14663
resist "VSS.n1431" "VSS.t1097" 5.14663
resist "VSS.n1886" "VSS.t1104" 5.14663
resist "VSS.n1955" "VSS.t734" 5.14663
resist "VSS.n1960" "VSS.t537" 5.14663
resist "VSS.n1954" "VSS.t539" 5.14663
resist "VSS.n1042" "VSS.t563" 5.14663
resist "VSS.n1966" "VSS.t566" 5.14663
resist "VSS.n1972" "VSS.t74" 5.14663
resist "VSS.n1040" "VSS.t7" 5.14663
resist "VSS.n1038" "VSS.t448" 5.14663
resist "VSS.n1979" "VSS.t446" 5.14663
resist "VSS.n1980" "VSS.t35" 5.14663
resist "VSS.n1981" "VSS.t1" 5.14663
resist "VSS.n1028" "VSS.t65" 5.14663
resist "VSS.n1990" "VSS.t93" 5.14663
resist "VSS.n1035" "VSS.t560" 5.14663
resist "VSS.n1986" "VSS.t557" 5.14663
resist "VSS.n1037" "VSS.t350" 5.14663
resist "VSS.n1974" "VSS.t352" 5.14663
resist "VSS.n1032" "VSS.t739" 5.14663
resist "VSS.n2578" "VSS.t1056" 5.14663
resist "VSS.n113" "VSS.t1246" 5.14663
resist "VSS.n153" "VSS.t1244" 5.14663
resist "VSS.n154" "VSS.t1231" 5.14663
resist "VSS.n155" "VSS.t1237" 5.14663
resist "VSS.n177" "VSS.t69" 5.14663
resist "VSS.n161" "VSS.t80" 5.14663
resist "VSS.n181" "VSS.t76" 5.14663
resist "VSS.n160" "VSS.t97" 5.14663
resist "VSS.n112" "VSS.t304" 5.14663
resist "VSS.n148" "VSS.t302" 5.14663
resist "VSS.n118" "VSS.t29" 5.14663
resist "VSS.n139" "VSS.t100" 5.14663
resist "VSS.n145" "VSS.t1242" 5.14663
resist "VSS.n116" "VSS.t1233" 5.14663
resist "VSS.n123" "VSS.t1147" 5.14663
resist "VSS.n131" "VSS.t1145" 5.14663
resist "VSS.n121" "VSS.t841" 5.14663
resist "VSS.n124" "VSS.t843" 5.14663
resist "VSS.n170" "VSS.t1030" 5.14663
resist "VSS.n173" "VSS.t1036" 5.14663
resist "VSS.n84" "VSS.t1156" 5.14663
resist "VSS.n81" "VSS.t1158" 5.14663
resist "VSS.n2742" "VSS.t1125" 5.14663
resist "VSS.n2640" "VSS.t821" 5.14663
resist "VSS.n2643" "VSS.t823" 5.14663
resist "VSS.n2679" "VSS.t1262" 5.14663
resist "VSS.n2703" "VSS.t1264" 5.14663
resist "VSS.n2721" "VSS.t1178" 5.14663
resist "VSS.n2604" "VSS.t1200" 5.14663
resist "VSS.n2658" "VSS.t1224" 5.14663
resist "VSS.n2683" "VSS.t958" 5.14663
resist "VSS.n2689" "VSS.t968" 5.14663
resist "VSS.n2636" "VSS.t1070" 5.14663
resist "VSS.n2635" "VSS.t1068" 5.14663
resist "VSS.n2571" "VSS.t795" 5.14663
resist "VSS.n2755" "VSS.t710" 5.14663
resist "VSS.n79" "VSS.t702" 5.14663
resist "VSS.n1172" "VSS.t885" 5.14663
resist "VSS.n2545" "VSS.t887" 5.14663
resist "VSS.n2535" "VSS.t1042" 5.14663
resist "VSS.n245" "VSS.t1160" 5.14663
resist "VSS.n242" "VSS.t1163" 5.14663
resist "VSS.n2530" "VSS.t781" 5.14663
resist "VSS.n2510" "VSS.t697" 5.14663
resist "VSS.n240" "VSS.t708" 5.14663
resist "VSS.n2479" "VSS.t1025" 5.14663
resist "VSS.n312" "VSS.t826" 5.14663
resist "VSS.n315" "VSS.t812" 5.14663
resist "VSS.n2497" "VSS.t1129" 5.14663
resist "VSS.n273" "VSS.t1186" 5.14663
resist "VSS.n330" "VSS.t1212" 5.14663
resist "VSS.n355" "VSS.t965" 5.14663
resist "VSS.n361" "VSS.t972" 5.14663
resist "VSS.n308" "VSS.t1061" 5.14663
resist "VSS.n307" "VSS.t1072" 5.14663
resist "VSS.n351" "VSS.t1255" 5.14663
resist "VSS.n375" "VSS.t1257" 5.14663
resist "VSS.n1427" "VSS.t230" 5.14663
resist "VSS.n1899" "VSS.t228" 5.14663
resist "VSS.n1900" "VSS.t896" 5.14663
resist "VSS.n1901" "VSS.t900" 5.14663
resist "VSS.n1907" "VSS.t1095" 5.14663
resist "VSS.n1906" "VSS.t1093" 5.14663
resist "VSS.n1426" "VSS.t224" 5.14663
resist "VSS.n1894" "VSS.t226" 5.14663
resist "VSS.n1915" "VSS.t898" 5.14663
resist "VSS.n1158" "VSS.t664" 5.14663
resist "VSS.n1123" "VSS.t582" 5.14663
resist "VSS.n1121" "VSS.t584" 5.14663
resist "VSS.n1105" "VSS.t89" 5.14663
resist "VSS.n1139" "VSS.t46" 5.14663
resist "VSS.n7" "VSS.t1204" 5.14663
resist "VSS.n1111" "VSS.t586" 5.14663
resist "VSS.n1109" "VSS.t588" 5.14663
resist "VSS.n1113" "VSS.t853" 5.14663
resist "VSS.n1114" "VSS.t845" 5.14663
resist "VSS.n1126" "VSS.t42" 5.14663
resist "VSS.n1120" "VSS.t16" 5.14663
resist "VSS.n2872" "VSS.t504" 5.14663
resist "VSS.n2870" "VSS.t502" 5.14663
resist "VSS.n2850" "VSS.t91" 5.14663
resist "VSS.n2888" "VSS.t38" 5.14663
resist "VSS.n2897" "VSS.t21" 5.14663
resist "VSS.n2893" "VSS.t82" 5.14663
resist "VSS.n2892" "VSS.t547" 5.14663
resist "VSS.n2883" "VSS.t543" 5.14663
resist "VSS.n2882" "VSS.t1269" 5.14663
resist "VSS.n2873" "VSS.t1267" 5.14663
resist "VSS.n2862" "VSS.t552" 5.14663
resist "VSS.n2863" "VSS.t549" 5.14663
resist "VSS.n2875" "VSS.t78" 5.14663
resist "VSS.n2869" "VSS.t23" 5.14663
resist "VSS.n2857" "VSS.t830" 5.14663
resist "VSS.n2859" "VSS.t690" 5.14663
resist "VSS.n2858" "VSS.t692" 5.14663
resist "VSS.n1152" "VSS.t95" 5.14663
resist "VSS.n1144" "VSS.t13" 5.14663
resist "VSS.n1143" "VSS.t857" 5.14663
resist "VSS.n1134" "VSS.t855" 5.14663
resist "VSS.n1133" "VSS.t506" 5.14663
resist "VSS.n1124" "VSS.t508" 5.14663
resist "VSS.n216" "VSS.t880" 5.14663
resist "VSS.n97" "VSS.t883" 5.14663
resist "VSS.n196" "VSS.t676" 5.14663
resist "VSS.n1892" "VSS.t908" 5.14663
resist "VSS.n1429" "VSS.t902" 5.14663
resist "VSS.n1861" "VSS.t1117" 5.14663
resist "VSS.n1856" "VSS.t1149" 5.14663
resist "VSS.n1862" "VSS.t1151" 5.14663
resist "VSS.n1815" "VSS.t864" 5.14663
resist "VSS.n1850" "VSS.t867" 5.14663
resist "VSS.n1845" "VSS.t955" 5.14663
resist "VSS.n1847" "VSS.t946" 5.14663
resist "VSS.n20" "VSS.t944" 5.14663
resist "VSS.n1828" "VSS.t953" 5.14663
resist "VSS.n1833" "VSS.t860" 5.14663
resist "VSS.n1827" "VSS.t871" 5.14663
resist "VSS.n1819" "VSS.t264" 5.14663
resist "VSS.n1843" "VSS.t266" 5.14663
resist "VSS.n1265" "VSS.t924" 5.1534
resist "VSS.n2066" "VSS.t1013" 5.1616
resist "VSS.n1384" "VSS.t602" 5.1616
resist "VSS.n1077" "VSS.t637" 5.1616
resist "VSS.n1328" "VSS.t741" 5.1616
resist "VSS.n1267" "VSS.t619" 5.1616
resist "VSS.n2184" "VSS.t776" 5.1616
resist "VSS.n2208" "VSS.t993" 5.1616
resist "VSS.n2900" "VSS.t1202" 5.16885
resist "VSS.n1875" "VSS.t651" 5.172
resist "VSS.n1052" "VSS.t725" 5.17441
resist "VSS.n147" "VSS.n146" 5.17844
resist "VSS.n1276" "VSS.t254" 5.18686
resist "VSS.n1076" "VSS.n1075" 5.18786
resist "VSS.n1630" "VSS.n1629" 5.2
resist "VSS.n1741" "VSS.n1740" 5.2
resist "VSS.n1739" "VSS.n1600" 5.2
resist "VSS.n1737" "VSS.n1736" 5.2
resist "VSS.n1735" "VSS.n1601" 5.2
resist "VSS.n1734" "VSS.n1733" 5.2
resist "VSS.n1731" "VSS.n1602" 5.2
resist "VSS.n1729" "VSS.n1728" 5.2
resist "VSS.n1727" "VSS.n1603" 5.2
resist "VSS.n1726" "VSS.n1725" 5.2
resist "VSS.n1723" "VSS.n1604" 5.2
resist "VSS.n1721" "VSS.n1720" 5.2
resist "VSS.n1719" "VSS.n1605" 5.2
resist "VSS.n1718" "VSS.n1717" 5.2
resist "VSS.n1715" "VSS.n1606" 5.2
resist "VSS.n1713" "VSS.n1712" 5.2
resist "VSS.n1711" "VSS.n1607" 5.2
resist "VSS.n1710" "VSS.n1709" 5.2
resist "VSS.n1707" "VSS.n1608" 5.2
resist "VSS.n1705" "VSS.n1704" 5.2
resist "VSS.n1703" "VSS.n1609" 5.2
resist "VSS.n1702" "VSS.n1701" 5.2
resist "VSS.n1699" "VSS.n1610" 5.2
resist "VSS.n1697" "VSS.n1696" 5.2
resist "VSS.n1695" "VSS.n1611" 5.2
resist "VSS.n1694" "VSS.n1693" 5.2
resist "VSS.n1691" "VSS.n1612" 5.2
resist "VSS.n1689" "VSS.n1688" 5.2
resist "VSS.n1687" "VSS.n1613" 5.2
resist "VSS.n1686" "VSS.n1685" 5.2
resist "VSS.n1683" "VSS.n1614" 5.2
resist "VSS.n1681" "VSS.n1680" 5.2
resist "VSS.n1679" "VSS.n1615" 5.2
resist "VSS.n1678" "VSS.n1677" 5.2
resist "VSS.n1675" "VSS.n1616" 5.2
resist "VSS.n1673" "VSS.n1672" 5.2
resist "VSS.n1671" "VSS.n1617" 5.2
resist "VSS.n1670" "VSS.n1669" 5.2
resist "VSS.n1667" "VSS.n1618" 5.2
resist "VSS.n1665" "VSS.n1664" 5.2
resist "VSS.n1663" "VSS.n1619" 5.2
resist "VSS.n1662" "VSS.n1661" 5.2
resist "VSS.n1659" "VSS.n1620" 5.2
resist "VSS.n1657" "VSS.n1656" 5.2
resist "VSS.n1655" "VSS.n1621" 5.2
resist "VSS.n1654" "VSS.n1653" 5.2
resist "VSS.n1651" "VSS.n1622" 5.2
resist "VSS.n1649" "VSS.n1648" 5.2
resist "VSS.n1647" "VSS.n1623" 5.2
resist "VSS.n1646" "VSS.n1645" 5.2
resist "VSS.n1643" "VSS.n1624" 5.2
resist "VSS.n1641" "VSS.n1640" 5.2
resist "VSS.n1639" "VSS.n1625" 5.2
resist "VSS.n1638" "VSS.n1637" 5.2
resist "VSS.n1635" "VSS.n1626" 5.2
resist "VSS.n1633" "VSS.n1632" 5.2
resist "VSS.n1631" "VSS.n1627" 5.2
resist "VSS.n1759" "VSS.n1758" 5.2
resist "VSS.n1756" "VSS.n1755" 5.2
resist "VSS.n1752" "VSS.n1597" 5.2
resist "VSS.n1748" "VSS.n1747" 5.2
resist "VSS.n1745" "VSS.n1744" 5.2
resist "VSS.n2014" "VSS.n572" 5.2
resist "VSS.n2016" "VSS.n2015" 5.2
resist "VSS.n2018" "VSS.n571" 5.2
resist "VSS.n2021" "VSS.n2020" 5.2
resist "VSS.n2022" "VSS.n569" 5.2
resist "VSS.n2025" "VSS.n2024" 5.2
resist "VSS.n2024" "VSS.n2023" 5.2
resist "VSS.n568" "VSS.n567" 5.2
resist "VSS.n570" "VSS.n568" 5.2
resist "VSS.n1506" "VSS.n1505" 5.2
resist "VSS.n1505" "VSS.n1504" 5.2
resist "VSS.n1507" "VSS.n1503" 5.2
resist "VSS.n1503" "VSS.n1502" 5.2
resist "VSS.n1509" "VSS.n1508" 5.2
resist "VSS.n1510" "VSS.n1509" 5.2
resist "VSS.n1501" "VSS.n1500" 5.2
resist "VSS.n1511" "VSS.n1501" 5.2
resist "VSS.n1514" "VSS.n1513" 5.2
resist "VSS.n1513" "VSS.n1512" 5.2
resist "VSS.n1515" "VSS.n1499" 5.2
resist "VSS.n1499" "VSS.n1498" 5.2
resist "VSS.n1517" "VSS.n1516" 5.2
resist "VSS.n1518" "VSS.n1517" 5.2
resist "VSS.n1497" "VSS.n1496" 5.2
resist "VSS.n1519" "VSS.n1497" 5.2
resist "VSS.n1522" "VSS.n1521" 5.2
resist "VSS.n1521" "VSS.n1520" 5.2
resist "VSS.n1523" "VSS.n1495" 5.2
resist "VSS.n1495" "VSS.n1494" 5.2
resist "VSS.n1525" "VSS.n1524" 5.2
resist "VSS.n1526" "VSS.n1525" 5.2
resist "VSS.n1493" "VSS.n1492" 5.2
resist "VSS.n1527" "VSS.n1493" 5.2
resist "VSS.n1530" "VSS.n1529" 5.2
resist "VSS.n1529" "VSS.n1528" 5.2
resist "VSS.n1531" "VSS.n1491" 5.2
resist "VSS.n1491" "VSS.n1490" 5.2
resist "VSS.n1533" "VSS.n1532" 5.2
resist "VSS.n1534" "VSS.n1533" 5.2
resist "VSS.n1489" "VSS.n1488" 5.2
resist "VSS.n1535" "VSS.n1489" 5.2
resist "VSS.n1538" "VSS.n1537" 5.2
resist "VSS.n1537" "VSS.n1536" 5.2
resist "VSS.n1539" "VSS.n1487" 5.2
resist "VSS.n1487" "VSS.n1486" 5.2
resist "VSS.n1541" "VSS.n1540" 5.2
resist "VSS.n1542" "VSS.n1541" 5.2
resist "VSS.n1485" "VSS.n1484" 5.2
resist "VSS.n1543" "VSS.n1485" 5.2
resist "VSS.n1546" "VSS.n1545" 5.2
resist "VSS.n1545" "VSS.n1544" 5.2
resist "VSS.n1547" "VSS.n1483" 5.2
resist "VSS.n1483" "VSS.n1482" 5.2
resist "VSS.n1549" "VSS.n1548" 5.2
resist "VSS.n1550" "VSS.n1549" 5.2
resist "VSS.n1481" "VSS.n1480" 5.2
resist "VSS.n1551" "VSS.n1481" 5.2
resist "VSS.n1554" "VSS.n1553" 5.2
resist "VSS.n1553" "VSS.n1552" 5.2
resist "VSS.n1555" "VSS.n1479" 5.2
resist "VSS.n1479" "VSS.n1478" 5.2
resist "VSS.n1557" "VSS.n1556" 5.2
resist "VSS.n1558" "VSS.n1557" 5.2
resist "VSS.n1477" "VSS.n1476" 5.2
resist "VSS.n1559" "VSS.n1477" 5.2
resist "VSS.n1562" "VSS.n1561" 5.2
resist "VSS.n1561" "VSS.n1560" 5.2
resist "VSS.n1563" "VSS.n1475" 5.2
resist "VSS.n1475" "VSS.n1474" 5.2
resist "VSS.n1565" "VSS.n1564" 5.2
resist "VSS.n1566" "VSS.n1565" 5.2
resist "VSS.n1473" "VSS.n1472" 5.2
resist "VSS.n1567" "VSS.n1473" 5.2
resist "VSS.n1570" "VSS.n1569" 5.2
resist "VSS.n1569" "VSS.n1568" 5.2
resist "VSS.n1571" "VSS.n1471" 5.2
resist "VSS.n1471" "VSS.n1470" 5.2
resist "VSS.n1573" "VSS.n1572" 5.2
resist "VSS.n1574" "VSS.n1573" 5.2
resist "VSS.n1469" "VSS.n1468" 5.2
resist "VSS.n1575" "VSS.n1469" 5.2
resist "VSS.n1578" "VSS.n1577" 5.2
resist "VSS.n1577" "VSS.n1576" 5.2
resist "VSS.n1579" "VSS.n1467" 5.2
resist "VSS.n1467" "VSS.n1466" 5.2
resist "VSS.n1581" "VSS.n1580" 5.2
resist "VSS.n1582" "VSS.n1581" 5.2
resist "VSS.n1465" "VSS.n1464" 5.2
resist "VSS.n1583" "VSS.n1465" 5.2
resist "VSS.n1586" "VSS.n1585" 5.2
resist "VSS.n1585" "VSS.n1584" 5.2
resist "VSS.n1587" "VSS.n1463" 5.2
resist "VSS.n1463" "VSS.n1462" 5.2
resist "VSS.n1589" "VSS.n1588" 5.2
resist "VSS.n1590" "VSS.n1589" 5.2
resist "VSS.n1461" "VSS.n1460" 5.2
resist "VSS.n1591" "VSS.n1461" 5.2
resist "VSS.n1594" "VSS.n1593" 5.2
resist "VSS.n1593" "VSS.n1592" 5.2
resist "VSS.n1595" "VSS.n1459" 5.2
resist "VSS.n1459" "VSS.n1458" 5.2
resist "VSS.n593" "VSS.n586" 5.2
resist "VSS.n592" "VSS.n566" 5.2
resist "VSS.n592" "VSS.n591" 5.2
resist "VSS.n588" "VSS.n577" 5.2
resist "VSS.n2011" "VSS.n2010" 5.2
resist "VSS.n2013" "VSS.n2012" 5.2
resist "VSS.n658" "VSS.n657" 5.2
resist "VSS.n929" "VSS.n658" 5.2
resist "VSS.n932" "VSS.n931" 5.2
resist "VSS.n931" "VSS.n930" 5.2
resist "VSS.n933" "VSS.n656" 5.2
resist "VSS.n656" "VSS.n655" 5.2
resist "VSS.n935" "VSS.n934" 5.2
resist "VSS.n936" "VSS.n935" 5.2
resist "VSS.n654" "VSS.n653" 5.2
resist "VSS.n937" "VSS.n654" 5.2
resist "VSS.n940" "VSS.n939" 5.2
resist "VSS.n939" "VSS.n938" 5.2
resist "VSS.n941" "VSS.n652" 5.2
resist "VSS.n652" "VSS.n651" 5.2
resist "VSS.n943" "VSS.n942" 5.2
resist "VSS.n944" "VSS.n943" 5.2
resist "VSS.n650" "VSS.n649" 5.2
resist "VSS.n945" "VSS.n650" 5.2
resist "VSS.n948" "VSS.n947" 5.2
resist "VSS.n947" "VSS.n946" 5.2
resist "VSS.n949" "VSS.n648" 5.2
resist "VSS.n648" "VSS.n647" 5.2
resist "VSS.n951" "VSS.n950" 5.2
resist "VSS.n952" "VSS.n951" 5.2
resist "VSS.n646" "VSS.n645" 5.2
resist "VSS.n953" "VSS.n646" 5.2
resist "VSS.n956" "VSS.n955" 5.2
resist "VSS.n955" "VSS.n954" 5.2
resist "VSS.n957" "VSS.n644" 5.2
resist "VSS.n644" "VSS.n643" 5.2
resist "VSS.n959" "VSS.n958" 5.2
resist "VSS.n960" "VSS.n959" 5.2
resist "VSS.n642" "VSS.n641" 5.2
resist "VSS.n961" "VSS.n642" 5.2
resist "VSS.n964" "VSS.n963" 5.2
resist "VSS.n963" "VSS.n962" 5.2
resist "VSS.n965" "VSS.n640" 5.2
resist "VSS.n640" "VSS.n639" 5.2
resist "VSS.n967" "VSS.n966" 5.2
resist "VSS.n968" "VSS.n967" 5.2
resist "VSS.n638" "VSS.n637" 5.2
resist "VSS.n969" "VSS.n638" 5.2
resist "VSS.n972" "VSS.n971" 5.2
resist "VSS.n971" "VSS.n970" 5.2
resist "VSS.n973" "VSS.n636" 5.2
resist "VSS.n636" "VSS.n635" 5.2
resist "VSS.n975" "VSS.n974" 5.2
resist "VSS.n976" "VSS.n975" 5.2
resist "VSS.n612" "VSS.n610" 5.2
resist "VSS.n977" "VSS.n612" 5.2
resist "VSS.n980" "VSS.n979" 5.2
resist "VSS.n979" "VSS.n978" 5.2
resist "VSS.n634" "VSS.n611" 5.2
resist "VSS.n633" "VSS.n632" 5.2
resist "VSS.n630" "VSS.n613" 5.2
resist "VSS.n628" "VSS.n627" 5.2
resist "VSS.n626" "VSS.n614" 5.2
resist "VSS.n625" "VSS.n624" 5.2
resist "VSS.n622" "VSS.n615" 5.2
resist "VSS.n620" "VSS.n619" 5.2
resist "VSS.n618" "VSS.n617" 5.2
resist "VSS.n609" "VSS.n608" 5.2
resist "VSS.n983" "VSS.n982" 5.2
resist "VSS.n984" "VSS.n983" 5.2
resist "VSS.n607" "VSS.n606" 5.2
resist "VSS.n985" "VSS.n607" 5.2
resist "VSS.n988" "VSS.n987" 5.2
resist "VSS.n987" "VSS.n986" 5.2
resist "VSS.n989" "VSS.n605" 5.2
resist "VSS.n605" "VSS.n604" 5.2
resist "VSS.n991" "VSS.n990" 5.2
resist "VSS.n992" "VSS.n991" 5.2
resist "VSS.n602" "VSS.n601" 5.2
resist "VSS.n993" "VSS.n602" 5.2
resist "VSS.n996" "VSS.n995" 5.2
resist "VSS.n995" "VSS.n994" 5.2
resist "VSS.n997" "VSS.n599" 5.2
resist "VSS.n603" "VSS.n599" 5.2
resist "VSS.n999" "VSS.n998" 5.2
resist "VSS.n999" "VSS.n600" 5.2
resist "VSS.n1000" "VSS.n566" 5.2
resist "VSS.n1000" "VSS.n598" 5.2
resist "VSS.n1003" "VSS.n1002" 5.2
resist "VSS.n1004" "VSS.n597" 5.2
resist "VSS.n1006" "VSS.n1005" 5.2
resist "VSS.n1008" "VSS.n596" 5.2
resist "VSS.n1011" "VSS.n1010" 5.2
resist "VSS.n1012" "VSS.n595" 5.2
resist "VSS.n1014" "VSS.n1013" 5.2
resist "VSS.n1016" "VSS.n587" 5.2
resist "VSS.n1018" "VSS.n1017" 5.2
resist "VSS.n914" "VSS.n913" 5.2
resist "VSS.n915" "VSS.n914" 5.2
resist "VSS.n662" "VSS.n661" 5.2
resist "VSS.n688" "VSS.n662" 5.2
resist "VSS.n924" "VSS.n923" 5.2
resist "VSS.n923" "VSS.n922" 5.2
resist "VSS.n925" "VSS.n660" 5.2
resist "VSS.n677" "VSS.n660" 5.2
resist "VSS.n927" "VSS.n926" 5.2
resist "VSS.n928" "VSS.n927" 5.2
resist "VSS.n791" "VSS.n790" 5.2
resist "VSS.n790" "VSS.n789" 5.2
resist "VSS.n792" "VSS.n750" 5.2
resist "VSS.n750" "VSS.n749" 5.2
resist "VSS.n794" "VSS.n793" 5.2
resist "VSS.n795" "VSS.n794" 5.2
resist "VSS.n748" "VSS.n747" 5.2
resist "VSS.n796" "VSS.n748" 5.2
resist "VSS.n799" "VSS.n798" 5.2
resist "VSS.n798" "VSS.n797" 5.2
resist "VSS.n800" "VSS.n746" 5.2
resist "VSS.n746" "VSS.n745" 5.2
resist "VSS.n802" "VSS.n801" 5.2
resist "VSS.n803" "VSS.n802" 5.2
resist "VSS.n744" "VSS.n743" 5.2
resist "VSS.n804" "VSS.n744" 5.2
resist "VSS.n807" "VSS.n806" 5.2
resist "VSS.n806" "VSS.n805" 5.2
resist "VSS.n808" "VSS.n742" 5.2
resist "VSS.n742" "VSS.n741" 5.2
resist "VSS.n810" "VSS.n809" 5.2
resist "VSS.n811" "VSS.n810" 5.2
resist "VSS.n740" "VSS.n739" 5.2
resist "VSS.n812" "VSS.n740" 5.2
resist "VSS.n815" "VSS.n814" 5.2
resist "VSS.n814" "VSS.n813" 5.2
resist "VSS.n816" "VSS.n738" 5.2
resist "VSS.n738" "VSS.n737" 5.2
resist "VSS.n818" "VSS.n817" 5.2
resist "VSS.n819" "VSS.n818" 5.2
resist "VSS.n736" "VSS.n735" 5.2
resist "VSS.n820" "VSS.n736" 5.2
resist "VSS.n823" "VSS.n822" 5.2
resist "VSS.n822" "VSS.n821" 5.2
resist "VSS.n824" "VSS.n734" 5.2
resist "VSS.n734" "VSS.n733" 5.2
resist "VSS.n826" "VSS.n825" 5.2
resist "VSS.n827" "VSS.n826" 5.2
resist "VSS.n732" "VSS.n731" 5.2
resist "VSS.n828" "VSS.n732" 5.2
resist "VSS.n831" "VSS.n830" 5.2
resist "VSS.n830" "VSS.n829" 5.2
resist "VSS.n832" "VSS.n730" 5.2
resist "VSS.n730" "VSS.n729" 5.2
resist "VSS.n834" "VSS.n833" 5.2
resist "VSS.n835" "VSS.n834" 5.2
resist "VSS.n728" "VSS.n727" 5.2
resist "VSS.n836" "VSS.n728" 5.2
resist "VSS.n839" "VSS.n838" 5.2
resist "VSS.n838" "VSS.n837" 5.2
resist "VSS.n840" "VSS.n726" 5.2
resist "VSS.n726" "VSS.n725" 5.2
resist "VSS.n842" "VSS.n841" 5.2
resist "VSS.n843" "VSS.n842" 5.2
resist "VSS.n724" "VSS.n723" 5.2
resist "VSS.n844" "VSS.n724" 5.2
resist "VSS.n847" "VSS.n846" 5.2
resist "VSS.n846" "VSS.n845" 5.2
resist "VSS.n848" "VSS.n722" 5.2
resist "VSS.n722" "VSS.n721" 5.2
resist "VSS.n850" "VSS.n849" 5.2
resist "VSS.n851" "VSS.n850" 5.2
resist "VSS.n720" "VSS.n719" 5.2
resist "VSS.n852" "VSS.n720" 5.2
resist "VSS.n855" "VSS.n854" 5.2
resist "VSS.n854" "VSS.n853" 5.2
resist "VSS.n856" "VSS.n718" 5.2
resist "VSS.n718" "VSS.n717" 5.2
resist "VSS.n858" "VSS.n857" 5.2
resist "VSS.n859" "VSS.n858" 5.2
resist "VSS.n716" "VSS.n715" 5.2
resist "VSS.n860" "VSS.n716" 5.2
resist "VSS.n863" "VSS.n862" 5.2
resist "VSS.n862" "VSS.n861" 5.2
resist "VSS.n864" "VSS.n714" 5.2
resist "VSS.n714" "VSS.n713" 5.2
resist "VSS.n866" "VSS.n865" 5.2
resist "VSS.n867" "VSS.n866" 5.2
resist "VSS.n712" "VSS.n711" 5.2
resist "VSS.n868" "VSS.n712" 5.2
resist "VSS.n871" "VSS.n870" 5.2
resist "VSS.n870" "VSS.n869" 5.2
resist "VSS.n872" "VSS.n710" 5.2
resist "VSS.n710" "VSS.n709" 5.2
resist "VSS.n874" "VSS.n873" 5.2
resist "VSS.n875" "VSS.n874" 5.2
resist "VSS.n708" "VSS.n707" 5.2
resist "VSS.n876" "VSS.n708" 5.2
resist "VSS.n879" "VSS.n878" 5.2
resist "VSS.n878" "VSS.n877" 5.2
resist "VSS.n880" "VSS.n706" 5.2
resist "VSS.n706" "VSS.n705" 5.2
resist "VSS.n882" "VSS.n881" 5.2
resist "VSS.n883" "VSS.n882" 5.2
resist "VSS.n704" "VSS.n703" 5.2
resist "VSS.n884" "VSS.n704" 5.2
resist "VSS.n887" "VSS.n886" 5.2
resist "VSS.n886" "VSS.n885" 5.2
resist "VSS.n888" "VSS.n702" 5.2
resist "VSS.n702" "VSS.n701" 5.2
resist "VSS.n890" "VSS.n889" 5.2
resist "VSS.n891" "VSS.n890" 5.2
resist "VSS.n700" "VSS.n699" 5.2
resist "VSS.n892" "VSS.n700" 5.2
resist "VSS.n895" "VSS.n894" 5.2
resist "VSS.n894" "VSS.n893" 5.2
resist "VSS.n896" "VSS.n698" 5.2
resist "VSS.n698" "VSS.n697" 5.2
resist "VSS.n898" "VSS.n897" 5.2
resist "VSS.n899" "VSS.n898" 5.2
resist "VSS.n696" "VSS.n695" 5.2
resist "VSS.n900" "VSS.n696" 5.2
resist "VSS.n903" "VSS.n902" 5.2
resist "VSS.n902" "VSS.n901" 5.2
resist "VSS.n904" "VSS.n694" 5.2
resist "VSS.n694" "VSS.n693" 5.2
resist "VSS.n906" "VSS.n905" 5.2
resist "VSS.n907" "VSS.n906" 5.2
resist "VSS.n692" "VSS.n691" 5.2
resist "VSS.n908" "VSS.n692" 5.2
resist "VSS.n911" "VSS.n910" 5.2
resist "VSS.n910" "VSS.n909" 5.2
resist "VSS.n912" "VSS.n690" 5.2
resist "VSS.n690" "VSS.n689" 5.2
resist "VSS.n777" "VSS.n776" 5.2
resist "VSS.n776" "VSS.n775" 5.2
resist "VSS.n778" "VSS.n761" 5.2
resist "VSS.n761" "VSS.n759" 5.2
resist "VSS.n780" "VSS.n779" 5.2
resist "VSS.n781" "VSS.n780" 5.2
resist "VSS.n762" "VSS.n760" 5.2
resist "VSS.n760" "VSS.n758" 5.2
resist "VSS.n752" "VSS.n751" 5.2
resist "VSS.n788" "VSS.n752" 5.2
resist "VSS.n2375" "VSS.n2374" 5.2
resist "VSS.n2374" "VSS.n2373" 5.2
resist "VSS.n425" "VSS.n424" 5.2
resist "VSS.n2369" "VSS.n425" 5.2
resist "VSS.n2367" "VSS.n2366" 5.2
resist "VSS.n2368" "VSS.n2367" 5.2
resist "VSS.n2365" "VSS.n427" 5.2
resist "VSS.n427" "VSS.n426" 5.2
resist "VSS.n2364" "VSS.n2363" 5.2
resist "VSS.n2363" "VSS.n2362" 5.2
resist "VSS.n429" "VSS.n428" 5.2
resist "VSS.n2361" "VSS.n429" 5.2
resist "VSS.n2359" "VSS.n2358" 5.2
resist "VSS.n2360" "VSS.n2359" 5.2
resist "VSS.n2357" "VSS.n431" 5.2
resist "VSS.n431" "VSS.n430" 5.2
resist "VSS.n2356" "VSS.n2355" 5.2
resist "VSS.n2355" "VSS.n2354" 5.2
resist "VSS.n433" "VSS.n432" 5.2
resist "VSS.n2353" "VSS.n433" 5.2
resist "VSS.n2351" "VSS.n2350" 5.2
resist "VSS.n2352" "VSS.n2351" 5.2
resist "VSS.n2349" "VSS.n435" 5.2
resist "VSS.n435" "VSS.n434" 5.2
resist "VSS.n2348" "VSS.n2347" 5.2
resist "VSS.n2347" "VSS.n2346" 5.2
resist "VSS.n437" "VSS.n436" 5.2
resist "VSS.n2345" "VSS.n437" 5.2
resist "VSS.n2343" "VSS.n2342" 5.2
resist "VSS.n2344" "VSS.n2343" 5.2
resist "VSS.n2341" "VSS.n439" 5.2
resist "VSS.n439" "VSS.n438" 5.2
resist "VSS.n2340" "VSS.n2339" 5.2
resist "VSS.n2339" "VSS.n2338" 5.2
resist "VSS.n441" "VSS.n440" 5.2
resist "VSS.n2337" "VSS.n441" 5.2
resist "VSS.n2335" "VSS.n2334" 5.2
resist "VSS.n2336" "VSS.n2335" 5.2
resist "VSS.n2333" "VSS.n443" 5.2
resist "VSS.n443" "VSS.n442" 5.2
resist "VSS.n2332" "VSS.n2331" 5.2
resist "VSS.n2331" "VSS.n2330" 5.2
resist "VSS.n445" "VSS.n444" 5.2
resist "VSS.n2329" "VSS.n445" 5.2
resist "VSS.n2327" "VSS.n2326" 5.2
resist "VSS.n2328" "VSS.n2327" 5.2
resist "VSS.n2325" "VSS.n447" 5.2
resist "VSS.n447" "VSS.n446" 5.2
resist "VSS.n2324" "VSS.n2323" 5.2
resist "VSS.n2323" "VSS.n2322" 5.2
resist "VSS.n449" "VSS.n448" 5.2
resist "VSS.n2321" "VSS.n449" 5.2
resist "VSS.n2319" "VSS.n2318" 5.2
resist "VSS.n2320" "VSS.n2319" 5.2
resist "VSS.n2317" "VSS.n451" 5.2
resist "VSS.n451" "VSS.n450" 5.2
resist "VSS.n2316" "VSS.n2315" 5.2
resist "VSS.n2315" "VSS.n2314" 5.2
resist "VSS.n453" "VSS.n452" 5.2
resist "VSS.n2313" "VSS.n453" 5.2
resist "VSS.n2311" "VSS.n2310" 5.2
resist "VSS.n2312" "VSS.n2311" 5.2
resist "VSS.n2309" "VSS.n455" 5.2
resist "VSS.n455" "VSS.n454" 5.2
resist "VSS.n2308" "VSS.n2307" 5.2
resist "VSS.n2307" "VSS.n2306" 5.2
resist "VSS.n457" "VSS.n456" 5.2
resist "VSS.n2305" "VSS.n457" 5.2
resist "VSS.n2303" "VSS.n2302" 5.2
resist "VSS.n2304" "VSS.n2303" 5.2
resist "VSS.n2301" "VSS.n459" 5.2
resist "VSS.n459" "VSS.n458" 5.2
resist "VSS.n2300" "VSS.n2299" 5.2
resist "VSS.n2299" "VSS.n2298" 5.2
resist "VSS.n461" "VSS.n460" 5.2
resist "VSS.n2297" "VSS.n461" 5.2
resist "VSS.n2295" "VSS.n2294" 5.2
resist "VSS.n2296" "VSS.n2295" 5.2
resist "VSS.n2293" "VSS.n463" 5.2
resist "VSS.n463" "VSS.n462" 5.2
resist "VSS.n2292" "VSS.n2291" 5.2
resist "VSS.n2291" "VSS.n2290" 5.2
resist "VSS.n465" "VSS.n464" 5.2
resist "VSS.n2289" "VSS.n465" 5.2
resist "VSS.n2287" "VSS.n2286" 5.2
resist "VSS.n2288" "VSS.n2287" 5.2
resist "VSS.n2285" "VSS.n467" 5.2
resist "VSS.n467" "VSS.n466" 5.2
resist "VSS.n2284" "VSS.n2283" 5.2
resist "VSS.n2283" "VSS.n2282" 5.2
resist "VSS.n469" "VSS.n468" 5.2
resist "VSS.n2281" "VSS.n469" 5.2
resist "VSS.n2279" "VSS.n2278" 5.2
resist "VSS.n2280" "VSS.n2279" 5.2
resist "VSS.n2277" "VSS.n471" 5.2
resist "VSS.n471" "VSS.n470" 5.2
resist "VSS.n2276" "VSS.n2275" 5.2
resist "VSS.n2275" "VSS.n2274" 5.2
resist "VSS.n473" "VSS.n472" 5.2
resist "VSS.n2273" "VSS.n473" 5.2
resist "VSS.n2271" "VSS.n2270" 5.2
resist "VSS.n2272" "VSS.n2271" 5.2
resist "VSS.n2269" "VSS.n475" 5.2
resist "VSS.n475" "VSS.n474" 5.2
resist "VSS.n2268" "VSS.n2267" 5.2
resist "VSS.n2267" "VSS.n2266" 5.2
resist "VSS.n477" "VSS.n476" 5.2
resist "VSS.n2265" "VSS.n477" 5.2
resist "VSS.n2263" "VSS.n2262" 5.2
resist "VSS.n2264" "VSS.n2263" 5.2
resist "VSS.n2261" "VSS.n479" 5.2
resist "VSS.n479" "VSS.n478" 5.2
resist "VSS.n2260" "VSS.n2259" 5.2
resist "VSS.n2259" "VSS.n2258" 5.2
resist "VSS.n481" "VSS.n480" 5.2
resist "VSS.n2257" "VSS.n481" 5.2
resist "VSS.n2255" "VSS.n2254" 5.2
resist "VSS.n2256" "VSS.n2255" 5.2
resist "VSS.n2253" "VSS.n483" 5.2
resist "VSS.n483" "VSS.n482" 5.2
resist "VSS.n2252" "VSS.n2251" 5.2
resist "VSS.n2251" "VSS.n2250" 5.2
resist "VSS.n485" "VSS.n484" 5.2
resist "VSS.n2249" "VSS.n485" 5.2
resist "VSS.n2247" "VSS.n2246" 5.2
resist "VSS.n2248" "VSS.n2247" 5.2
resist "VSS.n2245" "VSS.n487" 5.2
resist "VSS.n487" "VSS.n486" 5.2
resist "VSS.n2244" "VSS.n2243" 5.2
resist "VSS.n2243" "VSS.n2242" 5.2
resist "VSS.n489" "VSS.n488" 5.2
resist "VSS.n2241" "VSS.n489" 5.2
resist "VSS.n2239" "VSS.n2238" 5.2
resist "VSS.n2240" "VSS.n2239" 5.2
resist "VSS.n2237" "VSS.n491" 5.2
resist "VSS.n491" "VSS.n490" 5.2
resist "VSS.n2236" "VSS.n2235" 5.2
resist "VSS.n2235" "VSS.n2234" 5.2
resist "VSS.n493" "VSS.n492" 5.2
resist "VSS.n2233" "VSS.n493" 5.2
resist "VSS.n2231" "VSS.n2230" 5.2
resist "VSS.n2232" "VSS.n2231" 5.2
resist "VSS.n2229" "VSS.n495" 5.2
resist "VSS.n495" "VSS.n494" 5.2
resist "VSS.n2228" "VSS.n2227" 5.2
resist "VSS.n2227" "VSS.n2226" 5.2
resist "VSS.n497" "VSS.n496" 5.2
resist "VSS.n2225" "VSS.n497" 5.2
resist "VSS.n2223" "VSS.n2222" 5.2
resist "VSS.n2224" "VSS.n2223" 5.2
resist "VSS.n2221" "VSS.n499" 5.2
resist "VSS.n499" "VSS.n498" 5.2
resist "VSS.n2220" "VSS.n2219" 5.2
resist "VSS.n2219" "VSS.n2218" 5.2
resist "VSS.n501" "VSS.n500" 5.2
resist "VSS.n2217" "VSS.n501" 5.2
resist "VSS.n2402" "VSS.n408" 5.2
resist "VSS.n408" "VSS.n407" 5.2
resist "VSS.n2401" "VSS.n2400" 5.2
resist "VSS.n2400" "VSS.n2399" 5.2
resist "VSS.n410" "VSS.n409" 5.2
resist "VSS.n2382" "VSS.n410" 5.2
resist "VSS.n2378" "VSS.n2377" 5.2
resist "VSS.n2379" "VSS.n2378" 5.2
resist "VSS.n2376" "VSS.n423" 5.2
resist "VSS.n2372" "VSS.n423" 5.2
resist "VSS.n62" "VSS.n61" 5.2
resist "VSS.n2432" "VSS.n2431" 5.2
resist "VSS.n394" "VSS.n393" 5.2
resist "VSS.n2430" "VSS.n394" 5.2
resist "VSS.n2428" "VSS.n2427" 5.2
resist "VSS.n2429" "VSS.n2428" 5.2
resist "VSS.n2426" "VSS.n396" 5.2
resist "VSS.n396" "VSS.n395" 5.2
resist "VSS.n2425" "VSS.n2424" 5.2
resist "VSS.n2424" "VSS.n2423" 5.2
resist "VSS.n398" "VSS.n397" 5.2
resist "VSS.n2422" "VSS.n398" 5.2
resist "VSS.n2420" "VSS.n2419" 5.2
resist "VSS.n2421" "VSS.n2420" 5.2
resist "VSS.n2418" "VSS.n400" 5.2
resist "VSS.n400" "VSS.n399" 5.2
resist "VSS.n2417" "VSS.n2416" 5.2
resist "VSS.n2416" "VSS.n2415" 5.2
resist "VSS.n402" "VSS.n401" 5.2
resist "VSS.n2414" "VSS.n402" 5.2
resist "VSS.n2412" "VSS.n2411" 5.2
resist "VSS.n2413" "VSS.n2412" 5.2
resist "VSS.n2410" "VSS.n404" 5.2
resist "VSS.n404" "VSS.n403" 5.2
resist "VSS.n2409" "VSS.n2408" 5.2
resist "VSS.n2408" "VSS.n2407" 5.2
resist "VSS.n406" "VSS.n405" 5.2
resist "VSS.n2406" "VSS.n406" 5.2
resist "VSS.n2404" "VSS.n2403" 5.2
resist "VSS.n2405" "VSS.n2404" 5.2
resist "VSS.n563" "VSS.n562" 5.2
resist "7b_counter_0.3_inp_NOR_0.VSS" "VSS.n563" 5.2
resist "VSS.n2030" "VSS.n559" 5.2
resist "VSS.n2031" "VSS.n2030" 5.2
resist "VSS.n2034" "VSS.n2033" 5.2
resist "VSS.n2033" "VSS.n2032" 5.2
resist "VSS.n211" "VSS.n102" 5.2
resist "VSS.n102" "VSS.n101" 5.2
resist "VSS.n210" "VSS.n209" 5.2
resist "VSS.n209" "VSS.n208" 5.2
resist "VSS.n104" "VSS.n103" 5.2
resist "VSS.n207" "VSS.n104" 5.2
resist "VSS.n213" "VSS.n212" 5.2
resist "p3_gen_magic_0.xnor_magic_2.VSS" "VSS.n213" 5.2
resist "VSS.n2664" "VSS.n2663" 5.2
resist "VSS.n2663" "p3_gen_magic_0.xnor_magic_3.VSS" 5.2
resist "VSS.n2717" "VSS.n2716" 5.2
resist "VSS.n2716" "VSS.n2715" 5.2
resist "VSS.n2665" "VSS.n2626" 5.2
resist "VSS.n2714" "VSS.n2626" 5.2
resist "VSS.n2712" "VSS.n2711" 5.2
resist "VSS.n2713" "VSS.n2712" 5.2
resist "VSS.n2710" "VSS.n2709" 5.2
resist "VSS.n2709" "VSS.n2708" 5.2
resist "VSS.n2667" "VSS.n2666" 5.2
resist "VSS.n2674" "VSS.n2667" 5.2
resist "VSS.n2672" "VSS.n2625" 5.2
resist "VSS.n2673" "VSS.n2672" 5.2
resist "VSS.n2682" "VSS.n2668" 5.2
resist "p3_gen_magic_0.xnor_magic_1.VSS" "VSS.n2668" 5.2
resist "VSS.n2610" "VSS.n2609" 5.2
resist "VSS.n2609" "p3_gen_magic_0.xnor_magic_4.VSS" 5.2
resist "VSS.n2735" "VSS.n2734" 5.2
resist "VSS.n2734" "VSS.n2733" 5.2
resist "VSS.n2611" "VSS.n2599" 5.2
resist "VSS.n2732" "VSS.n2599" 5.2
resist "VSS.n2730" "VSS.n2729" 5.2
resist "VSS.n2731" "VSS.n2730" 5.2
resist "VSS.n2728" "VSS.n2727" 5.2
resist "VSS.n2727" "VSS.n2726" 5.2
resist "VSS.n2613" "VSS.n2612" 5.2
resist "VSS.n2617" "VSS.n2613" 5.2
resist "VSS.n2615" "VSS.n2598" 5.2
resist "VSS.n2616" "VSS.n2615" 5.2
resist "VSS.n2639" "VSS.n2614" 5.2
resist "p3_gen_magic_0.xnor_magic_5.VSS" "VSS.n2614" 5.2
resist "VSS.n2587" "VSS.n73" 5.2
resist "p3_gen_magic_0.xnor_magic_0.VSS" "VSS.n73" 5.2
resist "VSS.n2768" "VSS.n2767" 5.2
resist "VSS.n2769" "VSS.n2768" 5.2
resist "VSS.n2766" "VSS.n71" 5.2
resist "VSS.n71" "VSS.n70" 5.2
resist "VSS.n2765" "VSS.n2764" 5.2
resist "VSS.n2764" "VSS.n2763" 5.2
resist "VSS.n2588" "VSS.n89" 5.2
resist "VSS.n89" "VSS.n88" 5.2
resist "VSS.n2586" "VSS.n2585" 5.2
resist "VSS.n2585" "VSS.n2584" 5.2
resist "VSS.n90" "VSS.n72" 5.2
resist "VSS.n2583" "VSS.n90" 5.2
resist "VSS.n2590" "VSS.n2589" 5.2
resist "p3_gen_magic_0.xnor_magic_6.VSS" "VSS.n2590" 5.2
resist "VSS.n1097" "VSS.n1096" 5.2
resist "VSS.n1170" "VSS.n1097" 5.2
resist "VSS.n1168" "VSS.n1167" 5.2
resist "VSS.n1169" "VSS.n1168" 5.2
resist "VSS.n1166" "VSS.n1165" 5.2
resist "VSS.n1165" "VSS.n1164" 5.2
resist "VSS.n1176" "VSS.n1175" 5.2
resist "VSS.n1175" "p2_gen_magic_0.xnor_magic_2.VSS" 5.2
resist "VSS.n257" "VSS.n250" 5.2
resist "VSS.n250" "VSS.n249" 5.2
resist "VSS.n255" "VSS.n254" 5.2
resist "VSS.n254" "VSS.n253" 5.2
resist "VSS.n251" "VSS.n233" 5.2
resist "VSS.n252" "VSS.n251" 5.2
resist "VSS.n259" "VSS.n258" 5.2
resist "p2_gen_magic_0.xnor_magic_6.VSS" "VSS.n259" 5.2
resist "VSS.n256" "VSS.n234" 5.2
resist "p2_gen_magic_0.xnor_magic_0.VSS" "VSS.n234" 5.2
resist "VSS.n2523" "VSS.n2522" 5.2
resist "VSS.n2524" "VSS.n2523" 5.2
resist "VSS.n2521" "VSS.n232" 5.2
resist "VSS.n232" "VSS.n231" 5.2
resist "VSS.n2520" "VSS.n2519" 5.2
resist "VSS.n2519" "VSS.n2518" 5.2
resist "VSS.n279" "VSS.n278" 5.2
resist "VSS.n278" "p2_gen_magic_0.xnor_magic_4.VSS" 5.2
resist "VSS.n2493" "VSS.n2492" 5.2
resist "VSS.n2492" "VSS.n2491" 5.2
resist "VSS.n280" "VSS.n268" 5.2
resist "VSS.n2490" "VSS.n268" 5.2
resist "VSS.n2488" "VSS.n2487" 5.2
resist "VSS.n2489" "VSS.n2488" 5.2
resist "VSS.n2486" "VSS.n2485" 5.2
resist "VSS.n2485" "VSS.n2484" 5.2
resist "VSS.n282" "VSS.n281" 5.2
resist "VSS.n289" "VSS.n282" 5.2
resist "VSS.n287" "VSS.n267" 5.2
resist "VSS.n288" "VSS.n287" 5.2
resist "VSS.n311" "VSS.n283" 5.2
resist "p2_gen_magic_0.xnor_magic_5.VSS" "VSS.n283" 5.2
resist "VSS.n336" "VSS.n335" 5.2
resist "VSS.n335" "p2_gen_magic_0.xnor_magic_3.VSS" 5.2
resist "VSS.n2475" "VSS.n2474" 5.2
resist "VSS.n2474" "VSS.n2473" 5.2
resist "VSS.n337" "VSS.n298" 5.2
resist "VSS.n2472" "VSS.n298" 5.2
resist "VSS.n2470" "VSS.n2469" 5.2
resist "VSS.n2471" "VSS.n2470" 5.2
resist "VSS.n2468" "VSS.n2467" 5.2
resist "VSS.n2467" "VSS.n2466" 5.2
resist "VSS.n339" "VSS.n338" 5.2
resist "VSS.n346" "VSS.n339" 5.2
resist "VSS.n344" "VSS.n297" 5.2
resist "VSS.n345" "VSS.n344" 5.2
resist "VSS.n354" "VSS.n340" 5.2
resist "p2_gen_magic_0.xnor_magic_1.VSS" "VSS.n340" 5.2
resist "VSS.n204" "VSS.t662" 5.20552
resist "VSS.n92" "VSS.t1044" 5.20552
resist "VSS.n2738" "VSS.t1131" 5.20552
resist "VSS.n2623" "VSS.t1180" 5.20552
resist "VSS.n2601" "VSS.t1188" 5.20552
resist "VSS.n2628" "VSS.t1214" 5.20552
resist "VSS.n2772" "VSS.t785" 5.20552
resist "VSS.n1099" "VSS.t666" 5.20552
resist "VSS.n2539" "VSS.t1049" 5.20552
resist "VSS.n2527" "VSS.t793" 5.20552
resist "VSS.n295" "VSS.t1038" 5.20552
resist "VSS.n265" "VSS.t1136" 5.20552
resist "VSS.n270" "VSS.t1194" 5.20552
resist "VSS.n300" "VSS.t1220" 5.20552
resist "VSS.n1219" "VSS.t609" 5.21356
resist "VSS.n2087" "VSS.t1005" 5.21356
resist "VSS.n2437" "VSS.t743" 5.21356
resist "VSS.n1068" "VSS.t625" 5.21448
resist "VSS.n1248" "VSS.t631" 5.21448
resist "VSS.n2088" "VSS.t980" 5.21448
resist "VSS.n2042" "7b_counter_0.3_inp_AND_magic_0.VSS" 5.21781
resist "VSS.n1810" "VSS.t519" 5.23076
resist "VSS.n1873" "VSS.t395" 5.23076
resist "VSS.n555" "VSS.t268" 5.23076
resist "VSS.n553" "VSS.t1282" 5.23076
resist "VSS.n2167" "VSS.t516" 5.23076
resist "VSS.n2173" "VSS.t133" 5.23076
resist "VSS.n525" "VSS.t110" 5.23076
resist "VSS.n2073" "VSS.t408" 5.23076
resist "VSS.n513" "VSS.t1170" 5.23076
resist "VSS.n174" "VSS.t923" 5.23076
resist "VSS.n1313" "VSS.t1270" 5.23076
resist "VSS.n1375" "VSS.t119" 5.23076
resist "VSS.n1211" "VSS.t276" 5.23076
resist "VSS.n1194" "VSS.t240" 5.23076
resist "VSS.n1187" "VSS.t283" 5.23076
resist "VSS.n1404" "VSS.t437" 5.23076
resist "VSS.n1415" "VSS.t375" 5.23076
resist "VSS.n1073" "VSS.t242" 5.23076
resist "VSS.n1417" "VSS.t248" 5.23076
resist "VSS.n1928" "VSS.t490" 5.23076
resist "VSS.n1402" "VSS.t383" 5.23076
resist "VSS.n1217" "VSS.t424" 5.23076
resist "VSS.n1226" "VSS.t358" 5.23076
resist "VSS.n1364" "VSS.t203" 5.23076
resist "VSS.n1245" "VSS.t500" 5.23076
resist "VSS.n1258" "VSS.t234" 5.23076
resist "VSS.n1345" "VSS.t426" 5.23076
resist "VSS.n1278" "VSS.t889" 5.23076
resist "VSS.n1331" "VSS.t463" 5.23076
resist "VSS.n1343" "VSS.t391" 5.23076
resist "VSS.n1362" "VSS.t145" 5.23076
resist "VSS.n1305" "VSS.t287" 5.23076
resist "VSS.n1298" "VSS.t258" 5.23076
resist "VSS.n1315" "VSS.t222" 5.23076
resist "VSS.n1149" "VSS.t535" 5.23076
resist "VSS.n2137" "VSS.t261" 5.23076
resist "VSS.n2143" "VSS.t467" 5.23076
resist "VSS.n2187" "VSS.t450" 5.23076
resist "VSS.n2196" "VSS.t342" 5.23076
resist "VSS.n516" "VSS.t317" 5.23076
resist "VSS.n2093" "VSS.t377" 5.23076
resist "VSS.n2122" "VSS.t694" 5.23076
resist "VSS.n2079" "VSS.t155" 5.23076
resist "VSS.n2077" "VSS.t272" 5.23076
resist "VSS.n2166" "VSS.t180" 5.23076
resist "VSS.n2175" "VSS.t471" 5.23076
resist "VSS.n187" "VSS.t326" 5.24086
resist "VSS.n2456" "VSS.t774" 5.2465
resist "p2_gen_magic_0.AND2_magic_0.VSS" "VSS.t191" 5.2704
resist "VSS.n146" "VSS.n115" 5.29345
resist "7b_counter_0.NOR_gate_1.VSS" "VSS.t1153" 5.31841
resist "VSS.n2069" "VSS.t217" 5.3334
resist "VSS.n1380" "VSS.t366" 5.3334
resist "VSS.n1191" "VSS.t1280" 5.3334
resist "VSS.n1935" "VSS.t179" 5.3334
resist "VSS.n1297" "VSS.t480" 5.3334
resist "VSS.n2162" "VSS.t114" 5.3334
resist "VSS.n1950" "VSS.t153" 5.3334
resist "7b_counter_0.NOR_gate_0.VSS" "VSS.t814" 5.36185
resist "VSS.n1033" "VSS.t731" 5.38219
resist "VSS.n1914" "VSS.t905" 5.38219
resist "7b_counter_0.DFF_magic_0.inverter_magic_3.VSS" "VSS.t737" 5.38996
resist "DFF_magic_0.inverter_magic_3.VSS" "VSS.t834" 5.38996
resist "divide_by_2_0.inverter_magic_3.VSS" "VSS.t1119" 5.38996
resist "mux_magic_0.VSS" "VSS.t1027" 5.43252
resist "VSS.n187" "VSS.n186" 5.43603
resist "VSS.n1052" "VSS.n1027" 5.70045
resist "VSS.n177" "VSS.n176" 5.9915
resist "VSS.n1437" "VSS.n1435" 6.00274
resist "VSS.n1077" "VSS.n1076" 6.04569
resist "VSS.n1874" "VSS.n1873" 6.2081
resist "VSS.n2898" "VSS.n2897" 6.52045
resist "VSS.n1152" "VSS.n1151" 7.12444
resist "VSS.n1792" "VSS.n1791" 7.23734
resist "VSS.n2849" "VSS.n9" 7.29144
resist "VSS.n1998" "VSS.n1997" 7.49818
resist "VSS.n2590" "VSS.n89" 7.74468
resist "VSS.n2764" "VSS.n73" 7.74468
resist "VSS.n2727" "VSS.n2614" 7.74468
resist "VSS.n2730" "VSS.n2609" 7.74468
resist "VSS.n2709" "VSS.n2668" 7.74468
resist "VSS.n2712" "VSS.n2663" 7.74468
resist "VSS.n2519" "VSS.n234" 7.74468
resist "VSS.n2467" "VSS.n340" 7.74468
resist "VSS.n2470" "VSS.n335" 7.74468
resist "VSS.n2485" "VSS.n283" 7.74468
resist "VSS.n2488" "VSS.n278" 7.74468
resist "VSS.n259" "VSS.n250" 7.74468
resist "VSS.n1175" "VSS.n1097" 7.74468
resist "VSS.n213" "VSS.n102" 7.74468
resist "VSS.n2160" "VSS.t775" 7.99508
resist "VSS.n1295" "VSS.t740" 7.99508
resist "VSS.n2767" "VSS.t926" 8.19156
resist "VSS.n2522" "VSS.t305" 8.19156
resist "VSS.n2898" "VSS.n2849" 8.83989
resist "VSS.n2043" "VSS.n2042" 8.85256
resist "VSS.n1999" "VSS.n1998" 9
resist "VSS.n2551" "VSS.n2550" 9
resist "VSS.n2561" "VSS.n2560" 9
resist "VSS.n1630" "VSS.n1438" 9.26465
resist "VSS.n2465" "VSS.n2464" 9.36884
resist "VSS.n2783" "VSS.n2782" 9.3807
resist "VSS.n2782" "VSS.n61" 9.38176
resist "VSS.n1881" "VSS.n1880" 9.65316
resist "VSS.n1961" "VSS.n1960" 9.65316
resist "VSS.n1112" "VSS.n1111" 9.65316
resist "VSS.n2859" "VSS.n2854" 9.65316
resist "VSS.n1856" "VSS.n1855" 9.65316
resist "VSS.n2030" "VSS.n563" 9.76744
resist "VSS.n1893" "VSS.n1892" 9.80877
resist "VSS.n1973" "VSS.n1972" 9.80877
resist "VSS.n1126" "VSS.n1125" 9.80877
resist "VSS.n2875" "VSS.n2874" 9.80877
resist "VSS.n1845" "VSS.n1844" 9.80877
resist "VSS.n1370" "VSS.n1369" 9.82017
resist "VSS.n2113" "VSS.n2112" 9.91618
resist "VSS.n551" "VSS.n535" 10.1979
resist "VSS.n1204" "VSS.n1203" 10.1979
resist "VSS.n1411" "VSS.n1410" 10.1979
resist "VSS.n1290" "VSS.n1289" 10.1979
resist "VSS.n1352" "VSS.n1351" 10.1979
resist "VSS.n2155" "VSS.n2154" 10.1979
resist "VSS.n2202" "VSS.n2201" 10.1979
resist "VSS.n1076" "VSS.n10" 10.2945
resist "mux_magic_0.VSS" "VSS.n2906" 10.4
resist "VSS.n1870" "mux_magic_0.AND2_magic_1.VSS" 10.4
resist "VSS.n2831" "VSS.n2830" 10.4
resist "VSS.n1831" "VSS.n1830" 10.4
resist "divide_by_2_0.VSS" "VSS.n1832" 10.4
resist "VSS.n1835" "VSS.n1834" 10.4
resist "VSS.n1823" "VSS.n1822" 10.4
resist "VSS.n1842" "VSS.n1841" 10.4
resist "VSS.n1824" "VSS.n1820" 10.4
resist "VSS.n1839" "VSS.n1838" 10.4
resist "VSS.n1846" "VSS.n1817" 10.4
resist "VSS.n1854" "VSS.n1853" 10.4
resist "VSS.n1849" "VSS.n1816" 10.4
resist "VSS.n1858" "VSS.n1857" 10.4
resist "VSS.n1860" "VSS.n1859" 10.4
resist "mux_magic_0.AND2_magic_0.VSS" "VSS.n1872" 10.4
resist "VSS.n1877" "VSS.n1876" 10.4
resist "VSS.n1879" "VSS.n1878" 10.4
resist "VSS.n1891" "VSS.n1890" 10.4
resist "VSS.n1883" "VSS.n1882" 10.4
resist "VSS.n1885" "VSS.n1884" 10.4
resist "VSS.n1909" "VSS.n1908" 10.4
resist "VSS.n1905" "VSS.n1904" 10.4
resist "VSS.n1896" "VSS.n1895" 10.4
resist "VSS.n1903" "VSS.n1902" 10.4
resist "VSS.n1898" "VSS.n1897" 10.4
resist "VSS.n1914" "VSS.n1913" 10.4
resist "VSS.n1911" "divide_by_2_1.VSS" 10.4
resist "VSS.n2861" "VSS.n2860" 10.4
resist "VSS.n2856" "VSS.n2855" 10.4
resist "VSS.n2877" "VSS.n2876" 10.4
resist "VSS.n2867" "VSS.n2866" 10.4
resist "VSS.n2865" "VSS.n2864" 10.4
resist "VSS.n2891" "VSS.n2890" 10.4
resist "VSS.n2885" "VSS.n2884" 10.4
resist "VSS.n2881" "VSS.n2880" 10.4
resist "VSS.n2887" "VSS.n2886" 10.4
resist "VSS.n2871" "VSS.n2851" 10.4
resist "VSS.n2896" "VSS.n2895" 10.4
resist "VSS.n2894" "DFF_magic_0.VSS" 10.4
resist "VSS.n127" "VSS.n126" 10.4
resist "VSS.n129" "VSS.n128" 10.4
resist "VSS.n144" "VSS.n143" 10.4
resist "VSS.n136" "VSS.n135" 10.4
resist "VSS.n138" "VSS.n137" 10.4
resist "VSS.n183" "VSS.n182" 10.4
resist "VSS.n159" "VSS.n158" 10.4
resist "VSS.n150" "VSS.n149" 10.4
resist "VSS.n157" "VSS.n156" 10.4
resist "VSS.n152" "VSS.n151" 10.4
resist "VSS.n179" "VSS.n178" 10.4
resist "p3_gen_magic_0.neg_DFF_magic_0.VSS" "VSS.n180" 10.4
resist "VSS.n199" "p3_gen_magic_0.AND2_magic_1.VSS" 10.4
resist "p2_gen_magic_0.AND2_magic_0.VSS" "VSS.n1147" 10.4
resist "VSS.n1154" "VSS.n1153" 10.4
resist "VSS.n1145" "p2_gen_magic_0.DFF_magic_0.VSS" 10.4
resist "p2_gen_magic_0.AND2_magic_1.VSS" "VSS.n1155" 10.4
resist "VSS.n1391" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VSS" 10.4
resist "VSS.n1191" "VSS.n1086" 10.4
resist "VSS.n1405" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VSS" 10.4
resist "VSS.n1396" "VSS.n1395" 10.4
resist "VSS.n1413" "7b_counter_0.MDFF_7.mux_magic_2.VSS" 10.4
resist "VSS.n1936" "VSS.n1935" 10.4
resist "VSS.n1936" "VSS.n1074" 10.4
resist "VSS.n1937" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VSS" 10.4
resist "VSS.n1937" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VSS" 10.4
resist "VSS.n1946" "7b_counter_0.MDFF_7.mux_magic_0.VSS" 10.4
resist "VSS.n1946" "7b_counter_0.MDFF_7.mux_magic_3.VSS" 10.4
resist "VSS.n1951" "VSS.n1950" 10.4
resist "7b_counter_0.buffer_magic_1.VSS" "VSS.n1054" 10.4
resist "VSS.n1057" "7b_counter_0.VSS" 10.4
resist "7b_counter_0.buffer_magic_2.VSS" "VSS.n1058" 10.4
resist "VSS.n1063" "7b_counter_0.buffer_magic_0.VSS" 10.4
resist "VSS.n1995" "VSS.n1994" 10.4
resist "VSS.n2035" "7b_counter_0.NOR_gate_0.VSS" 10.4
resist "VSS.n2051" "VSS.n2050" 10.4
resist "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VSS" "VSS.n2052" 10.4
resist "VSS.n2067" "7b_counter_0.MDFF_6.mux_magic_2.VSS" 10.4
resist "VSS.n2071" "VSS.n2070" 10.4
resist "VSS.n2070" "VSS.n2069" 10.4
resist "VSS.n2057" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VSS" 10.4
resist "7b_counter_0.NOR_gate_1.VSS" "VSS.n2040" 10.4
resist "VSS.n1992" "VSS.n1991" 10.4
resist "7b_counter_0.DFF_magic_0.VSS" "VSS.n1989" 10.4
resist "VSS.n1988" "VSS.n1987" 10.4
resist "VSS.n1985" "VSS.n1984" 10.4
resist "VSS.n1976" "VSS.n1975" 10.4
resist "VSS.n1983" "VSS.n1982" 10.4
resist "VSS.n1978" "VSS.n1977" 10.4
resist "VSS.n1971" "VSS.n1970" 10.4
resist "VSS.n1963" "VSS.n1962" 10.4
resist "VSS.n1965" "VSS.n1964" 10.4
resist "VSS.n1959" "VSS.n1958" 10.4
resist "VSS.n1957" "VSS.n1956" 10.4
resist "VSS.n1034" "VSS.n1033" 10.4
resist "7b_counter_0.NAND_magic_0.VSS" "VSS.n2028" 10.4
resist "7b_counter_0.MDFF_3.mux_magic_0.VSS" "VSS.n2436" 10.4
resist "VSS.n2436" "7b_counter_0.MDFF_3.mux_magic_3.VSS" 10.4
resist "VSS.n2180" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VSS" 10.4
resist "VSS.n2180" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VSS" 10.4
resist "VSS.n2178" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VSS" 10.4
resist "VSS.n2163" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VSS" 10.4
resist "VSS.n2182" "VSS.n2181" 10.4
resist "VSS.n2181" "VSS.n2162" 10.4
resist "VSS.n2185" "7b_counter_0.MDFF_3.mux_magic_2.VSS" 10.4
resist "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VSS" "VSS.n2151" 10.4
resist "VSS.n2193" "VSS.n2192" 10.4
resist "VSS.n2191" "VSS.n2190" 10.4
resist "VSS.n2140" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VSS" 10.4
resist "7b_counter_0.MDFF_5.mux_magic_2.VSS" "VSS.n2207" 10.4
resist "VSS.n2131" "VSS.n508" 10.4
resist "VSS.n2131" "VSS.n2130" 10.4
resist "VSS.n2119" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VSS" 10.4
resist "VSS.n2119" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VSS" 10.4
resist "VSS.n2101" "7b_counter_0.MDFF_5.mux_magic_3.VSS" 10.4
resist "VSS.n2102" "7b_counter_0.MDFF_6.mux_magic_3.VSS" 10.4
resist "VSS.n2101" "7b_counter_0.MDFF_5.mux_magic_0.VSS" 10.4
resist "VSS.n2102" "7b_counter_0.MDFF_6.mux_magic_0.VSS" 10.4
resist "VSS.n2068" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VSS" 10.4
resist "VSS.n2068" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VSS" 10.4
resist "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VSS" "VSS.n2080" 10.4
resist "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VSS" "VSS.n2104" 10.4
resist "VSS.n203" "VSS.n202" 10.4
resist "VSS.n189" "VSS.n108" 10.4
resist "VSS.n2569" "VSS.n2568" 10.4
resist "VSS.n2577" "VSS.n2576" 10.4
resist "VSS.n2774" "VSS.n2773" 10.4
resist "VSS.n2567" "VSS.n2566" 10.4
resist "VSS.n2699" "VSS.n2698" 10.4
resist "VSS.n2701" "VSS.n2700" 10.4
resist "VSS.n172" "VSS.n171" 10.4
resist "p3_gen_magic_0.AND2_magic_0.VSS" "VSS.n185" 10.4
resist "VSS.n2657" "VSS.n2624" 10.4
resist "VSS.n2649" "VSS.n2648" 10.4
resist "VSS.n2719" "VSS.n2718" 10.4
resist "VSS.n2647" "VSS.n2646" 10.4
resist "VSS.n2603" "VSS.n2597" 10.4
resist "VSS.n2754" "VSS.n2753" 10.4
resist "VSS.n2737" "VSS.n2736" 10.4
resist "VSS.n2752" "VSS.n2751" 10.4
resist "VSS.n371" "VSS.n370" 10.4
resist "VSS.n373" "VSS.n372" 10.4
resist "VSS.n2528" "VSS.n226" 10.4
resist "VSS.n1178" "VSS.n1177" 10.4
resist "VSS.n2541" "VSS.n2540" 10.4
resist "VSS.n2544" "VSS.n2543" 10.4
resist "VSS.n1181" "VSS.n1180" 10.4
resist "VSS.n1159" "VSS.n1088" 10.4
resist "VSS.n2507" "VSS.n2506" 10.4
resist "VSS.n272" "VSS.n266" 10.4
resist "VSS.n2509" "VSS.n2508" 10.4
resist "VSS.n2495" "VSS.n2494" 10.4
resist "VSS.n329" "VSS.n296" 10.4
resist "VSS.n321" "VSS.n320" 10.4
resist "VSS.n2477" "VSS.n2476" 10.4
resist "VSS.n319" "VSS.n318" 10.4
resist "VSS.n1324" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VSS" 10.4
resist "VSS.n1326" "VSS.n1325" 10.4
resist "VSS.n1325" "VSS.n1297" 10.4
resist "VSS.n1329" "7b_counter_0.MDFF_0.mux_magic_2.VSS" 10.4
resist "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VSS" "VSS.n1286" 10.4
resist "VSS.n1337" "VSS.n1336" 10.4
resist "VSS.n1335" "VSS.n1334" 10.4
resist "VSS.n1346" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VSS" 10.4
resist "VSS.n1354" "7b_counter_0.MDFF_4.mux_magic_2.VSS" 10.4
resist "VSS.n1356" "VSS.n1355" 10.4
resist "VSS.n1355" "VSS.n1266" 10.4
resist "VSS.n1365" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VSS" 10.4
resist "VSS.n1365" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VSS" 10.4
resist "7b_counter_0.MDFF_4.mux_magic_3.VSS" "VSS.n1367" 10.4
resist "VSS.n1372" "7b_counter_0.MDFF_1.mux_magic_3.VSS" 10.4
resist "VSS.n1367" "7b_counter_0.MDFF_4.mux_magic_0.VSS" 10.4
resist "VSS.n1372" "7b_counter_0.MDFF_1.mux_magic_0.VSS" 10.4
resist "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VSS" "VSS.n1231" 10.4
resist "VSS.n1231" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VSS" 10.4
resist "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VSS" "VSS.n1227" 10.4
resist "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VSS" "VSS.n1374" 10.4
resist "VSS.n1381" "VSS.n1380" 10.4
resist "VSS.n1382" "VSS.n1381" 10.4
resist "VSS.n1385" "7b_counter_0.MDFF_1.mux_magic_2.VSS" 10.4
resist "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VSS" "VSS.n1387" 10.4
resist "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VSS" "VSS.n1939" 10.4
resist "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VSS" "VSS.n1927" 10.4
resist "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VSS" "VSS.n1401" 10.4
resist "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VSS" "VSS.n1257" 10.4
resist "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VSS" "VSS.n1330" 10.4
resist "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VSS" "VSS.n1342" 10.4
resist "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VSS" "VSS.n1361" 10.4
resist "VSS.n1324" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VSS" 10.4
resist "VSS.n2455" "7b_counter_0.MDFF_0.mux_magic_0.VSS" 10.4
resist "7b_counter_0.MDFF_0.mux_magic_3.VSS" "VSS.n2455" 10.4
resist "VSS.n1318" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VSS" 10.4
resist "VSS.n1142" "VSS.n1141" 10.4
resist "VSS.n1136" "VSS.n1135" 10.4
resist "VSS.n1132" "VSS.n1131" 10.4
resist "VSS.n1122" "VSS.n1106" 10.4
resist "VSS.n1138" "VSS.n1137" 10.4
resist "VSS.n1128" "VSS.n1127" 10.4
resist "VSS.n1118" "VSS.n1117" 10.4
resist "VSS.n1116" "VSS.n1115" 10.4
resist "VSS.n1110" "VSS.n6" 10.4
resist "VSS.n2902" "VSS.n2901" 10.4
resist "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VSS" "VSS.n2186" 10.4
resist "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VSS" "VSS.n2197" 10.4
resist "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VSS" "VSS.n2094" 10.4
resist "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VSS" "VSS.n2121" 10.4
resist "divide_by_2_0.tg_magic_0.VSS" "VSS.n1836" 10.4033
resist "VSS.n1888" "divide_by_2_1.tg_magic_2.VSS" 10.4033
resist "VSS.n1968" "7b_counter_0.DFF_magic_0.tg_magic_2.VSS" 10.4033
resist "7b_counter_0.DFF_magic_0.tg_magic_0.VSS" "VSS.n1036" 10.4033
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VSS" "VSS.n111" 10.4033
resist "VSS.n141" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VSS" 10.4033
resist "divide_by_2_1.tg_magic_0.VSS" "VSS.n1425" 10.4033
resist "VSS.n1140" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.VSS" 10.4033
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_2.VSS" "VSS.n1107" 10.4033
resist "VSS.n2889" "DFF_magic_0.tg_magic_0.VSS" 10.4033
resist "DFF_magic_0.tg_magic_2.VSS" "VSS.n2852" 10.4033
resist "VSS.n1852" "divide_by_2_0.tg_magic_2.VSS" 10.4033
resist "VSS.n2753" "VSS.t1155" 10.4292
resist "VSS.n2508" "VSS.t1159" 10.4292
resist "VSS.n2432" "VSS.n394" 10.5
resist "VSS.n2428" "VSS.n394" 10.5
resist "VSS.n2428" "VSS.n396" 10.5
resist "VSS.n2424" "VSS.n396" 10.5
resist "VSS.n2424" "VSS.n398" 10.5
resist "VSS.n2420" "VSS.n398" 10.5
resist "VSS.n2420" "VSS.n400" 10.5
resist "VSS.n2416" "VSS.n400" 10.5
resist "VSS.n2416" "VSS.n402" 10.5
resist "VSS.n2412" "VSS.n402" 10.5
resist "VSS.n2412" "VSS.n404" 10.5
resist "VSS.n2408" "VSS.n404" 10.5
resist "VSS.n2408" "VSS.n406" 10.5
resist "VSS.n2404" "VSS.n406" 10.5
resist "VSS.n2404" "VSS.n408" 10.5
resist "VSS.n2400" "VSS.n408" 10.5
resist "VSS.n2400" "VSS.n410" 10.5
resist "VSS.n2378" "VSS.n410" 10.5
resist "VSS.n2378" "VSS.n423" 10.5
resist "VSS.n2374" "VSS.n423" 10.5
resist "VSS.n2374" "VSS.n425" 10.5
resist "VSS.n2367" "VSS.n425" 10.5
resist "VSS.n2367" "VSS.n427" 10.5
resist "VSS.n2363" "VSS.n427" 10.5
resist "VSS.n2363" "VSS.n429" 10.5
resist "VSS.n2359" "VSS.n429" 10.5
resist "VSS.n2359" "VSS.n431" 10.5
resist "VSS.n2355" "VSS.n431" 10.5
resist "VSS.n2355" "VSS.n433" 10.5
resist "VSS.n2351" "VSS.n433" 10.5
resist "VSS.n2351" "VSS.n435" 10.5
resist "VSS.n2347" "VSS.n435" 10.5
resist "VSS.n2347" "VSS.n437" 10.5
resist "VSS.n2343" "VSS.n437" 10.5
resist "VSS.n2343" "VSS.n439" 10.5
resist "VSS.n2339" "VSS.n439" 10.5
resist "VSS.n2339" "VSS.n441" 10.5
resist "VSS.n2335" "VSS.n441" 10.5
resist "VSS.n2335" "VSS.n443" 10.5
resist "VSS.n2331" "VSS.n443" 10.5
resist "VSS.n2331" "VSS.n445" 10.5
resist "VSS.n2327" "VSS.n445" 10.5
resist "VSS.n2327" "VSS.n447" 10.5
resist "VSS.n2323" "VSS.n447" 10.5
resist "VSS.n2323" "VSS.n449" 10.5
resist "VSS.n2319" "VSS.n449" 10.5
resist "VSS.n2319" "VSS.n451" 10.5
resist "VSS.n2315" "VSS.n451" 10.5
resist "VSS.n2315" "VSS.n453" 10.5
resist "VSS.n2311" "VSS.n453" 10.5
resist "VSS.n2311" "VSS.n455" 10.5
resist "VSS.n2307" "VSS.n455" 10.5
resist "VSS.n2307" "VSS.n457" 10.5
resist "VSS.n2303" "VSS.n457" 10.5
resist "VSS.n2303" "VSS.n459" 10.5
resist "VSS.n2299" "VSS.n459" 10.5
resist "VSS.n2299" "VSS.n461" 10.5
resist "VSS.n2295" "VSS.n461" 10.5
resist "VSS.n2295" "VSS.n463" 10.5
resist "VSS.n2291" "VSS.n463" 10.5
resist "VSS.n2291" "VSS.n465" 10.5
resist "VSS.n2287" "VSS.n465" 10.5
resist "VSS.n2287" "VSS.n467" 10.5
resist "VSS.n2283" "VSS.n467" 10.5
resist "VSS.n2283" "VSS.n469" 10.5
resist "VSS.n2279" "VSS.n469" 10.5
resist "VSS.n2279" "VSS.n471" 10.5
resist "VSS.n2275" "VSS.n471" 10.5
resist "VSS.n2275" "VSS.n473" 10.5
resist "VSS.n2271" "VSS.n473" 10.5
resist "VSS.n2271" "VSS.n475" 10.5
resist "VSS.n2267" "VSS.n475" 10.5
resist "VSS.n2267" "VSS.n477" 10.5
resist "VSS.n2263" "VSS.n477" 10.5
resist "VSS.n2263" "VSS.n479" 10.5
resist "VSS.n2259" "VSS.n479" 10.5
resist "VSS.n2259" "VSS.n481" 10.5
resist "VSS.n2255" "VSS.n481" 10.5
resist "VSS.n2255" "VSS.n483" 10.5
resist "VSS.n2251" "VSS.n483" 10.5
resist "VSS.n2251" "VSS.n485" 10.5
resist "VSS.n2247" "VSS.n485" 10.5
resist "VSS.n2247" "VSS.n487" 10.5
resist "VSS.n2243" "VSS.n487" 10.5
resist "VSS.n2243" "VSS.n489" 10.5
resist "VSS.n2239" "VSS.n489" 10.5
resist "VSS.n2239" "VSS.n491" 10.5
resist "VSS.n2235" "VSS.n491" 10.5
resist "VSS.n2235" "VSS.n493" 10.5
resist "VSS.n2231" "VSS.n493" 10.5
resist "VSS.n2231" "VSS.n495" 10.5
resist "VSS.n2227" "VSS.n495" 10.5
resist "VSS.n2227" "VSS.n497" 10.5
resist "VSS.n2223" "VSS.n497" 10.5
resist "VSS.n2223" "VSS.n499" 10.5
resist "VSS.n2219" "VSS.n499" 10.5
resist "VSS.n2219" "VSS.n501" 10.5
resist "VSS.n776" "VSS.n501" 10.5
resist "VSS.n776" "VSS.n761" 10.5
resist "VSS.n780" "VSS.n761" 10.5
resist "VSS.n780" "VSS.n760" 10.5
resist "VSS.n760" "VSS.n752" 10.5
resist "VSS.n790" "VSS.n752" 10.5
resist "VSS.n790" "VSS.n750" 10.5
resist "VSS.n794" "VSS.n750" 10.5
resist "VSS.n794" "VSS.n748" 10.5
resist "VSS.n798" "VSS.n748" 10.5
resist "VSS.n798" "VSS.n746" 10.5
resist "VSS.n802" "VSS.n746" 10.5
resist "VSS.n802" "VSS.n744" 10.5
resist "VSS.n806" "VSS.n744" 10.5
resist "VSS.n806" "VSS.n742" 10.5
resist "VSS.n810" "VSS.n742" 10.5
resist "VSS.n810" "VSS.n740" 10.5
resist "VSS.n814" "VSS.n740" 10.5
resist "VSS.n814" "VSS.n738" 10.5
resist "VSS.n818" "VSS.n738" 10.5
resist "VSS.n818" "VSS.n736" 10.5
resist "VSS.n822" "VSS.n736" 10.5
resist "VSS.n822" "VSS.n734" 10.5
resist "VSS.n826" "VSS.n734" 10.5
resist "VSS.n826" "VSS.n732" 10.5
resist "VSS.n830" "VSS.n732" 10.5
resist "VSS.n830" "VSS.n730" 10.5
resist "VSS.n834" "VSS.n730" 10.5
resist "VSS.n834" "VSS.n728" 10.5
resist "VSS.n838" "VSS.n728" 10.5
resist "VSS.n838" "VSS.n726" 10.5
resist "VSS.n842" "VSS.n726" 10.5
resist "VSS.n842" "VSS.n724" 10.5
resist "VSS.n846" "VSS.n724" 10.5
resist "VSS.n846" "VSS.n722" 10.5
resist "VSS.n850" "VSS.n722" 10.5
resist "VSS.n850" "VSS.n720" 10.5
resist "VSS.n854" "VSS.n720" 10.5
resist "VSS.n854" "VSS.n718" 10.5
resist "VSS.n858" "VSS.n718" 10.5
resist "VSS.n858" "VSS.n716" 10.5
resist "VSS.n862" "VSS.n716" 10.5
resist "VSS.n862" "VSS.n714" 10.5
resist "VSS.n866" "VSS.n714" 10.5
resist "VSS.n866" "VSS.n712" 10.5
resist "VSS.n870" "VSS.n712" 10.5
resist "VSS.n870" "VSS.n710" 10.5
resist "VSS.n874" "VSS.n710" 10.5
resist "VSS.n874" "VSS.n708" 10.5
resist "VSS.n878" "VSS.n708" 10.5
resist "VSS.n878" "VSS.n706" 10.5
resist "VSS.n882" "VSS.n706" 10.5
resist "VSS.n882" "VSS.n704" 10.5
resist "VSS.n886" "VSS.n704" 10.5
resist "VSS.n886" "VSS.n702" 10.5
resist "VSS.n890" "VSS.n702" 10.5
resist "VSS.n890" "VSS.n700" 10.5
resist "VSS.n894" "VSS.n700" 10.5
resist "VSS.n894" "VSS.n698" 10.5
resist "VSS.n898" "VSS.n698" 10.5
resist "VSS.n898" "VSS.n696" 10.5
resist "VSS.n902" "VSS.n696" 10.5
resist "VSS.n902" "VSS.n694" 10.5
resist "VSS.n906" "VSS.n694" 10.5
resist "VSS.n906" "VSS.n692" 10.5
resist "VSS.n910" "VSS.n692" 10.5
resist "VSS.n910" "VSS.n690" 10.5
resist "VSS.n914" "VSS.n690" 10.5
resist "VSS.n914" "VSS.n662" 10.5
resist "VSS.n923" "VSS.n662" 10.5
resist "VSS.n923" "VSS.n660" 10.5
resist "VSS.n927" "VSS.n660" 10.5
resist "VSS.n927" "VSS.n658" 10.5
resist "VSS.n931" "VSS.n658" 10.5
resist "VSS.n931" "VSS.n656" 10.5
resist "VSS.n935" "VSS.n656" 10.5
resist "VSS.n935" "VSS.n654" 10.5
resist "VSS.n939" "VSS.n654" 10.5
resist "VSS.n939" "VSS.n652" 10.5
resist "VSS.n943" "VSS.n652" 10.5
resist "VSS.n943" "VSS.n650" 10.5
resist "VSS.n947" "VSS.n650" 10.5
resist "VSS.n947" "VSS.n648" 10.5
resist "VSS.n951" "VSS.n648" 10.5
resist "VSS.n951" "VSS.n646" 10.5
resist "VSS.n955" "VSS.n646" 10.5
resist "VSS.n955" "VSS.n644" 10.5
resist "VSS.n959" "VSS.n644" 10.5
resist "VSS.n959" "VSS.n642" 10.5
resist "VSS.n963" "VSS.n642" 10.5
resist "VSS.n963" "VSS.n640" 10.5
resist "VSS.n967" "VSS.n640" 10.5
resist "VSS.n967" "VSS.n638" 10.5
resist "VSS.n971" "VSS.n638" 10.5
resist "VSS.n971" "VSS.n636" 10.5
resist "VSS.n975" "VSS.n636" 10.5
resist "VSS.n975" "VSS.n612" 10.5
resist "VSS.n979" "VSS.n612" 10.5
resist "VSS.n979" "VSS.n611" 10.5
resist "VSS.n632" "VSS.n630" 10.5
resist "VSS.n628" "VSS.n614" 10.5
resist "VSS.n624" "VSS.n622" 10.5
resist "VSS.n620" "VSS.n617" 10.5
resist "VSS.n983" "VSS.n609" 10.5
resist "VSS.n983" "VSS.n607" 10.5
resist "VSS.n987" "VSS.n607" 10.5
resist "VSS.n987" "VSS.n605" 10.5
resist "VSS.n991" "VSS.n605" 10.5
resist "VSS.n991" "VSS.n602" 10.5
resist "VSS.n995" "VSS.n602" 10.5
resist "VSS.n995" "VSS.n599" 10.5
resist "VSS.n999" "VSS.n599" 10.5
resist "VSS.n1000" "VSS.n999" 10.5
resist "VSS.n1002" "VSS.n1000" 10.5
resist "VSS.n1006" "VSS.n597" 10.5
resist "VSS.n1010" "VSS.n1008" 10.5
resist "VSS.n1014" "VSS.n595" 10.5
resist "VSS.n1017" "VSS.n1016" 10.5
resist "VSS.n593" "VSS.n592" 10.5
resist "VSS.n592" "VSS.n588" 10.5
resist "VSS.n2012" "VSS.n2011" 10.5
resist "VSS.n2016" "VSS.n572" 10.5
resist "VSS.n2020" "VSS.n2018" 10.5
resist "VSS.n2024" "VSS.n569" 10.5
resist "VSS.n2024" "VSS.n568" 10.5
resist "VSS.n1505" "VSS.n568" 10.5
resist "VSS.n1505" "VSS.n1503" 10.5
resist "VSS.n1509" "VSS.n1503" 10.5
resist "VSS.n1509" "VSS.n1501" 10.5
resist "VSS.n1513" "VSS.n1501" 10.5
resist "VSS.n1513" "VSS.n1499" 10.5
resist "VSS.n1517" "VSS.n1499" 10.5
resist "VSS.n1517" "VSS.n1497" 10.5
resist "VSS.n1521" "VSS.n1497" 10.5
resist "VSS.n1521" "VSS.n1495" 10.5
resist "VSS.n1525" "VSS.n1495" 10.5
resist "VSS.n1525" "VSS.n1493" 10.5
resist "VSS.n1529" "VSS.n1493" 10.5
resist "VSS.n1529" "VSS.n1491" 10.5
resist "VSS.n1533" "VSS.n1491" 10.5
resist "VSS.n1533" "VSS.n1489" 10.5
resist "VSS.n1537" "VSS.n1489" 10.5
resist "VSS.n1537" "VSS.n1487" 10.5
resist "VSS.n1541" "VSS.n1487" 10.5
resist "VSS.n1541" "VSS.n1485" 10.5
resist "VSS.n1545" "VSS.n1485" 10.5
resist "VSS.n1545" "VSS.n1483" 10.5
resist "VSS.n1549" "VSS.n1483" 10.5
resist "VSS.n1549" "VSS.n1481" 10.5
resist "VSS.n1553" "VSS.n1481" 10.5
resist "VSS.n1553" "VSS.n1479" 10.5
resist "VSS.n1557" "VSS.n1479" 10.5
resist "VSS.n1557" "VSS.n1477" 10.5
resist "VSS.n1561" "VSS.n1477" 10.5
resist "VSS.n1561" "VSS.n1475" 10.5
resist "VSS.n1565" "VSS.n1475" 10.5
resist "VSS.n1565" "VSS.n1473" 10.5
resist "VSS.n1569" "VSS.n1473" 10.5
resist "VSS.n1569" "VSS.n1471" 10.5
resist "VSS.n1573" "VSS.n1471" 10.5
resist "VSS.n1573" "VSS.n1469" 10.5
resist "VSS.n1577" "VSS.n1469" 10.5
resist "VSS.n1577" "VSS.n1467" 10.5
resist "VSS.n1581" "VSS.n1467" 10.5
resist "VSS.n1581" "VSS.n1465" 10.5
resist "VSS.n1585" "VSS.n1465" 10.5
resist "VSS.n1585" "VSS.n1463" 10.5
resist "VSS.n1589" "VSS.n1463" 10.5
resist "VSS.n1589" "VSS.n1461" 10.5
resist "VSS.n1593" "VSS.n1461" 10.5
resist "VSS.n1593" "VSS.n1459" 10.5
resist "VSS.n1758" "VSS.n1459" 10.5
resist "VSS.n1756" "VSS.n1597" 10.5
resist "VSS.n1747" "VSS.n1745" 10.5
resist "VSS.n1740" "VSS.n1739" 10.5
resist "VSS.n1737" "VSS.n1601" 10.5
resist "VSS.n1733" "VSS.n1731" 10.5
resist "VSS.n1729" "VSS.n1603" 10.5
resist "VSS.n1725" "VSS.n1723" 10.5
resist "VSS.n1721" "VSS.n1605" 10.5
resist "VSS.n1717" "VSS.n1715" 10.5
resist "VSS.n1713" "VSS.n1607" 10.5
resist "VSS.n1709" "VSS.n1707" 10.5
resist "VSS.n1705" "VSS.n1609" 10.5
resist "VSS.n1701" "VSS.n1699" 10.5
resist "VSS.n1697" "VSS.n1611" 10.5
resist "VSS.n1693" "VSS.n1691" 10.5
resist "VSS.n1689" "VSS.n1613" 10.5
resist "VSS.n1685" "VSS.n1683" 10.5
resist "VSS.n1681" "VSS.n1615" 10.5
resist "VSS.n1677" "VSS.n1675" 10.5
resist "VSS.n1673" "VSS.n1617" 10.5
resist "VSS.n1669" "VSS.n1667" 10.5
resist "VSS.n1665" "VSS.n1619" 10.5
resist "VSS.n1661" "VSS.n1659" 10.5
resist "VSS.n1657" "VSS.n1621" 10.5
resist "VSS.n1653" "VSS.n1651" 10.5
resist "VSS.n1649" "VSS.n1623" 10.5
resist "VSS.n1645" "VSS.n1643" 10.5
resist "VSS.n1641" "VSS.n1625" 10.5
resist "VSS.n1637" "VSS.n1635" 10.5
resist "VSS.n1633" "VSS.n1627" 10.5
resist "VSS.n2056" "VSS.n2055" 10.5267
resist "VSS.n1287" "VSS.n1280" 10.5267
resist "VSS.n1340" "VSS.n1273" 10.5267
resist "VSS.n1317" "VSS.n380" 10.5267
resist "VSS.n2152" "VSS.n2145" 10.5267
resist "VSS.n2199" "VSS.n2198" 10.5267
resist "VSS.n1941" "VSS.n1940" 10.5267
resist "VSS.n1926" "VSS.n1925" 10.5267
resist "VSS.n1399" "VSS.n1083" 10.5267
resist "VSS.n1390" "VSS.n1389" 10.5267
resist "VSS.n1230" "VSS.n1229" 10.5267
resist "VSS.n1256" "VSS.n1255" 10.5267
resist "VSS.n1360" "VSS.n1244" 10.5267
resist "VSS.n1232" "VSS.n1213" 10.5267
resist "VSS.n1323" "VSS.n1322" 10.5267
resist "VSS.n2096" "VSS.n2095" 10.5267
resist "VSS.n2118" "VSS.n515" 10.5267
resist "VSS.n2107" "VSS.n2106" 10.5267
resist "VSS.n2083" "VSS.n2082" 10.5267
resist "VSS.n2442" "VSS.n2441" 10.5267
resist "VSS.n2177" "VSS.n387" 10.5267
resist "VSS.n2048" "VSS.n553" 10.7312
resist "VSS.n1416" "VSS.n1073" 10.7312
resist "VSS.n1929" "VSS.n1928" 10.7312
resist "VSS.n1403" "VSS.n1402" 10.7312
resist "VSS.n1226" "VSS.n1208" 10.7312
resist "VSS.n1259" "VSS.n1258" 10.7312
resist "VSS.n1363" "VSS.n1362" 10.7312
resist "VSS.n1315" "VSS.n1314" 10.7312
resist "VSS.n2093" "VSS.n512" 10.7312
resist "VSS.n2123" "VSS.n2122" 10.7312
resist "VSS.n2175" "VSS.n2174" 10.7312
resist "VSS.n2168" "VSS.n2167" 10.7312
resist "VSS.n2074" "VSS.n525" 10.7312
resist "VSS.n1376" "VSS.n1375" 10.7312
resist "VSS.n1194" "VSS.n1193" 10.7312
resist "VSS.n1332" "VSS.n1331" 10.7312
resist "VSS.n1344" "VSS.n1343" 10.7312
resist "VSS.n1308" "VSS.n1305" 10.7312
resist "VSS.n2188" "VSS.n2187" 10.7312
resist "VSS.n2196" "VSS.n2195" 10.7312
resist "VSS.n2079" "VSS.n2078" 10.7312
resist "VSS.n2405" "VSS.n407" 10.8236
resist "VSS.n1809" "VSS.n1808" 10.9893
resist "VSS.n1875" "VSS.n1874" 11.0785
resist "VSS.n2066" "VSS.n533" 11.232
resist "VSS.n2184" "VSS.n2183" 11.232
resist "VSS.n1328" "VSS.n1327" 11.232
resist "VSS.n1384" "VSS.n1383" 11.232
resist "VSS.n1267" "VSS.n1262" 11.2336
resist "VSS.n2209" "VSS.n2208" 11.2336
resist "VSS.n1197" "VSS.n1085" 11.3584
resist "VSS.n2814" "VSS.n2813" 11.3791
resist "VSS.n2774" "VSS.t1055" 11.535
resist "VSS.t1041" "VSS.n226" 11.535
resist "VSS.n1832" "VSS.n1829" 11.713
resist "VSS.n2802" "VSS.n2801" 11.8863
resist "VSS.n2433" "VSS.n62" 12.0487
resist "VSS.n2045" "VSS.n558" 12.2815
resist "VSS.n184" "VSS.t1107" 12.3608
resist "VSS.n1146" "VSS.t188" 12.3877
resist "VSS.n2031" "VSS.n2029" 12.7593
resist "VSS.n1030" "VSS.n1029" 12.8673
resist "VSS.n1094" "VSS.n1093" 12.8673
resist "VSS.n1090" "VSS.n1089" 12.8673
resist "VSS.n94" "VSS.n93" 12.8673
resist "VSS.n191" "VSS.n190" 12.8673
resist "VSS.n1804" "VSS.n1803" 12.9529
resist "VSS.n2217" "VSS.n2216" 13.016
resist "VSS.n2033" "VSS.n563" 13.3488
resist "VSS.n1019" "VSS.n1018" 13.4549
resist "VSS.n2064" "VSS.n2063" 13.5
resist "VSS.n2445" "VSS.n2444" 13.5
resist "VSS.n1205" "VSS.n547" 13.5
resist "VSS.n2211" "VSS.n2210" 13.5443
resist "VSS.n1836" "VSS.n1835" 13.5983
resist "VSS.n1839" "VSS.n1823" 13.5983
resist "VSS.n1909" "VSS.n1425" 13.5983
resist "VSS.n1904" "VSS.n1903" 13.5983
resist "VSS.n2890" "VSS.n2889" 13.5983
resist "VSS.n2886" "VSS.n2885" 13.5983
resist "VSS.n183" "VSS.n111" 13.5983
resist "VSS.n158" "VSS.n157" 13.5983
resist "VSS.n1988" "VSS.n1036" 13.5983
resist "VSS.n1984" "VSS.n1983" 13.5983
resist "VSS.n1141" "VSS.n1140" 13.5983
resist "VSS.n1137" "VSS.n1136" 13.5983
resist "VSS.n1852" "VSS.n1817" 13.6097
resist "VSS.n1853" "VSS.n1816" 13.6097
resist "VSS.n1890" "VSS.n1888" 13.6097
resist "VSS.n1884" "VSS.n1883" 13.6097
resist "VSS.n2877" "VSS.n2852" 13.6097
resist "VSS.n2866" "VSS.n2865" 13.6097
resist "VSS.n143" "VSS.n141" 13.6097
resist "VSS.n137" "VSS.n136" 13.6097
resist "VSS.n1970" "VSS.n1968" 13.6097
resist "VSS.n1964" "VSS.n1963" 13.6097
resist "VSS.n1128" "VSS.n1107" 13.6097
resist "VSS.n1117" "VSS.n1116" 13.6097
resist "VSS.n1920" "VSS.n1916" 13.628
resist "VSS.n1265" "VSS.n221" 13.6313
resist "VSS.n2129" "VSS.n507" 13.6362
resist "VSS.n2062" "VSS.n2061" 13.6663
resist "VSS.n2446" "VSS.n2445" 13.7957
resist "VSS.n915" "VSS.n689" 14.3082
resist "VSS.t1045" "VSS.n2587" 14.3352
resist "VSS.t1051" "VSS.n256" 14.3352
resist "VSS.n2453" "VSS.n2452" 14.3835
resist "VSS.n2464" "VSS.n2459" 14.49
resist "VSS.t672" "VSS.n1096" 16.241
resist "VSS.n211" "VSS.t667" 16.241
resist "VSS.n1759" "VSS.n1458" 16.7829
resist "VSS.t1181" "VSS.n2710" 18.431
resist "VSS.n2711" "VSS.t1181" 18.431
resist "VSS.n2711" "VSS.t1217" 18.431
resist "VSS.t1137" "VSS.n2728" 18.431
resist "VSS.n2729" "VSS.t1137" 18.431
resist "VSS.n2729" "VSS.t1189" 18.431
resist "VSS.n2588" "VSS.t1045" 18.431
resist "VSS.t782" "VSS.n2765" 18.431
resist "VSS.n257" "VSS.t1051" 18.431
resist "VSS.t790" "VSS.n2520" 18.431
resist "VSS.t1126" "VSS.n2486" 18.431
resist "VSS.n2487" "VSS.t1126" 18.431
resist "VSS.n2487" "VSS.t1197" 18.431
resist "VSS.t1039" "VSS.n2468" 18.431
resist "VSS.n2469" "VSS.t1039" 18.431
resist "VSS.n2469" "VSS.t1221" 18.431
resist "VSS.n1911" "VSS.n1910" 19.0255
resist "VSS.t709" "VSS.n2752" 20.8584
resist "VSS.t696" "VSS.n2507" 20.8584
resist "VSS.n2161" "VSS.t920" 22.2214
resist "VSS.n1296" "VSS.t311" 22.2214
resist "VSS.n1183" "VSS.t930" 22.5682
resist "VSS.t374" "VSS.n201" 22.5767
resist "VSS.n2576" "VSS.t784" 23.0701
resist "VSS.t792" "VSS.n2541" 23.0701
resist "VSS.t1213" "VSS.t1179" 23.4657
resist "VSS.n2718" "VSS.n2624" 23.4657
resist "VSS.t1223" "VSS.t1177" 23.4657
resist "VSS.t1069" "VSS.t822" 23.4657
resist "VSS.n2648" "VSS.n2647" 23.4657
resist "VSS.t820" "VSS.t1067" 23.4657
resist "VSS.t1187" "VSS.t1130" 23.4657
resist "VSS.n2736" "VSS.n2597" 23.4657
resist "VSS.t1124" "VSS.t1199" 23.4657
resist "VSS.t1193" "VSS.t1135" 23.4657
resist "VSS.n2494" "VSS.n266" 23.4657
resist "VSS.t1128" "VSS.t1185" 23.4657
resist "VSS.t1219" "VSS.t1037" 23.4657
resist "VSS.n2476" "VSS.n296" 23.4657
resist "VSS.t1211" "VSS.t1024" 23.4657
resist "VSS.t1060" "VSS.t811" 23.4657
resist "VSS.n320" "VSS.n319" 23.4657
resist "VSS.t825" "VSS.t1071" 23.4657
resist "VSS.n199" "VSS.t68" 23.7921
resist "VSS.n1155" "VSS.t94" 23.827
resist "VSS.n610" "VSS.n561" 24.5399
resist "VSS.t325" "VSS.n179" 24.9817
resist "VSS.n1154" "VSS.t534" 25.0183
resist "VSS.n1393" "VSS.n1392" 26.1747
resist "VSS.n562" "VSS.t1073" 26.5306
resist "VSS.n981" "VSS.n980" 27.6074
resist "VSS.n2700" "VSS.n2699" 28.6765
resist "VSS.n372" "VSS.n371" 28.6765
resist "VSS.n2589" "VSS.t1115" 34.8141
resist "VSS.n258" "VSS.t250" 34.8141
resist "VSS.t1032" "VSS.n2" 35.1391
resist "VSS.t1260" "VSS.t961" 36.862
resist "VSS.t492" "VSS.t932" 36.862
resist "VSS.n2682" "VSS.n2664" 36.862
resist "VSS.n2666" "VSS.n2665" 36.862
resist "VSS.n2717" "VSS.n2625" 36.862
resist "VSS.t378" "VSS.t495" 36.862
resist "VSS.t817" "VSS.t1059" 36.862
resist "VSS.t249" "VSS.t115" 36.862
resist "VSS.n2639" "VSS.n2610" 36.862
resist "VSS.n2612" "VSS.n2611" 36.862
resist "VSS.n2735" "VSS.n2598" 36.862
resist "VSS.t166" "VSS.t472" 36.862
resist "VSS.t824" "VSS.t1062" 36.862
resist "VSS.t194" "VSS.t259" 36.862
resist "VSS.n311" "VSS.n279" 36.862
resist "VSS.n281" "VSS.n280" 36.862
resist "VSS.n2493" "VSS.n267" 36.862
resist "VSS.t280" "VSS.t164" 36.862
resist "VSS.t1253" "VSS.t966" 36.862
resist "VSS.t310" "VSS.t509" 36.862
resist "VSS.n354" "VSS.n336" 36.862
resist "VSS.n338" "VSS.n337" 36.862
resist "VSS.n2475" "VSS.n297" 36.862
resist "VSS.t369" "VSS.t295" 36.862
resist "VSS.t292" "VSS.n1809" 37.9244
resist "VSS.n2051" "VSS.t813" 38.0035
resist "VSS.n2765" "VSS.n72" 38.9099
resist "VSS.n2520" "VSS.n233" 38.9099
resist "VSS.n2434" "VSS.n2433" 40.0745
resist "VSS.t877" "VSS.t256" 43.1416
resist "VSS.t1152" "VSS.t934" 43.1416
resist "VSS.t663" "VSS.n1181" 46.1402
resist "VSS.n2666" "VSS.t1217" 47.1014
resist "VSS.n2612" "VSS.t1189" 47.1014
resist "VSS.n281" "VSS.t1197" 47.1014
resist "VSS.n338" "VSS.t1221" 47.1014
resist "VSS.t160" "VSS.n200" 57.101
resist "VSS.n1184" "VSS.t485" 57.1847
resist "VSS.n1870" "VSS.t518" 58.4242
resist "VSS.n1841" "VSS.n1840" 59.8326
resist "VSS.n1896" "VSS.n1428" 59.8326
resist "VSS.n2880" "VSS.n2879" 59.8326
resist "VSS.n150" "VSS.n114" 59.8326
resist "VSS.n1976" "VSS.n1039" 59.8326
resist "VSS.n1131" "VSS.n1130" 59.8326
resist "VSS.t173" "VSS.n1088" 60.559
resist "VSS.n1200" "VSS.t612" 62.0229
resist "VSS.n1406" "VSS.t644" 62.0229
resist "VSS.n2059" "VSS.t1016" 62.0229
resist "VSS.n2159" "VSS.t744" 62.0229
resist "VSS.n2205" "VSS.t989" 62.0229
resist "VSS.n1294" "VSS.t746" 62.0229
resist "VSS.n1347" "VSS.t615" 62.0229
resist "VSS.n2161" "VSS.n2160" 62.565
resist "VSS.n1296" "VSS.n1295" 62.565
resist "VSS.t639" "VSS.t364" 64.7989
resist "VSS.t683" "VSS.t642" 64.7989
resist "VSS.t361" "VSS.t636" 64.7989
resist "VSS.t186" "VSS.t1012" 64.7989
resist "VSS.t1275" "VSS.t1009" 64.7989
resist "VSS.t994" "VSS.t1277" 64.7989
resist "VSS.t573" "VSS.t1006" 64.7989
resist "VSS.t999" "VSS.t208" 64.7989
resist "VSS.t992" "VSS.t314" 64.7989
resist "VSS.t645" "VSS.t333" 64.7989
resist "VSS.t1248" "VSS.t629" 64.7989
resist "VSS.t928" "VSS.t618" 64.7989
resist "VSS.t367" "VSS.t601" 64.7989
resist "VSS.t388" "VSS.t595" 64.7989
resist "VSS.t620" "VSS.t398" 64.7989
resist "VSS.n2665" "VSS.n2625" 67.5803
resist "VSS.n2611" "VSS.n2598" 67.5803
resist "VSS.n280" "VSS.n267" 67.5803
resist "VSS.n337" "VSS.n297" 67.5803
resist "VSS.n1840" "VSS.t288" 67.9916
resist "VSS.n1428" "VSS.t227" 67.9916
resist "VSS.n2879" "VSS.t501" 67.9916
resist "VSS.n114" "VSS.t1243" 67.9916
resist "VSS.n1039" "VSS.t445" 67.9916
resist "VSS.n1130" "VSS.t583" 67.9916
resist "VSS.t455" "VSS.t882" 69.2103
resist "VSS.t925" "VSS.t879" 69.2103
resist "VSS.t251" "VSS.t886" 69.2103
resist "VSS.t174" "VSS.t884" 69.2103
resist "VSS.n2587" "VSS.n2586" 69.6282
resist "VSS.n256" "VSS.n255" 69.6282
resist "VSS.n1200" "VSS.t384" 71.3263
resist "VSS.n1406" "VSS.t685" 71.3263
resist "VSS.n2059" "VSS.t1271" 71.3263
resist "VSS.t681" "VSS.n2159" 71.3263
resist "VSS.t204" "VSS.n2205" 71.3263
resist "VSS.t1172" "VSS.n1294" 71.3263
resist "VSS.n1347" "VSS.t1250" 71.3263
resist "VSS.n1831" "VSS.t943" 71.6557
resist "VSS.n1167" "VSS.t672" 73.9867
resist "VSS.t667" "VSS.n210" 73.9867
resist "VSS.t952" "VSS.n1831" 77.1677
resist "VSS.n1400" "VSS.t363" 80.44
resist "VSS.n2058" "VSS.t1278" 80.44
resist "VSS.t574" "VSS.n2206" 80.44
resist "VSS.n1341" "VSS.t332" 80.44
resist "VSS.n1386" "VSS.t397" 80.44
resist "VSS.n2567" "VSS.t455" 80.7453
resist "VSS.n2543" "VSS.t251" 80.7453
resist "VSS.n1596" "VSS.n1595" 81.2218
resist "VSS.n2830" "VSS.t1142" 83.7359
resist "VSS.n2766" "VSS.t782" 83.9635
resist "VSS.n2521" "VSS.t790" 83.9635
resist "VSS.n1871" "VSS.t1032" 84.1874
resist "VSS.t409" "VSS.t292" 85.3288
resist "VSS.t1028" "VSS.t1122" 87.032
resist "VSS.t1122" "VSS.t1120" 87.032
resist "VSS.t1120" "VSS.t1023" 87.032
resist "VSS.t665" "VSS.t173" 89.3966
resist "VSS.t172" "VSS.t663" 89.3966
resist "VSS.t526" "VSS.n1391" 91.4838
resist "VSS.n1405" "VSS.t528" 91.4838
resist "VSS.n2052" "VSS.t977" 91.4838
resist "VSS.n2151" "VSS.t138" 91.4838
resist "VSS.t130" "VSS.n2140" 91.4838
resist "VSS.n1286" "VSS.t1083" 91.4838
resist "VSS.n1346" "VSS.t571" 91.4838
resist "VSS.n1167" "VSS.n1166" 92.0322
resist "VSS.n210" "VSS.n103" 92.0322
resist "VSS.n1871" "VSS.t1028" 92.673
resist "VSS.n2026" "VSS.n2025" 97.0149
resist "VSS.t904" "VSS.n1067" 102.961
resist "VSS.n2586" "VSS.n72" 104.442
resist "VSS.n2767" "VSS.n2766" 104.442
resist "VSS.n255" "VSS.n233" 104.442
resist "VSS.n2522" "VSS.n2521" 104.442
resist "VSS.n2026" "VSS.n566" 108.045
resist "VSS.t79" "VSS.t325" 108.254
resist "VSS.t12" "VSS.t534" 108.413
resist "VSS.t661" "VSS.t374" 108.831
resist "VSS.n2718" "VSS.t1213" 112.114
resist "VSS.n2647" "VSS.t1069" 112.114
resist "VSS.n2736" "VSS.t1187" 112.114
resist "VSS.n2494" "VSS.t1193" 112.114
resist "VSS.n2476" "VSS.t1219" 112.114
resist "VSS.n319" "VSS.t1060" 112.114
resist "VSS.n1181" "VSS.n1088" 115.35
resist "VSS.t1023" "VSS.n1870" 115.64
resist "VSS.n1913" "VSS.t904" 116.391
resist "VSS.n2040" "VSS.t934" 116.842
resist "VSS.n1335" "VSS.t434" 118.617
resist "VSS.t1177" "VSS.n2624" 122.543
resist "VSS.n2648" "VSS.t820" 122.543
resist "VSS.n2597" "VSS.t1124" 122.543
resist "VSS.n266" "VSS.t1128" 122.543
resist "VSS.t1024" "VSS.n296" 122.543
resist "VSS.n320" "VSS.t825" 122.543
resist "VSS.n179" "VSS.t68" 123.719
resist "VSS.t94" "VSS.n1154" 123.9
resist "VSS.t771" "VSS.n63" 124.521
resist "VSS.t1155" "VSS.t709" 125.15
resist "VSS.t1159" "VSS.t696" 125.15
resist "VSS.t1258" "VSS.n2035" 125.271
resist "VSS.n1913" "VSS.t897" 125.344
resist "VSS.n2191" "VSS.t318" 127.398
resist "VSS.n2192" "VSS.t916" 127.398
resist "VSS.n1336" "VSS.t104" 127.457
resist "VSS.t265" "VSS.n1820" 127.824
resist "VSS.n1897" "VSS.t225" 127.824
resist "VSS.t1266" "VSS.n2851" 127.824
resist "VSS.n151" "VSS.t301" 127.824
resist "VSS.n1977" "VSS.t351" 127.824
resist "VSS.t507" "VSS.n1106" 127.824
resist "VSS.n2775" "VSS.t794" 129.061
resist "VSS.n2542" "VSS.t780" 129.061
resist "VSS.n2039" "VSS.n559" 129.337
resist "VSS.t493" "VSS.t1258" 130.901
resist "VSS.n2025" "VSS.n567" 131.985
resist "VSS.n1506" "VSS.n567" 131.985
resist "VSS.n1507" "VSS.n1506" 131.985
resist "VSS.n1508" "VSS.n1507" 131.985
resist "VSS.n1508" "VSS.n1500" 131.985
resist "VSS.n1514" "VSS.n1500" 131.985
resist "VSS.n1515" "VSS.n1514" 131.985
resist "VSS.n1516" "VSS.n1515" 131.985
resist "VSS.n1516" "VSS.n1496" 131.985
resist "VSS.n1522" "VSS.n1496" 131.985
resist "VSS.n1523" "VSS.n1522" 131.985
resist "VSS.n1524" "VSS.n1523" 131.985
resist "VSS.n1524" "VSS.n1492" 131.985
resist "VSS.n1530" "VSS.n1492" 131.985
resist "VSS.n1531" "VSS.n1530" 131.985
resist "VSS.n1532" "VSS.n1531" 131.985
resist "VSS.n1532" "VSS.n1488" 131.985
resist "VSS.n1538" "VSS.n1488" 131.985
resist "VSS.n1539" "VSS.n1538" 131.985
resist "VSS.n1540" "VSS.n1539" 131.985
resist "VSS.n1540" "VSS.n1484" 131.985
resist "VSS.n1546" "VSS.n1484" 131.985
resist "VSS.n1547" "VSS.n1546" 131.985
resist "VSS.n1548" "VSS.n1547" 131.985
resist "VSS.n1548" "VSS.n1480" 131.985
resist "VSS.n1554" "VSS.n1480" 131.985
resist "VSS.n1555" "VSS.n1554" 131.985
resist "VSS.n1556" "VSS.n1555" 131.985
resist "VSS.n1556" "VSS.n1476" 131.985
resist "VSS.n1562" "VSS.n1476" 131.985
resist "VSS.n1563" "VSS.n1562" 131.985
resist "VSS.n1564" "VSS.n1563" 131.985
resist "VSS.n1564" "VSS.n1472" 131.985
resist "VSS.n1570" "VSS.n1472" 131.985
resist "VSS.n1571" "VSS.n1570" 131.985
resist "VSS.n1572" "VSS.n1571" 131.985
resist "VSS.n1572" "VSS.n1468" 131.985
resist "VSS.n1578" "VSS.n1468" 131.985
resist "VSS.n1579" "VSS.n1578" 131.985
resist "VSS.n1580" "VSS.n1579" 131.985
resist "VSS.n1580" "VSS.n1464" 131.985
resist "VSS.n1586" "VSS.n1464" 131.985
resist "VSS.n1587" "VSS.n1586" 131.985
resist "VSS.n1588" "VSS.n1587" 131.985
resist "VSS.n1588" "VSS.n1460" 131.985
resist "VSS.n1594" "VSS.n1460" 131.985
resist "VSS.n1595" "VSS.n1594" 131.985
resist "VSS.n1809" "VSS.t284" 132.734
resist "VSS.t401" "VSS.t1195" 133.349
resist "VSS.t386" "VSS.t1191" 133.349
resist "VSS.t387" "VSS.t610" 133.349
resist "VSS.t282" "VSS.t526" 133.349
resist "VSS.t436" "VSS.t528" 133.349
resist "VSS.t688" "VSS.t614" 133.349
resist "VSS.t687" "VSS.t1227" 133.349
resist "VSS.t458" "VSS.t1215" 133.349
resist "VSS.t1021" "VSS.t1087" 133.349
resist "VSS.t1017" "VSS.t1273" 133.349
resist "VSS.t1015" "VSS.t1274" 133.349
resist "VSS.t977" "VSS.t267" 133.349
resist "VSS.t1139" "VSS.t320" 133.349
resist "VSS.t1132" "VSS.t680" 133.349
resist "VSS.t758" "VSS.t679" 133.349
resist "VSS.t138" "VSS.t466" 133.349
resist "VSS.t260" "VSS.t130" 133.349
resist "VSS.t998" "VSS.t206" 133.349
resist "VSS.t788" "VSS.t207" 133.349
resist "VSS.t786" "VSS.t415" 133.349
resist "VSS.t674" "VSS.t182" 133.349
resist "VSS.t669" "VSS.t1171" 133.349
resist "VSS.t760" "VSS.t1176" 133.349
resist "VSS.t1083" "VSS.t888" 133.349
resist "VSS.t425" "VSS.t571" 133.349
resist "VSS.t1252" "VSS.t628" 133.349
resist "VSS.t1247" "VSS.t1057" 133.349
resist "VSS.t430" "VSS.t1053" 133.349
resist "VSS.t269" "VSS.n2051" 135.123
resist "VSS.n2568" "VSS.t802" 135.537
resist "VSS.n1177" "VSS.t175" 135.537
resist "VSS.n2752" "VSS.t1157" 135.58
resist "VSS.n2507" "VSS.t1162" 135.58
resist "VSS.n1183" "VSS.n1182" 136.084
resist "VSS.t1148" "VSS.t1118" 136.983
resist "VSS.t1150" "VSS.t1116" 136.983
resist "VSS.t689" "VSS.t833" 136.983
resist "VSS.t691" "VSS.t829" 136.983
resist "VSS.t1144" "VSS.t840" 136.983
resist "VSS.t842" "VSS.t1146" 136.983
resist "VSS.t650" "VSS.t658" 136.983
resist "VSS.t656" "VSS.t648" 136.983
resist "VSS.t736" "VSS.t536" 136.983
resist "VSS.t538" "VSS.t733" 136.983
resist "VSS.t585" "VSS.t1201" 136.983
resist "VSS.t1203" "VSS.t587" 136.983
resist "VSS.n2700" "VSS.t957" 137.01
resist "VSS.n372" "VSS.t964" 137.01
resist "VSS.t1055" "VSS.t784" 138.421
resist "VSS.t792" "VSS.t1041" 138.421
resist "VSS.t859" "VSS.t951" 138.703
resist "VSS.t870" "VSS.t947" 138.703
resist "VSS.t865" "VSS.t807" 138.703
resist "VSS.t949" "VSS.t862" 138.703
resist "VSS.t1094" "VSS.t894" 138.703
resist "VSS.t909" "VSS.t1092" 138.703
resist "VSS.t899" "VSS.t1101" 138.703
resist "VSS.t895" "VSS.t1100" 138.703
resist "VSS.t87" "VSS.t546" 138.703
resist "VSS.t101" "VSS.t542" 138.703
resist "VSS.t37" "VSS.t1106" 138.703
resist "VSS.t90" "VSS.t545" 138.703
resist "VSS.t75" "VSS.t1234" 138.703
resist "VSS.t1239" "VSS.t96" 138.703
resist "VSS.t1236" "VSS.t36" 138.703
resist "VSS.t1230" "VSS.t84" 138.703
resist "VSS.t559" "VSS.t25" 138.703
resist "VSS.t59" "VSS.t556" 138.703
resist "VSS.t0" "VSS.t553" 138.703
resist "VSS.t34" "VSS.t564" 138.703
resist "VSS.t85" "VSS.t856" 138.703
resist "VSS.t27" "VSS.t854" 138.703
resist "VSS.t45" "VSS.t850" 138.703
resist "VSS.t88" "VSS.t846" 138.703
resist "VSS.t954" "VSS.t858" 138.819
resist "VSS.t869" "VSS.t945" 138.819
resist "VSS.t866" "VSS.t948" 138.819
resist "VSS.t809" "VSS.t863" 138.819
resist "VSS.t1098" "VSS.t907" 138.819
resist "VSS.t1105" "VSS.t901" 138.819
resist "VSS.t1103" "VSS.t892" 138.819
resist "VSS.t1096" "VSS.t906" 138.819
resist "VSS.t77" "VSS.t544" 138.819
resist "VSS.t541" "VSS.t22" 138.819
resist "VSS.t548" "VSS.t40" 138.819
resist "VSS.t86" "VSS.t551" 138.819
resist "VSS.t52" "VSS.t1241" 138.819
resist "VSS.t70" "VSS.t1232" 138.819
resist "VSS.t99" "VSS.t1240" 138.819
resist "VSS.t28" "VSS.t1235" 138.819
resist "VSS.t555" "VSS.t73" 138.819
resist "VSS.t554" "VSS.t6" 138.819
resist "VSS.t565" "VSS.t47" 138.819
resist "VSS.t562" "VSS.t49" 138.819
resist "VSS.t41" "VSS.t849" 138.819
resist "VSS.t848" "VSS.t15" 138.819
resist "VSS.t844" "VSS.t24" 138.819
resist "VSS.t48" "VSS.t852" 138.819
resist "VSS.n1858" "VSS.t1118" 142.355
resist "VSS.n1859" "VSS.t1150" 142.355
resist "VSS.t833" "VSS.n2861" 142.355
resist "VSS.n2855" "VSS.t691" 142.355
resist "VSS.n127" "VSS.t1144" 142.355
resist "VSS.n128" "VSS.t842" 142.355
resist "VSS.n1878" "VSS.t650" 142.355
resist "VSS.n1877" "VSS.t656" 142.355
resist "VSS.n1958" "VSS.t736" 142.355
resist "VSS.n1957" "VSS.t538" 142.355
resist "VSS.t1201" "VSS.n6" 142.355
resist "VSS.t587" "VSS.n2902" 142.355
resist "VSS.n2434" "VSS.n393" 144.104
resist "VSS.n1835" "VSS.t951" 144.142
resist "VSS.t862" "VSS.n1839" 144.142
resist "VSS.t894" "VSS.n1909" 144.142
resist "VSS.n1903" "VSS.t1100" 144.142
resist "VSS.n2890" "VSS.t87" 144.142
resist "VSS.n2886" "VSS.t545" 144.142
resist "VSS.t1234" "VSS.n183" 144.142
resist "VSS.n157" "VSS.t84" 144.142
resist "VSS.t25" "VSS.n1988" 144.142
resist "VSS.n1983" "VSS.t564" 144.142
resist "VSS.n1141" "VSS.t85" 144.142
resist "VSS.n1137" "VSS.t846" 144.142
resist "VSS.t858" "VSS.n1817" 144.263
resist "VSS.n1816" "VSS.t809" 144.263
resist "VSS.n1890" "VSS.t1098" 144.263
resist "VSS.n1884" "VSS.t906" 144.263
resist "VSS.t544" "VSS.n2877" 144.263
resist "VSS.n2865" "VSS.t86" 144.263
resist "VSS.n143" "VSS.t52" 144.263
resist "VSS.n137" "VSS.t1235" 144.263
resist "VSS.n1970" "VSS.t555" 144.263
resist "VSS.n1964" "VSS.t49" 144.263
resist "VSS.t849" "VSS.n1128" 144.263
resist "VSS.n1116" "VSS.t48" 144.263
resist "VSS.n1948" "VSS.t827" 144.731
resist "VSS.t345" "VSS.n2027" 145.419
resist "VSS.t705" "VSS.n2034" 145.918
resist "VSS.n2753" "VSS.t701" 146.009
resist "VSS.n2508" "VSS.t707" 146.009
resist "VSS.n1395" "VSS.t438" 148.855
resist "VSS.n2576" "VSS.t1043" 149.956
resist "VSS.n2541" "VSS.t1048" 149.956
resist "VSS.n974" "VSS.n561" 154.908
resist "VSS.t288" "VSS.t263" 155.021
resist "VSS.t290" "VSS.t265" 155.021
resist "VSS.t227" "VSS.t223" 155.021
resist "VSS.t229" "VSS.t225" 155.021
resist "VSS.t501" "VSS.t1268" 155.021
resist "VSS.t503" "VSS.t1266" 155.021
resist "VSS.t1243" "VSS.t303" 155.021
resist "VSS.t1245" "VSS.t301" 155.021
resist "VSS.t445" "VSS.t349" 155.021
resist "VSS.t447" "VSS.t351" 155.021
resist "VSS.t583" "VSS.t505" 155.021
resist "VSS.t581" "VSS.t507" 155.021
resist "VSS.n1859" "VSS.n1858" 158.471
resist "VSS.n2861" "VSS.n2855" 158.471
resist "VSS.n128" "VSS.n127" 158.471
resist "VSS.n1878" "VSS.n1877" 158.471
resist "VSS.n1958" "VSS.n1957" 158.471
resist "VSS.n2902" "VSS.n6" 158.471
resist "VSS.t794" "VSS.n2774" 161.491
resist "VSS.t879" "VSS.n2567" 161.491
resist "VSS.t780" "VSS.n226" 161.491
resist "VSS.n2543" "VSS.t884" 161.491
resist "VSS.t64" "VSS.n1992" 167.825
resist "VSS.n1994" "VSS.t933" 168.971
resist "VSS.t176" "VSS.n1936" 170.678
resist "VSS.n2070" "VSS.t214" 170.678
resist "VSS.n2181" "VSS.t111" 170.678
resist "VSS.n2131" "VSS.t122" 170.678
resist "VSS.n1325" "VSS.t478" 170.678
resist "VSS.n1355" "VSS.t146" 170.678
resist "VSS.n1381" "VSS.t158" 170.678
resist "VSS.t932" "VSS.n2682" 174.071
resist "VSS.t115" "VSS.n2639" 174.071
resist "VSS.t259" "VSS.n311" 174.071
resist "VSS.t509" "VSS.n354" 174.071
resist "VSS.n1413" "VSS.t364" 175.404
resist "VSS.n2067" "VSS.t1277" 175.404
resist "VSS.n2207" "VSS.t573" 175.404
resist "VSS.n1354" "VSS.t333" 175.404
resist "VSS.t398" "VSS.n1385" 175.404
resist "VSS.n2568" "VSS.t925" 175.91
resist "VSS.n1177" "VSS.t174" 175.91
resist "VSS.n2710" "VSS.n2664" 176.118
resist "VSS.n2728" "VSS.n2610" 176.118
resist "VSS.n2486" "VSS.n279" 176.118
resist "VSS.n2468" "VSS.n336" 176.118
resist "VSS.n1994" "VSS.t1152" 176.161
resist "VSS.t363" "VSS.t639" 176.521
resist "VSS.t636" "VSS.t683" 176.521
resist "VSS.t1012" "VSS.t1275" 176.521
resist "VSS.t1278" "VSS.t994" 176.521
resist "VSS.t1006" "VSS.t574" 176.521
resist "VSS.t208" "VSS.t992" 176.521
resist "VSS.t332" "VSS.t645" 176.521
resist "VSS.t618" "VSS.t1248" 176.521
resist "VSS.t601" "VSS.t388" 176.521
resist "VSS.t397" "VSS.t620" 176.521
resist "VSS.n1841" "VSS.n1820" 176.778
resist "VSS.n1897" "VSS.n1896" 176.778
resist "VSS.n2880" "VSS.n2851" 176.778
resist "VSS.n151" "VSS.n150" 176.778
resist "VSS.n1977" "VSS.n1976" 176.778
resist "VSS.n1131" "VSS.n1106" 176.778
resist "VSS.t1115" "VSS.n2588" 178.166
resist "VSS.t250" "VSS.n257" 178.166
resist "VSS.n2699" "VSS.t967" 178.431
resist "VSS.n371" "VSS.t971" 178.431
resist "VSS.n2035" "VSS.t813" 178.757
resist "VSS.n2427" "VSS.n393" 179.363
resist "VSS.n2427" "VSS.n2426" 179.363
resist "VSS.n2426" "VSS.n2425" 179.363
resist "VSS.n2425" "VSS.n397" 179.363
resist "VSS.n2419" "VSS.n397" 179.363
resist "VSS.n2419" "VSS.n2418" 179.363
resist "VSS.n2418" "VSS.n2417" 179.363
resist "VSS.n2417" "VSS.n401" 179.363
resist "VSS.n2411" "VSS.n401" 179.363
resist "VSS.n2411" "VSS.n2410" 179.363
resist "VSS.n2410" "VSS.n2409" 179.363
resist "VSS.n2409" "VSS.n405" 179.363
resist "VSS.n2403" "VSS.n405" 179.363
resist "VSS.n2403" "VSS.n2402" 179.363
resist "VSS.n2402" "VSS.n2401" 179.363
resist "VSS.n2401" "VSS.n409" 179.363
resist "VSS.n2377" "VSS.n409" 179.363
resist "VSS.n2377" "VSS.n2376" 179.363
resist "VSS.n2376" "VSS.n2375" 179.363
resist "VSS.n2375" "VSS.n424" 179.363
resist "VSS.n2366" "VSS.n424" 179.363
resist "VSS.n2366" "VSS.n2365" 179.363
resist "VSS.n2365" "VSS.n2364" 179.363
resist "VSS.n2364" "VSS.n428" 179.363
resist "VSS.n2358" "VSS.n428" 179.363
resist "VSS.n2358" "VSS.n2357" 179.363
resist "VSS.n2357" "VSS.n2356" 179.363
resist "VSS.n2356" "VSS.n432" 179.363
resist "VSS.n2350" "VSS.n432" 179.363
resist "VSS.n2350" "VSS.n2349" 179.363
resist "VSS.n2349" "VSS.n2348" 179.363
resist "VSS.n2348" "VSS.n436" 179.363
resist "VSS.n2342" "VSS.n436" 179.363
resist "VSS.n2342" "VSS.n2341" 179.363
resist "VSS.n2341" "VSS.n2340" 179.363
resist "VSS.n2340" "VSS.n440" 179.363
resist "VSS.n2334" "VSS.n440" 179.363
resist "VSS.n2334" "VSS.n2333" 179.363
resist "VSS.n2333" "VSS.n2332" 179.363
resist "VSS.n2332" "VSS.n444" 179.363
resist "VSS.n2326" "VSS.n444" 179.363
resist "VSS.n2326" "VSS.n2325" 179.363
resist "VSS.n2325" "VSS.n2324" 179.363
resist "VSS.n2324" "VSS.n448" 179.363
resist "VSS.n2318" "VSS.n448" 179.363
resist "VSS.n2318" "VSS.n2317" 179.363
resist "VSS.n2317" "VSS.n2316" 179.363
resist "VSS.n2316" "VSS.n452" 179.363
resist "VSS.n2310" "VSS.n452" 179.363
resist "VSS.n2310" "VSS.n2309" 179.363
resist "VSS.n2309" "VSS.n2308" 179.363
resist "VSS.n2308" "VSS.n456" 179.363
resist "VSS.n2302" "VSS.n456" 179.363
resist "VSS.n2302" "VSS.n2301" 179.363
resist "VSS.n2301" "VSS.n2300" 179.38
resist "VSS.n2300" "VSS.n460" 179.448
resist "VSS.n2294" "VSS.n460" 179.448
resist "VSS.n2294" "VSS.n2293" 179.448
resist "VSS.n2293" "VSS.n2292" 179.448
resist "VSS.n2292" "VSS.n464" 179.448
resist "VSS.n2286" "VSS.n464" 179.448
resist "VSS.n2286" "VSS.n2285" 179.448
resist "VSS.n2285" "VSS.n2284" 179.448
resist "VSS.n2284" "VSS.n468" 179.448
resist "VSS.n2278" "VSS.n468" 179.448
resist "VSS.n2278" "VSS.n2277" 179.448
resist "VSS.n2277" "VSS.n2276" 179.448
resist "VSS.n2276" "VSS.n472" 179.448
resist "VSS.n2270" "VSS.n472" 179.448
resist "VSS.n2270" "VSS.n2269" 179.448
resist "VSS.n2269" "VSS.n2268" 179.448
resist "VSS.n2268" "VSS.n476" 179.448
resist "VSS.n2262" "VSS.n476" 179.448
resist "VSS.n2262" "VSS.n2261" 179.448
resist "VSS.n2261" "VSS.n2260" 179.448
resist "VSS.n2260" "VSS.n480" 179.448
resist "VSS.n2254" "VSS.n480" 179.448
resist "VSS.n2254" "VSS.n2253" 179.448
resist "VSS.n2253" "VSS.n2252" 179.448
resist "VSS.n2252" "VSS.n484" 179.448
resist "VSS.n2246" "VSS.n484" 179.448
resist "VSS.n2246" "VSS.n2245" 179.448
resist "VSS.n2245" "VSS.n2244" 179.448
resist "VSS.n2244" "VSS.n488" 179.448
resist "VSS.n2238" "VSS.n488" 179.448
resist "VSS.n2238" "VSS.n2237" 179.448
resist "VSS.n2237" "VSS.n2236" 179.448
resist "VSS.n2236" "VSS.n492" 179.448
resist "VSS.n2230" "VSS.n492" 179.448
resist "VSS.n2230" "VSS.n2229" 179.448
resist "VSS.n2229" "VSS.n2228" 179.448
resist "VSS.n2228" "VSS.n496" 179.448
resist "VSS.n2222" "VSS.n496" 179.448
resist "VSS.n2222" "VSS.n2221" 179.448
resist "VSS.n2221" "VSS.n2220" 179.448
resist "VSS.n2220" "VSS.n500" 179.448
resist "VSS.n777" "VSS.n500" 179.448
resist "VSS.n778" "VSS.n777" 179.448
resist "VSS.n779" "VSS.n778" 179.448
resist "VSS.n779" "VSS.n762" 179.448
resist "VSS.n762" "VSS.n751" 179.448
resist "VSS.n791" "VSS.n751" 179.448
resist "VSS.n792" "VSS.n791" 179.448
resist "VSS.n793" "VSS.n792" 179.448
resist "VSS.n793" "VSS.n747" 179.448
resist "VSS.n799" "VSS.n747" 179.448
resist "VSS.n800" "VSS.n799" 179.448
resist "VSS.n801" "VSS.n800" 179.448
resist "VSS.n801" "VSS.n743" 179.448
resist "VSS.n807" "VSS.n743" 179.448
resist "VSS.n808" "VSS.n807" 179.448
resist "VSS.n809" "VSS.n808" 179.448
resist "VSS.n809" "VSS.n739" 179.448
resist "VSS.n815" "VSS.n739" 179.448
resist "VSS.n816" "VSS.n815" 179.448
resist "VSS.n817" "VSS.n816" 179.448
resist "VSS.n817" "VSS.n735" 179.448
resist "VSS.n823" "VSS.n735" 179.448
resist "VSS.n824" "VSS.n823" 179.448
resist "VSS.n825" "VSS.n824" 179.448
resist "VSS.n825" "VSS.n731" 179.448
resist "VSS.n831" "VSS.n731" 179.448
resist "VSS.n832" "VSS.n831" 179.448
resist "VSS.n833" "VSS.n832" 179.448
resist "VSS.n833" "VSS.n727" 179.448
resist "VSS.n839" "VSS.n727" 179.448
resist "VSS.n840" "VSS.n839" 179.448
resist "VSS.n841" "VSS.n840" 179.448
resist "VSS.n841" "VSS.n723" 179.448
resist "VSS.n847" "VSS.n723" 179.448
resist "VSS.n848" "VSS.n847" 179.448
resist "VSS.n849" "VSS.n848" 179.448
resist "VSS.n849" "VSS.n719" 179.448
resist "VSS.n855" "VSS.n719" 179.448
resist "VSS.n856" "VSS.n855" 179.448
resist "VSS.n857" "VSS.n856" 179.448
resist "VSS.n857" "VSS.n715" 179.448
resist "VSS.n863" "VSS.n715" 179.448
resist "VSS.n864" "VSS.n863" 179.448
resist "VSS.n865" "VSS.n864" 179.448
resist "VSS.n865" "VSS.n711" 179.448
resist "VSS.n871" "VSS.n711" 179.448
resist "VSS.n872" "VSS.n871" 179.448
resist "VSS.n873" "VSS.n872" 179.448
resist "VSS.n873" "VSS.n707" 179.448
resist "VSS.n879" "VSS.n707" 179.448
resist "VSS.n880" "VSS.n879" 179.448
resist "VSS.n881" "VSS.n880" 179.448
resist "VSS.n881" "VSS.n703" 179.448
resist "VSS.n887" "VSS.n703" 179.448
resist "VSS.n888" "VSS.n887" 179.448
resist "VSS.n889" "VSS.n888" 179.448
resist "VSS.n889" "VSS.n699" 179.448
resist "VSS.n895" "VSS.n699" 179.448
resist "VSS.n896" "VSS.n895" 179.448
resist "VSS.n897" "VSS.n896" 179.448
resist "VSS.n897" "VSS.n695" 179.448
resist "VSS.n903" "VSS.n695" 179.448
resist "VSS.n904" "VSS.n903" 179.448
resist "VSS.n905" "VSS.n904" 179.448
resist "VSS.n905" "VSS.n691" 179.448
resist "VSS.n911" "VSS.n691" 179.448
resist "VSS.n912" "VSS.n911" 179.448
resist "VSS.n913" "VSS.n912" 179.448
resist "VSS.n913" "VSS.n661" 179.448
resist "VSS.n924" "VSS.n661" 179.448
resist "VSS.n925" "VSS.n924" 179.448
resist "VSS.n926" "VSS.n925" 179.448
resist "VSS.n926" "VSS.n657" 179.448
resist "VSS.n932" "VSS.n657" 179.448
resist "VSS.n933" "VSS.n932" 179.448
resist "VSS.n934" "VSS.n933" 179.448
resist "VSS.n934" "VSS.n653" 179.448
resist "VSS.n940" "VSS.n653" 179.448
resist "VSS.n941" "VSS.n940" 179.448
resist "VSS.n942" "VSS.n941" 179.448
resist "VSS.n942" "VSS.n649" 179.448
resist "VSS.n948" "VSS.n649" 179.448
resist "VSS.n949" "VSS.n948" 179.448
resist "VSS.n950" "VSS.n949" 179.448
resist "VSS.n950" "VSS.n645" 179.448
resist "VSS.n956" "VSS.n645" 179.448
resist "VSS.n957" "VSS.n956" 179.448
resist "VSS.n958" "VSS.n957" 179.448
resist "VSS.n958" "VSS.n641" 179.448
resist "VSS.n964" "VSS.n641" 179.448
resist "VSS.n965" "VSS.n964" 179.448
resist "VSS.n966" "VSS.n965" 179.448
resist "VSS.n966" "VSS.n637" 179.448
resist "VSS.n972" "VSS.n637" 179.448
resist "VSS.n973" "VSS.n972" 179.448
resist "VSS.n974" "VSS.n973" 179.448
resist "VSS.n980" "VSS.n610" 179.448
resist "VSS.n1992" "VSS.t92" 180.735
resist "VSS.t518" "VSS.t409" 185.346
resist "VSS.n1087" "VSS.t330" 185.817
resist "VSS.t181" "VSS.n1176" 185.869
resist "VSS.n212" "VSS.t218" 185.869
resist "VSS.n1176" "VSS.n1096" 187.674
resist "VSS.n212" "VSS.n211" 187.674
resist "VSS.t1142" "VSS.t831" 188.406
resist "VSS.t1207" "VSS.t181" 189.478
resist "VSS.t218" "VSS.t804" 189.478
resist "VSS.n2895" "VSS.t20" 189.568
resist "VSS.t464" "VSS.t434" 193.016
resist "VSS.t1019" "VSS.t1026" 196.364
resist "VSS.t403" "VSS.t711" 196.597
resist "VSS.t106" "VSS.t698" 196.597
resist "VSS.n200" "VSS.t162" 199.854
resist "VSS.n1184" "VSS.t487" 200.147
resist "VSS.t881" "VSS.t1207" 200.305
resist "VSS.t804" "VSS.t874" 200.305
resist "VSS.t831" "VSS.n2829" 200.617
resist "VSS.t612" "VSS.t401" 201.574
resist "VSS.t1195" "VSS.t386" 201.574
resist "VSS.t1191" "VSS.t387" 201.574
resist "VSS.t610" "VSS.t399" 201.574
resist "VSS.t614" "VSS.t460" 201.574
resist "VSS.t1227" "VSS.t688" 201.574
resist "VSS.t1215" "VSS.t687" 201.574
resist "VSS.t644" "VSS.t458" 201.574
resist "VSS.t1087" "VSS.t1016" 201.574
resist "VSS.t1273" "VSS.t1021" 201.574
resist "VSS.t1274" "VSS.t1017" 201.574
resist "VSS.t1085" "VSS.t1015" 201.574
resist "VSS.t320" "VSS.t744" 201.574
resist "VSS.t680" "VSS.t1139" 201.574
resist "VSS.t679" "VSS.t1132" 201.574
resist "VSS.t322" "VSS.t758" 201.574
resist "VSS.t413" "VSS.t998" 201.574
resist "VSS.t206" "VSS.t788" 201.574
resist "VSS.t207" "VSS.t786" 201.574
resist "VSS.t415" "VSS.t989" 201.574
resist "VSS.t182" "VSS.t746" 201.574
resist "VSS.t1171" "VSS.t674" 201.574
resist "VSS.t1176" "VSS.t669" 201.574
resist "VSS.t184" "VSS.t760" 201.574
resist "VSS.t628" "VSS.t432" 201.574
resist "VSS.t1057" "VSS.t1252" 201.574
resist "VSS.t1053" "VSS.t1247" 201.574
resist "VSS.t615" "VSS.t430" 201.574
resist "VSS.n2895" "VSS.t81" 204.15
resist "VSS.n201" "VSS.n108" 206.993
resist "VSS.t1026" "VSS.n2905" 209.091
resist "VSS.n2589" "VSS.t403" 210.933
resist "VSS.n258" "VSS.t106" 210.933
resist "VSS.n1395" "VSS.n1394" 215.53
resist "VSS.t969" "VSS.n2039" 215.561
resist "VSS.t495" "VSS.n2717" 217.076
resist "VSS.t472" "VSS.n2735" 217.076
resist "VSS.t164" "VSS.n2493" 217.076
resist "VSS.t295" "VSS.n2475" 217.076
resist "VSS.n982" "VSS.n606" 218.912
resist "VSS.n988" "VSS.n606" 218.912
resist "VSS.n989" "VSS.n988" 218.912
resist "VSS.n990" "VSS.n989" 218.912
resist "VSS.n990" "VSS.n601" 218.912
resist "VSS.n996" "VSS.n601" 218.912
resist "VSS.n997" "VSS.n996" 218.912
resist "VSS.n998" "VSS.n997" 218.912
resist "VSS.t475" "VSS.t665" 222.05
resist "VSS.n1946" "VSS.t593" 223.1
resist "VSS.n2436" "VSS.t754" 223.1
resist "VSS.n2101" "VSS.t984" 223.1
resist "VSS.t982" "VSS.n2102" 223.1
resist "VSS.n1367" "VSS.t626" 223.1
resist "VSS.t622" "VSS.n1372" 223.1
resist "VSS.t756" "VSS.n384" 223.101
resist "VSS.n1386" "VSS.t384" 223.282
resist "VSS.n1400" "VSS.t685" 223.282
resist "VSS.t1271" "VSS.n2058" 223.282
resist "VSS.n2206" "VSS.t204" 223.282
resist "VSS.n1341" "VSS.t1250" 223.282
resist "VSS.n1166" "VSS.t297" 223.765
resist "VSS.t371" "VSS.n103" 223.765
resist "VSS.t768" "VSS.t771" 224.138
resist "VSS.t624" "VSS.t597" 224.138
resist "VSS.t766" "VSS.t742" 224.138
resist "VSS.t979" "VSS.t1002" 224.138
resist "VSS.t986" "VSS.t1004" 224.138
resist "VSS.t591" "VSS.t616" 224.138
resist "VSS.t604" "VSS.t632" 224.138
resist "VSS.n2040" "VSS.t877" 228.291
resist "VSS.n201" "VSS.t160" 234.352
resist "VSS.t485" "VSS.n1183" 234.696
resist "VSS.t939" "VSS.n1993" 237.249
resist "VSS.n1938" "VSS.t593" 238.665
resist "VSS.n1947" "VSS.t624" 238.665
resist "VSS.n2179" "VSS.t754" 238.665
resist "VSS.n2120" "VSS.t984" 238.665
resist "VSS.n2103" "VSS.t982" 238.665
resist "VSS.t626" "VSS.n1366" 238.665
resist "VSS.n1373" "VSS.t622" 238.665
resist "VSS.n1182" "VSS.t476" 242.236
resist "VSS.n1391" "VSS.t399" 243.44
resist "VSS.t460" "VSS.n1405" 243.44
resist "VSS.n2052" "VSS.t1085" 243.44
resist "VSS.n2151" "VSS.t322" 243.44
resist "VSS.n2140" "VSS.t413" 243.44
resist "VSS.n1286" "VSS.t184" 243.44
resist "VSS.t432" "VSS.n1346" 243.44
resist "VSS.t711" "VSS.t1154" 245.747
resist "VSS.t380" "VSS.t926" 245.747
resist "VSS.t698" "VSS.t1161" 245.747
resist "VSS.t305" "VSS.t428" 245.747
resist "VSS.n2160" "VSS.t677" 248.092
resist "VSS.n1295" "VSS.t1174" 248.092
resist "VSS.t162" "VSS.t373" 256.955
resist "VSS.t931" "VSS.t487" 257.331
resist "VSS.t756" "VSS.n1319" 260.908
resist "VSS.n108" "VSS.n107" 275.279
resist "VSS.t498" "VSS.t918" 280.754
resist "VSS.t253" "VSS.t192" 280.908
resist "VSS.n2038" "VSS.n2037" 284.241
resist "VSS.n1836" "VSS.t870" 291.004
resist "VSS.t807" "VSS.n1823" 291.004
resist "VSS.t1092" "VSS.n1425" 291.004
resist "VSS.n1904" "VSS.t899" 291.004
resist "VSS.n2889" "VSS.t542" 291.004
resist "VSS.n2885" "VSS.t37" 291.004
resist "VSS.t96" "VSS.n111" 291.004
resist "VSS.n158" "VSS.t1236" 291.004
resist "VSS.t556" "VSS.n1036" 291.004
resist "VSS.n1984" "VSS.t0" 291.004
resist "VSS.n1140" "VSS.t854" 291.004
resist "VSS.n1136" "VSS.t45" 291.004
resist "VSS.t945" "VSS.n1852" 291.248
resist "VSS.n1853" "VSS.t866" 291.248
resist "VSS.n1888" "VSS.t901" 291.248
resist "VSS.n1883" "VSS.t1103" 291.248
resist "VSS.t22" "VSS.n2852" 291.248
resist "VSS.n2866" "VSS.t548" 291.248
resist "VSS.n141" "VSS.t1232" 291.248
resist "VSS.n136" "VSS.t99" 291.248
resist "VSS.n1968" "VSS.t6" 291.248
resist "VSS.n1963" "VSS.t565" 291.248
resist "VSS.t15" "VSS.n1107" 291.248
resist "VSS.n1117" "VSS.t844" 291.248
resist "VSS.n2830" "VSS.t451" 293.076
resist "VSS.n2028" "VSS.t347" 302.415
resist "VSS.t299" "VSS.t269" 304.028
resist "VSS.t199" "VSS.t318" 311.032
resist "VSS.t916" "VSS.t243" 311.032
resist "VSS.t104" "VSS.t392" 311.032
resist "VSS.t438" "VSS.t308" 311.033
resist "VSS.t454" "VSS.t802" 311.446
resist "VSS.t175" "VSS.t252" 311.446
resist "VSS.t476" "VSS.t172" 311.446
resist "VSS.n1937" "VSS.t247" 312.915
resist "VSS.t132" "VSS.n2180" 312.915
resist "VSS.n2119" "VSS.t316" 312.915
resist "VSS.t271" "VSS.n2068" 312.915
resist "VSS.n1365" "VSS.t202" 312.915
resist "VSS.n1231" "VSS.t275" 312.915
resist "VSS.t257" "VSS.n1324" 312.915
resist "VSS.n1832" "VSS.t952" 314.183
resist "VSS.t918" "VSS.n2191" 316.293
resist "VSS.n2192" "VSS.t498" 316.293
resist "VSS.t192" "VSS.n1335" 316.466
resist "VSS.n1336" "VSS.t253" 316.466
resist "VSS.t451" "VSS.n4" 328.771
resist "VSS.n1392" "VSS.t282" 329.66
resist "VSS.t677" "VSS.t337" 334.924
resist "VSS.t337" "VSS.t338" 334.924
resist "VSS.t338" "VSS.t681" 334.924
resist "VSS.t1174" "VSS.t411" 334.924
resist "VSS.t411" "VSS.t412" 334.924
resist "VSS.t412" "VSS.t1172" 334.924
resist "VSS.t373" "VSS.n199" 341.417
resist "VSS.n1155" "VSS.t931" 341.917
resist "VSS.t255" "VSS.t939" 343.033
resist "VSS.t730" "VSS.n1034" 343.845
resist "VSS.n171" "VSS.t1035" 369.399
resist "VSS.n1034" "VSS.t738" 370.295
resist "VSS.t1073" "VSS.n559" 371.429
resist "VSS.t168" "VSS.t176" 384.026
resist "VSS.t214" "VSS.t156" 384.026
resist "VSS.t111" "VSS.t422" 384.026
resist "VSS.t150" "VSS.t122" 384.026
resist "VSS.t478" "VSS.t212" 384.026
resist "VSS.t146" "VSS.t245" 384.026
resist "VSS.t120" "VSS.t158" 384.026
resist "VSS.t933" "VSS.t255" 388.274
resist "VSS.n171" "VSS.t1029" 397.814
resist "VSS.t961" "VSS.t492" 405.482
resist "VSS.t1059" "VSS.t249" 405.482
resist "VSS.t1062" "VSS.t194" 405.482
resist "VSS.t966" "VSS.t310" 405.482
resist "VSS.n107" "VSS.t371" 415.047
resist "VSS.t252" "VSS.t881" 418.253
resist "VSS.t874" "VSS.t454" 418.253
resist "VSS.n1951" "VSS.t1205" 421.622
resist "VSS.t957" "VSS.n66" 423.775
resist "VSS.n2778" "VSS.t964" 423.775
resist "VSS.t943" "VSS.n4" 436.135
resist "VSS.t810" "VSS.t859" 448.745
resist "VSS.t868" "VSS.t949" 448.745
resist "VSS.t893" "VSS.t1094" 448.745
resist "VSS.t1099" "VSS.t895" 448.745
resist "VSS.t546" "VSS.t26" 448.745
resist "VSS.t540" "VSS.t90" 448.745
resist "VSS.t1238" "VSS.t75" 448.745
resist "VSS.t83" "VSS.t1230" 448.745
resist "VSS.t19" "VSS.t559" 448.745
resist "VSS.t561" "VSS.t34" 448.745
resist "VSS.t856" "VSS.t39" 448.745
resist "VSS.t847" "VSS.t88" 448.745
resist "VSS.t861" "VSS.t954" 449.121
resist "VSS.t863" "VSS.t956" 449.121
resist "VSS.t907" "VSS.t1102" 449.121
resist "VSS.t903" "VSS.t1096" 449.121
resist "VSS.t550" "VSS.t77" 449.121
resist "VSS.t551" "VSS.t30" 449.121
resist "VSS.t1241" "VSS.t33" 449.121
resist "VSS.t1229" "VSS.t28" 449.121
resist "VSS.t73" "VSS.t558" 449.121
resist "VSS.t14" "VSS.t562" 449.121
resist "VSS.t851" "VSS.t41" 449.121
resist "VSS.t852" "VSS.t98" 449.121
resist "VSS.t53" "VSS.t613" 466.135
resist "VSS.t50" "VSS.t53" 466.135
resist "VSS.t608" "VSS.t50" 466.135
resist "VSS.t43" "VSS.t747" 466.135
resist "VSS.t71" "VSS.t43" 466.135
resist "VSS.t745" "VSS.t71" 466.135
resist "VSS.t55" "VSS.t988" 466.135
resist "VSS.t60" "VSS.t55" 466.135
resist "VSS.t981" "VSS.t60" 466.135
resist "VSS.t4" "VSS.t1011" 466.135
resist "VSS.t10" "VSS.t4" 466.135
resist "VSS.t990" "VSS.t10" 466.135
resist "VSS.t2" "VSS.t611" 466.135
resist "VSS.t17" "VSS.t2" 466.135
resist "VSS.t607" "VSS.t17" 466.135
resist "VSS.t57" "VSS.t600" 466.135
resist "VSS.t66" "VSS.t57" 466.135
resist "VSS.t599" "VSS.t66" 466.135
resist "VSS.t751" "VSS.t31" 466.135
resist "VSS.t31" "VSS.t62" 466.135
resist "VSS.t62" "VSS.t748" 466.135
resist "VSS.n1394" "VSS.n1393" 472.247
resist "VSS.n1938" "VSS.t608" 496.348
resist "VSS.t747" "VSS.n2179" 496.348
resist "VSS.n2120" "VSS.t981" 496.348
resist "VSS.n2103" "VSS.t1011" 496.348
resist "VSS.n1366" "VSS.t607" 496.348
resist "VSS.n1373" "VSS.t600" 496.348
resist "VSS.n1319" "VSS.t751" 496.348
resist "VSS.n185" "VSS.t922" 496.575
resist "VSS.n1147" "VSS.t190" 498.677
resist "VSS.n1912" "VSS.n1911" 506.973
resist "VSS.n2028" "VSS.t735" 524.44
resist "VSS.n65" "VSS.n24" 534.372
resist "VSS.n180" "VSS.t79" 542.46
resist "VSS.n1145" "VSS.t12" 543.255
resist "VSS.n2034" "VSS.n562" 543.878
resist "VSS.t1205" "VSS.n1948" 554.497
resist "VSS.t888" "VSS.t464" 561.296
resist "VSS.t742" "VSS.n2435" 587.324
resist "VSS.n2903" "VSS.t20" 592.4
resist "VSS.n1936" "VSS.t178" 597.374
resist "VSS.n2070" "VSS.t216" 597.374
resist "VSS.n2181" "VSS.t113" 597.374
resist "VSS.t124" "VSS.n2131" 597.374
resist "VSS.n1325" "VSS.t210" 597.374
resist "VSS.n1355" "VSS.t148" 597.374
resist "VSS.n1381" "VSS.t365" 597.374
resist "VSS.n982" "VSS.n981" 618.819
resist "VSS.t613" "VSS.n1937" 619.356
resist "VSS.n2180" "VSS.t745" 619.356
resist "VSS.t988" "VSS.n2119" 619.356
resist "VSS.n2068" "VSS.t990" 619.356
resist "VSS.t611" "VSS.n1365" 619.356
resist "VSS.n1231" "VSS.t599" 619.356
resist "VSS.n1324" "VSS.t748" 619.356
resist "VSS.n1829" "VSS.t810" 625.523
resist "VSS.n1910" "VSS.t893" 625.523
resist "VSS.n184" "VSS.t1238" 625.523
resist "VSS.n1146" "VSS.t39" 625.523
resist "VSS.n2894" "VSS.t26" 656.51
resist "VSS.n202" "VSS.t661" 672.193
resist "VSS.n1393" "VSS.n1087" 676.828
resist "VSS.t267" "VSS.t299" 677.587
resist "VSS.t466" "VSS.t199" 687.824
resist "VSS.t243" "VSS.t260" 687.824
resist "VSS.t392" "VSS.t425" 687.824
resist "VSS.t511" "VSS.n184" 691.781
resist "VSS.t1075" "VSS.n1146" 694.709
resist "VSS.t308" "VSS.t436" 713.263
resist "VSS.n1629" "VSS.n23" 720.584
resist "VSS.n107" "VSS.t328" 725.542
resist "VSS.n1872" "VSS.t394" 727.238
resist "VSS.n2057" "VSS.t1281" 727.238
resist "VSS.n2178" "VSS.t470" 727.238
resist "VSS.n2163" "VSS.t515" 727.238
resist "VSS.n2080" "VSS.t154" 727.238
resist "VSS.n2104" "VSS.t109" 727.238
resist "VSS.n1227" "VSS.t357" 727.238
resist "VSS.n1374" "VSS.t118" 727.238
resist "VSS.n1387" "VSS.t239" 727.238
resist "VSS.n1939" "VSS.t241" 727.238
resist "VSS.n1927" "VSS.t489" 727.238
resist "VSS.n1401" "VSS.t382" 727.238
resist "VSS.n1257" "VSS.t233" 727.238
resist "VSS.n1330" "VSS.t462" 727.238
resist "VSS.n1342" "VSS.t390" 727.238
resist "VSS.n1361" "VSS.t144" 727.238
resist "VSS.n1318" "VSS.t221" 727.238
resist "VSS.n2186" "VSS.t449" 727.238
resist "VSS.n2197" "VSS.t341" 727.238
resist "VSS.n2094" "VSS.t376" 727.238
resist "VSS.n2121" "VSS.t693" 727.238
resist "VSS.n1948" "VSS.n1947" 727.86
resist "VSS.t1004" "VSS.t979" 728.448
resist "VSS.t616" "VSS.t604" 728.448
resist "VSS.n2781" "VSS.n24" 729.61
resist "VSS.n2781" "VSS.n62" 729.693
resist "VSS.n2036" "VSS.t493" 733.75
resist "VSS.n1989" "VSS.t92" 735.849
resist "VSS.t513" "VSS.t511" 739.726
resist "VSS.t1108" "VSS.t513" 739.726
resist "VSS.t1077" "VSS.t1075" 742.857
resist "VSS.t189" "VSS.t1077" 742.857
resist "VSS.n2036" "VSS.t705" 762.755
resist "VSS.t328" "VSS.t327" 768.221
resist "VSS.n1086" "VSS.t273" 797.834
resist "VSS.n981" "VSS.n560" 820.544
resist "VSS.t735" "VSS.t732" 826.855
resist "VSS.t347" "VSS.t345" 826.855
resist "VSS.t81" "VSS.n2894" 831.183
resist "VSS.t297" "VSS.t475" 849.053
resist "VSS.t749" "VSS.n2185" 859.471
resist "VSS.t752" "VSS.n1329" 859.471
resist "VSS.t775" "VSS.t761" 863.469
resist "VSS.t740" "VSS.t764" 863.469
resist "VSS.n1953" "VSS.n1065" 872.523
resist "VSS.t728" "VSS.t712" 878.598
resist "VSS.t726" "VSS.t728" 878.598
resist "VSS.t796" "VSS.t800" 878.598
resist "VSS.t800" "VSS.t798" 878.598
resist "VSS.t720" "VSS.t718" 878.598
resist "VSS.t718" "VSS.t716" 878.598
resist "VSS.t1111" "VSS.t1113" 878.598
resist "VSS.t1109" "VSS.t1111" 878.598
resist "VSS.t577" "VSS.t575" 879.414
resist "VSS.t722" "VSS.t724" 879.699
resist "VSS.t714" "VSS.t722" 879.699
resist "VSS.t579" "VSS.t577" 879.699
resist "VSS.n2038" "VSS.t732" 880.448
resist "VSS.n1058" "VSS.t726" 894.869
resist "VSS.n1063" "VSS.t716" 894.869
resist "VSS.n1054" "VSS.t714" 895.99
resist "VSS.t247" "VSS.t168" 905.265
resist "VSS.t422" "VSS.t132" 905.265
resist "VSS.t316" "VSS.t150" 905.265
resist "VSS.t156" "VSS.t271" 905.265
resist "VSS.t245" "VSS.t202" 905.265
resist "VSS.t275" "VSS.t120" 905.265
resist "VSS.t212" "VSS.t257" 905.265
resist "VSS.n1423" "VSS.n1066" 914.535
resist "VSS.n1320" "VSS.t1081" 921.26
resist "VSS.n1320" "VSS.t231" 921.26
resist "VSS.n1821" "VSS.t290" 927.643
resist "VSS.n1889" "VSS.t229" 927.643
resist "VSS.n2878" "VSS.t503" 927.643
resist "VSS.n142" "VSS.t1245" 927.643
resist "VSS.n1969" "VSS.t447" 927.643
resist "VSS.n1129" "VSS.t581" 927.643
resist "VSS.n998" "VSS.n566" 931.149
resist "VSS.n1058" "VSS.t796" 976.22
resist "VSS.t1113" "VSS.n1063" 976.22
resist "VSS.n1054" "VSS.t579" 977.444
resist "VSS.n185" "VSS.t1108" 982.877
resist "VSS.n1147" "VSS.t189" 987.037
resist "VSS.t648" "VSS.n1066" 1060.95
resist "VSS.n1394" "VSS.n1086" 1067.69
resist "VSS.t654" "VSS.t456" 1083.33
resist "VSS.t652" "VSS.t654" 1083.33
resist "VSS.t457" "VSS.t652" 1083.33
resist "VSS.t890" "VSS.t195" 1083.33
resist "VSS.t195" "VSS.t197" 1083.33
resist "VSS.t197" "VSS.t891" 1083.33
resist "VSS.t468" "VSS.t818" 1083.33
resist "VSS.t818" "VSS.t815" 1083.33
resist "VSS.t815" "VSS.t469" 1083.33
resist "VSS.t344" "VSS.t136" 1083.33
resist "VSS.t136" "VSS.t134" 1083.33
resist "VSS.t134" "VSS.t343" 1083.33
resist "VSS.t975" "VSS.t117" 1083.33
resist "VSS.t973" "VSS.t975" 1083.33
resist "VSS.t116" "VSS.t973" 1083.33
resist "VSS.t102" "VSS.t107" 1083.33
resist "VSS.t8" "VSS.t102" 1083.33
resist "VSS.t108" "VSS.t8" 1083.33
resist "VSS.t524" "VSS.t355" 1083.33
resist "VSS.t522" "VSS.t524" 1083.33
resist "VSS.t356" "VSS.t522" 1083.33
resist "VSS.t1065" "VSS.t910" 1083.33
resist "VSS.t1063" "VSS.t1065" 1083.33
resist "VSS.t911" "VSS.t1063" 1083.33
resist "VSS.t235" "VSS.t937" 1083.33
resist "VSS.t237" "VSS.t235" 1083.33
resist "VSS.t938" "VSS.t237" 1083.33
resist "VSS.t935" "VSS.t530" 1083.33
resist "VSS.t530" "VSS.t532" 1083.33
resist "VSS.t532" "VSS.t936" 1083.33
resist "VSS.t354" "VSS.t959" 1083.33
resist "VSS.t959" "VSS.t962" 1083.33
resist "VSS.t962" "VSS.t353" 1083.33
resist "VSS.t913" "VSS.t420" 1083.33
resist "VSS.t420" "VSS.t418" 1083.33
resist "VSS.t418" "VSS.t912" 1083.33
resist "VSS.t589" "VSS.t569" 1083.33
resist "VSS.t569" "VSS.t567" 1083.33
resist "VSS.t567" "VSS.t590" 1083.33
resist "VSS.t481" "VSS.t277" 1083.33
resist "VSS.t483" "VSS.t481" 1083.33
resist "VSS.t278" "VSS.t483" 1083.33
resist "VSS.t359" "VSS.t404" 1083.33
resist "VSS.t404" "VSS.t406" 1083.33
resist "VSS.t406" "VSS.t360" 1083.33
resist "VSS.t914" "VSS.t1166" 1083.33
resist "VSS.t1166" "VSS.t1164" 1083.33
resist "VSS.t1164" "VSS.t915" 1083.33
resist "VSS.t336" "VSS.t875" 1083.33
resist "VSS.t875" "VSS.t872" 1083.33
resist "VSS.t872" "VSS.t335" 1083.33
resist "VSS.t140" "VSS.t220" 1083.33
resist "VSS.t142" "VSS.t140" 1083.33
resist "VSS.t219" "VSS.t142" 1083.33
resist "VSS.t339" "VSS.t440" 1083.33
resist "VSS.t440" "VSS.t442" 1083.33
resist "VSS.t442" "VSS.t340" 1083.33
resist "VSS.t1168" "VSS.t128" 1083.33
resist "VSS.t128" "VSS.t126" 1083.33
resist "VSS.t126" "VSS.t1169" 1083.33
resist "VSS.t170" "VSS.t703" 1083.33
resist "VSS.t703" "VSS.t699" 1083.33
resist "VSS.t699" "VSS.t171" 1083.33
resist "VSS.t178" "VSS.t361" 1088.19
resist "VSS.t216" "VSS.t186" 1088.19
resist "VSS.t314" "VSS.t124" 1088.19
resist "VSS.t148" "VSS.t928" 1088.19
resist "VSS.t365" "VSS.t367" 1088.19
resist "VSS.t113" "VSS.n2161" 1088.19
resist "VSS.t210" "VSS.n1296" 1088.19
resist "VSS.n2903" "VSS.n5" 1126.94
resist "VSS.n2039" "VSS.n2038" 1136.96
resist "VSS.n1057" "VSS.t575" 1151.13
resist "VSS.t456" "VSS.n1871" 1153.55
resist "VSS.n2058" "VSS.t890" 1153.55
resist "VSS.n2179" "VSS.t468" 1153.55
resist "VSS.n2179" "VSS.t344" 1153.55
resist "VSS.n2103" "VSS.t117" 1153.55
resist "VSS.t107" "VSS.n2103" 1153.55
resist "VSS.n1373" "VSS.t355" 1153.55
resist "VSS.t910" "VSS.n1373" 1153.55
resist "VSS.t937" "VSS.n1386" 1153.55
resist "VSS.t936" "VSS.n1938" 1153.55
resist "VSS.n1938" "VSS.t353" 1153.55
resist "VSS.t912" "VSS.n1400" 1153.55
resist "VSS.n1366" "VSS.t590" 1153.55
resist "VSS.t360" "VSS.n1341" 1153.55
resist "VSS.n1366" "VSS.t915" 1153.55
resist "VSS.n1319" "VSS.t336" 1153.55
resist "VSS.n2206" "VSS.t340" 1153.55
resist "VSS.n2120" "VSS.t1169" 1153.55
resist "VSS.t171" "VSS.n2120" 1153.55
resist "VSS.t1146" "VSS.n21" 1183.26
resist "VSS.t829" "VSS.n3" 1183.66
resist "VSS.t967" "VSS.t1260" 1205.23
resist "VSS.t971" "VSS.t1253" 1205.23
resist "VSS.t738" "VSS.n565" 1272.89
resist "VSS.n202" "VSS.n201" 1273.97
resist "VSS.t1199" "VSS.t1157" 1290.61
resist "VSS.t1185" "VSS.t1162" 1290.61
resist "VSS.t822" "VSS.t1223" 1301.04
resist "VSS.t811" "VSS.t1211" 1301.04
resist "VSS.n2828" "VSS.n22" 1301.11
resist "VSS.n1821" "VSS.t861" 1317.42
resist "VSS.t1102" "VSS.n1889" 1317.42
resist "VSS.n2878" "VSS.t550" 1317.42
resist "VSS.t33" "VSS.n142" 1317.42
resist "VSS.t558" "VSS.n1969" 1317.42
resist "VSS.n1129" "VSS.t851" 1317.42
resist "VSS.n2904" "VSS.n2903" 1342.09
resist "VSS.n2775" "VSS.t882" 1374.11
resist "VSS.t886" "VSS.n2542" 1374.11
resist "VSS.t712" "VSS.n1057" 1374.84
resist "VSS.n1872" "VSS.t457" 1439.43
resist "VSS.t891" "VSS.n2057" 1439.43
resist "VSS.t469" "VSS.n2178" 1439.43
resist "VSS.t343" "VSS.n2163" 1439.43
resist "VSS.n2080" "VSS.t116" 1439.43
resist "VSS.n2104" "VSS.t108" 1439.43
resist "VSS.n1227" "VSS.t356" 1439.43
resist "VSS.n1374" "VSS.t911" 1439.43
resist "VSS.n1387" "VSS.t938" 1439.43
resist "VSS.n1939" "VSS.t935" 1439.43
resist "VSS.n1927" "VSS.t354" 1439.43
resist "VSS.n1401" "VSS.t913" 1439.43
resist "VSS.n1257" "VSS.t589" 1439.43
resist "VSS.n1330" "VSS.t278" 1439.43
resist "VSS.n1342" "VSS.t359" 1439.43
resist "VSS.n1361" "VSS.t914" 1439.43
resist "VSS.t335" "VSS.n1318" 1439.43
resist "VSS.n2186" "VSS.t219" 1439.43
resist "VSS.n2197" "VSS.t339" 1439.43
resist "VSS.n2094" "VSS.t1168" 1439.43
resist "VSS.n2121" "VSS.t170" 1439.43
resist "VSS.t152" "VSS.n1951" 1475.68
resist "VSS.n1757" "VSS.n1596" 1496.69
resist "VSS.t724" "VSS.n565" 1506.44
resist "VSS.n1912" "VSS.n1422" 1515.27
resist "VSS.t1263" "VSS.t1261" 1549.67
resist "VSS.t1256" "VSS.t1254" 1549.67
resist "VSS.t1029" "VSS.n22" 1584.15
resist "VSS.t947" "VSS.t865" 1699.79
resist "VSS.t1101" "VSS.t909" 1699.79
resist "VSS.t1106" "VSS.t101" 1699.79
resist "VSS.t36" "VSS.t1239" 1699.79
resist "VSS.t553" "VSS.t59" 1699.79
resist "VSS.t850" "VSS.t27" 1699.79
resist "VSS.t948" "VSS.t869" 1701.21
resist "VSS.t892" "VSS.t1105" 1701.21
resist "VSS.t40" "VSS.t541" 1701.21
resist "VSS.t1240" "VSS.t70" 1701.21
resist "VSS.t47" "VSS.t554" 1701.21
resist "VSS.t24" "VSS.t848" 1701.21
resist "VSS.t263" "VSS.t868" 1705.23
resist "VSS.t223" "VSS.t1099" 1705.23
resist "VSS.t1268" "VSS.t540" 1705.23
resist "VSS.t303" "VSS.t83" 1705.23
resist "VSS.t349" "VSS.t561" 1705.23
resist "VSS.t505" "VSS.t847" 1705.23
resist "VSS.n1424" "VSS.n1423" 1769.44
resist "VSS.n66" "VSS.t1263" 1779.25
resist "VSS.n2778" "VSS.t1256" 1779.25
resist "VSS.t956" "VSS.t1148" 1824.89
resist "VSS.t30" "VSS.t689" 1824.89
resist "VSS.t840" "VSS.t1229" 1824.89
resist "VSS.t658" "VSS.t903" 1824.89
resist "VSS.t536" "VSS.t14" 1824.89
resist "VSS.t98" "VSS.t585" 1824.89
resist "VSS.n2827" "VSS.n24" 1827
resist "VSS.t1079" "VSS.t232" 1842.52
resist "VSS.t1081" "VSS.t1079" 1842.52
resist "VSS.n2027" "VSS.n2026" 1892.95
resist "VSS.n2780" "VSS.n63" 1995.52
resist "VSS.t277" "VSS.t752" 2072.98
resist "VSS.t220" "VSS.t749" 2072.98
resist "VSS.n1953" "VSS.n1952" 2355.86
resist "VSS.t256" "VSS.t969" 2368.09
resist "VSS.t798" "VSS.t720" 2456.82
resist "VSS.n2827" "VSS.n23" 2515.11
resist "VSS.t1035" "VSS.t922" 2827.3
resist "VSS.t838" "VSS.t836" 2881.77
resist "VSS.t794" "VSS.t784" 2937.24
resist "VSS.t780" "VSS.t792" 2937.24
resist "VSS.n2903" "VSS.t1203" 3046.22
resist "VSS.n2780" "VSS.n2779" 3142.25
resist "VSS.n1952" "VSS.t152" 3250.86
resist "VSS.n2777" "VSS.n66" 3352.96
resist "VSS.n2779" "VSS.n2778" 3352.96
resist "VSS.n2037" "VSS.n560" 3443.07
resist "VSS.t231" "VSS.t286" 3685.04
resist "VSS.n1422" "VSS.n3" 3720.83
resist "VSS.t190" "VSS.n1104" 3722.48
resist "VSS.n200" "VSS.n67" 3818.95
resist "VSS.n1185" "VSS.n1184" 3845.48
resist "VSS.n1947" "VSS.n1067" 4291.67
resist "VSS.n2435" "VSS.n2434" 4483.26
resist "VSS.n1182" "VSS.t838" 4530.79
resist "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VSS" "VSS.n1320" 4818.45
resist "VSS.n1087" "VSS.t438" 4869.56
resist "VSS.n1392" "VSS.n1186" 4922.24
resist "VSS.n2829" "VSS.n2828" 5035.12
resist "VSS.n2904" "VSS.n4" 5123.32
resist "VSS.n21" "VSS.n5" 5241.73
resist "VSS.n1423" "VSS.n23" 5530.63
resist "VSS.n2037" "VSS.n561" 5714.4
resist "VSS.n1993" "VSS.t64" 6019.86
resist "VSS.n66" "VSS.n65" 6624.26
resist "VSS.n2778" "VSS.n2777" 6658.88
resist "VSS.t1043" "VSS.t380" 6829.13
resist "VSS.t428" "VSS.t1048" 6829.13
resist "VSS.t1154" "VSS.t701" 6847.71
resist "VSS.t1161" "VSS.t707" 6847.71
resist "VSS.n1829" "VSS.n2" 7002.9
resist "VSS.n1104" "VSS.n5" 7098.75
resist "VSS.n2905" "VSS.n3" 8008.43
resist "VSS.n2027" "VSS.n565" 8044.55
resist "VSS.n2037" "VSS.n2036" 8490.89
resist "VSS.n2776" "VSS.n2775" 12047.2
resist "VSS.n2542" "VSS.n64" 12047.2
resist "VSS.t284" "VSS.n1424" 12050.7
resist "VSS.n1320" "VSS.t756" 12172.3
resist "VSS.n2829" "VSS.n21" 12239.9
resist "VSS.n1910" "VSS.n1424" 12835.5
resist "VSS.n2905" "VSS.n2904" 13611.1
resist "VSS.n1185" "VSS.n64" 15026.9
resist "VSS.n2435" "VSS.n63" 15509.4
resist "VSS.n1993" "VSS.t730" 15929
resist "VSS.n1104" "VSS.n67" 17380.9
resist "VSS.n1596" "VSS.n1064" 18483.1
resist "VSS.n2776" "VSS.n67" 19756
resist "VSS.n1186" "VSS.n1185" 25310.9
resist "VSS.n1422" "VSS.n1067" 31810.9
resist "VSS.n1186" "VSS.n1067" 33626.6
resist "VSS.n2779" "VSS.n64" 34205.5
resist "VSS.n1064" "VSS.t1109" 40174.8
resist "VSS.t1179" "VSS.t378" 41809.4
resist "VSS.t1130" "VSS.t166" 41809.4
resist "VSS.t1135" "VSS.t280" 41809.4
resist "VSS.t1037" "VSS.t369" 41809.4
resist "VSS.t1067" "VSS.t817" 42027.8
resist "VSS.t1071" "VSS.t824" 42027.8
resist "VSS.n2777" "VSS.n2776" 42503.8
resist "VSS.n65" "VSS.n22" 42762.3
resist "VSS.n1953" "VSS.n1064" 57034.3
resist "VSS.n2906" "VSS.n2" 57096.1
resist "VSS.t1116" "VSS.n2" 133419
resist "VSS.t733" "VSS.n1953" 170380
resist "VSS.n1840" "VSS.n1821" 216125
resist "VSS.n1889" "VSS.n1428" 216125
resist "VSS.n2879" "VSS.n2878" 216125
resist "VSS.n142" "VSS.n114" 216125
resist "VSS.n1969" "VSS.n1039" 216125
resist "VSS.n1130" "VSS.n1129" 216125
resist "VSS.n1989" "VSS.t19" 952901
resist "VSS.n1952" "VSS.n1066" 7.02563e+06
rnode "CLK.t83" 0 86.5847 29627 -1213 0
rnode "CLK.t71" 0 86.5847 29195 -1213 0
rnode "CLK.n0" 0 105.26 29411 -1325 0
rnode "CLK.t17" 0 228.756 29411 -1213 0
rnode "CLK.t47" 0 42.0599 28519 -754 0
rnode "CLK.t11" 0 81.8898 28735 -754 0
rnode "CLK.n1" 0 64.2782 28519 -642 0
rnode "CLK.t101" 0 81.8898 28087 -754 0
rnode "CLK.n2" 0 64.2782 28303 -642 0
rnode "CLK.t56" 0 65.4938 28303 -754 0
rnode "CLK.t97" 0 88.59 28519 -1211 0
rnode "CLK.t24" 0 96.6132 28303 -1211 0
rnode "CLK.n3" 0 88.5356 28247 -1028 0
rnode "CLK.n4" 0 276.828 28229 -1028 0
rnode "DFF_magic_0.tg_magic_1.inverter_magic_0.VIN" 0 11.4523 28130 -1027 0
rnode "7b_counter_0.MDFF_7.G-CLK" 0 8.72211 28608 2543 0
rnode "CLK.t57" 0 42.0599 28154 2365 0
rnode "CLK.t118" 0 79.9096 27722 1925 0
rnode "CLK.t110" 0 53.2533 27938 1925 0
rnode "CLK.n5" 0 99.4751 27882 2103 0
rnode "CLK.t54" 0 100.756 27938 2365 0
rnode "CLK.n6" 0 68.39 28154 2477 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.B" 0 63.3752 28471 2548 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.IN2" 0 12.6427 28589 2551 0
rnode "CLK.n7" 0 13.4783 28598 2547 0
rnode "CLK.t85" 0 42.0599 26357 7669 0
rnode "CLK.t43" 0 81.8898 26573 7669 0
rnode "CLK.n8" 0 64.2782 26357 7781 0
rnode "CLK.t90" 0 81.8898 25925 7669 0
rnode "CLK.n9" 0 64.2782 26141 7781 0
rnode "CLK.t127" 0 65.4938 26141 7669 0
rnode "CLK.t9" 0 88.59 26357 7212 0
rnode "CLK.t40" 0 96.6132 26141 7212 0
rnode "CLK.n10" 0 88.8254 26085 7395 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_5.VIN" 0 30.4948 25968 7396 0
rnode "7b_counter_0.DFF_magic_0.CLK" 0 401.824 25848 7395 0
rnode "CLK.t111" 0 86.5847 31763 7209 0
rnode "CLK.t62" 0 86.5847 31331 7209 0
rnode "CLK.n11" 0 105.26 31547 7097 0
rnode "CLK.t59" 0 228.756 31547 7209 0
rnode "CLK.t76" 0 42.0599 30655 7668 0
rnode "CLK.t36" 0 81.8898 30871 7668 0
rnode "CLK.n12" 0 64.2782 30655 7780 0
rnode "CLK.t3" 0 81.8898 30223 7668 0
rnode "CLK.n13" 0 64.2782 30439 7780 0
rnode "CLK.t121" 0 65.4938 30439 7668 0
rnode "CLK.t119" 0 88.59 30655 7211 0
rnode "CLK.t28" 0 96.6132 30439 7211 0
rnode "CLK.n14" 0 88.5356 30383 7394 0
rnode "CLK.n15" 0 276.828 30365 7394 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN" 0 11.4523 30266 7395 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_1.CLK" 0 35.5437 30200 7393 0
rnode "CLK.n16" 0 432.761 29980 7645 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_0.CLK" 0 6.76266 28623 6265 0
rnode "CLK.t48" 0 86.5847 27492 6449 0
rnode "CLK.t103" 0 86.5847 27060 6449 0
rnode "CLK.n17" 0 105.26 27276 6561 0
rnode "CLK.t93" 0 128.796 27276 6449 0
rnode "CLK.t126" 0 88.59 28168 6447 0
rnode "CLK.t78" 0 96.6132 28384 6447 0
rnode "CLK.t115" 0 81.8898 28600 5990 0
rnode "CLK.t32" 0 42.0599 28168 5990 0
rnode "CLK.t29" 0 81.8898 27952 5990 0
rnode "CLK.n18" 0 64.2782 28168 5878 0
rnode "CLK.n19" 0 64.2782 28384 5878 0
rnode "CLK.t123" 0 65.4938 28384 5990 0
rnode "CLK.n20" 0 88.5356 28440 6264 0
rnode "CLK.n21" 0 376.636 28458 6264 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN" 0 12.0064 28557 6263 0
rnode "CLK.n22" 0 129.037 28595 6267 0
rnode "CLK.n23" 0 3142.61 29972 7645 0
rnode "CLK.n24" 0 2360.57 28722 2350 0
rnode "CLK.t49" 0 42.0599 16225 3475 0
rnode "CLK.t45" 0 79.9096 16657 3915 0
rnode "CLK.t84" 0 53.2533 16441 3915 0
rnode "CLK.n25" 0 99.4751 16497 3737 0
rnode "CLK.t39" 0 100.756 16441 3475 0
rnode "CLK.n26" 0 68.39 16225 3363 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.B" 0 63.4008 15908 3292 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.IN2" 0 12.914 15790 3289 0
rnode "7b_counter_0.MDFF_1.G-CLK" 0 8.05583 15771 3297 0
rnode "CLK.n27" 0 4.75848 15781 3303 0
rnode "CLK.t104" 0 46.8086 13307 3475 0
rnode "CLK.t112" 0 79.9096 12875 3915 0
rnode "CLK.t21" 0 53.2533 13091 3915 0
rnode "CLK.n28" 0 99.4751 13035 3737 0
rnode "CLK.t108" 0 102.625 13091 3475 0
rnode "CLK.n29" 0 37.2568 13307 3335 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.B" 0 63.9049 13624 3292 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.IN2" 0 10.3439 13742 3289 0
rnode "7b_counter_0.MDFF_4.G-CLK" 0 45.7728 13761 3297 0
rnode "CLK.t0" 0 42.0599 16225 9886 0
rnode "CLK.t63" 0 79.9096 16657 10326 0
rnode "CLK.t80" 0 53.2533 16441 10326 0
rnode "CLK.n30" 0 99.4751 16497 10148 0
rnode "CLK.t117" 0 100.756 16441 9886 0
rnode "CLK.n31" 0 68.39 16225 9774 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.B" 0 63.5053 15908 9703 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.IN1" 0 12.3431 15790 9705 0
rnode "7b_counter_0.MDFF_6.CLK" 0 42.4065 15773 9706 0
rnode "CLK.t124" 0 42.0599 16225 8692 0
rnode "CLK.t125" 0 79.9096 16657 9132 0
rnode "CLK.t33" 0 53.2533 16441 9132 0
rnode "CLK.n32" 0 99.4751 16497 8954 0
rnode "CLK.t116" 0 100.756 16441 8692 0
rnode "CLK.n33" 0 68.39 16225 8580 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.B" 0 63.7474 15908 8509 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.IN2" 0 11.3408 15790 8506 0
rnode "7b_counter_0.MDFF_6.G-CLK" 0 14.9558 15771 8514 0
rnode "CLK.n34" 0 350.617 15755 8512 0
rnode "CLK.t44" 0 46.8086 13307 8692 0
rnode "CLK.t61" 0 79.9096 12875 9132 0
rnode "CLK.t106" 0 53.2533 13091 9132 0
rnode "CLK.n35" 0 99.4751 13035 8954 0
rnode "CLK.t50" 0 102.625 13091 8692 0
rnode "CLK.n36" 0 37.2568 13307 8552 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.B" 0 63.9216 13624 8509 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.IN2" 0 10.0963 13742 8506 0
rnode "7b_counter_0.MDFF_5.G-CLK" 0 17.4456 13761 8514 0
rnode "CLK.n37" 0 176.659 13790 8509 0
rnode "CLK.t69" 0 42.0599 1569 7581 0
rnode "CLK.t92" 0 79.9096 2001 7141 0
rnode "CLK.t102" 0 53.2533 1785 7141 0
rnode "CLK.n38" 0 99.4751 1841 7319 0
rnode "CLK.t30" 0 100.756 1785 7581 0
rnode "CLK.n39" 0 68.39 1569 7693 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.B" 0 63.1625 1252 7764 0
rnode "7b_counter_0.MDFF_3.G-CLK" 0 5.94496 1115 7759 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.IN2" 0 2.68023 1134 7767 0
rnode "CLK.n40" 0 25.046 1138 7770 0
rnode "CLK.t82" 0 42.0599 1569 2365 0
rnode "CLK.t94" 0 79.9096 2001 1925 0
rnode "CLK.t105" 0 53.2533 1785 1925 0
rnode "CLK.n41" 0 99.4751 1841 2103 0
rnode "CLK.t42" 0 100.756 1785 2365 0
rnode "CLK.n42" 0 68.39 1569 2477 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.B" 0 61.7007 1252 2548 0
rnode "7b_counter_0.MDFF_0.G-CLK" 0 2.46077 1115 2543 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.IN2" 0 5.33462 1134 2551 0
rnode "CLK.n43" 0 445.523 1161 2554 0
rnode "CLK.n44" 0 2560.06 1036 8142 0
rnode "CLK.n45" 0 2070.5 13783 8194 0
rnode "CLK.n46" 0 469.885 13877 3405 0
rnode "CLK.n47" 0 743.474 15567 3376 0
rnode "7b_counter_0.G-CLK" 0 607.728 19322 2599 0
rnode "CLK.n48" 0 1084.47 23099 2293 0
rnode "CLK.t4" 0 86.5847 21277 -1220 0
rnode "CLK.t95" 0 86.5847 20845 -1220 0
rnode "CLK.n49" 0 105.26 21061 -1332 0
rnode "CLK.t60" 0 228.756 21061 -1220 0
rnode "CLK.t5" 0 42.0599 20169 -761 0
rnode "CLK.t89" 0 81.8898 20385 -761 0
rnode "CLK.n50" 0 64.2782 20169 -649 0
rnode "CLK.t51" 0 81.8898 19737 -761 0
rnode "CLK.n51" 0 64.2782 19953 -649 0
rnode "CLK.t14" 0 65.4938 19953 -761 0
rnode "CLK.t107" 0 88.59 20169 -1218 0
rnode "CLK.t70" 0 96.6132 19953 -1218 0
rnode "CLK.n52" 0 88.5356 19897 -1035 0
rnode "CLK.n53" 0 276.828 19879 -1035 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN" 0 11.4523 19780 -1034 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_1.CLK" 0 35.5437 19714 -1036 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_0.CLK" 0 6.76266 18137 -2164 0
rnode "CLK.t88" 0 86.5847 17006 -1980 0
rnode "CLK.t72" 0 86.5847 16574 -1980 0
rnode "CLK.n54" 0 105.26 16790 -1868 0
rnode "CLK.t18" 0 128.796 16790 -1980 0
rnode "CLK.t66" 0 88.59 17682 -1982 0
rnode "CLK.t13" 0 96.6132 17898 -1982 0
rnode "CLK.t53" 0 81.8898 18114 -2439 0
rnode "CLK.t26" 0 42.0599 17682 -2439 0
rnode "CLK.t58" 0 81.8898 17466 -2439 0
rnode "CLK.n55" 0 64.2782 17682 -2551 0
rnode "CLK.n56" 0 64.2782 17898 -2551 0
rnode "CLK.t100" 0 65.4938 17898 -2439 0
rnode "CLK.n57" 0 88.5356 17954 -2165 0
rnode "CLK.n58" 0 376.636 17972 -2165 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN" 0 12.0064 18071 -2166 0
rnode "CLK.n59" 0 287.515 18109 -2162 0
rnode "CLK.n60" 0 351.296 19494 -784 0
rnode "CLK.t7" 0 42.0599 15871 -760 0
rnode "CLK.t34" 0 81.8898 16087 -760 0
rnode "CLK.n61" 0 64.2782 15871 -648 0
rnode "CLK.t77" 0 81.8898 15439 -760 0
rnode "CLK.n62" 0 64.2782 15655 -648 0
rnode "CLK.t38" 0 65.4938 15655 -760 0
rnode "CLK.t114" 0 88.59 15871 -1217 0
rnode "CLK.t8" 0 96.6132 15655 -1217 0
rnode "CLK.n63" 0 88.8254 15599 -1034 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VIN" 0 30.4948 15482 -1033 0
rnode "p2_gen_magic_0.DFF_magic_0.CLK" 0 374.875 15362 -1034 0
rnode "CLK.n64" 0 579.83 19508 -340 0
rnode "CLK.n65" 0 876.944 23508 -54 0
rnode "CLK.t73" 0 42.0599 24221 -753 0
rnode "CLK.t67" 0 81.8898 24437 -753 0
rnode "CLK.n66" 0 64.2782 24221 -641 0
rnode "CLK.t81" 0 81.8898 23789 -753 0
rnode "CLK.n67" 0 64.2782 24005 -641 0
rnode "CLK.t41" 0 65.4938 24005 -753 0
rnode "CLK.t22" 0 88.59 24221 -1210 0
rnode "CLK.t99" 0 96.6132 24005 -1210 0
rnode "CLK.n68" 0 88.8254 23949 -1027 0
rnode "DFF_magic_0.inverter_magic_5.VIN" 0 30.4948 23832 -1026 0
rnode "DFF_magic_0.CLK" 0 25.7185 23712 -1027 0
rnode "CLK.t31" 0 86.5847 20220 -6474 0
rnode "CLK.t79" 0 86.5847 19788 -6474 0
rnode "CLK.n69" 0 105.26 20004 -6362 0
rnode "CLK.t55" 0 228.401 20004 -6474 0
rnode "CLK.t2" 0 88.59 20896 -6476 0
rnode "CLK.t87" 0 96.6132 21112 -6476 0
rnode "CLK.t120" 0 81.8898 21328 -6933 0
rnode "CLK.t98" 0 42.0599 20896 -6933 0
rnode "CLK.t25" 0 81.8898 20680 -6933 0
rnode "CLK.n70" 0 64.2782 20896 -7045 0
rnode "CLK.n71" 0 64.2782 21112 -7045 0
rnode "CLK.t52" 0 65.4938 21112 -6933 0
rnode "CLK.n72" 0 88.5356 21168 -6659 0
rnode "CLK.n73" 0 277.186 21186 -6659 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VIN" 0 11.4523 21285 -6660 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.CLK" 0 563.546 21351 -6658 0
rnode "CLK.t64" 0 42.0599 15871 -5254 0
rnode "CLK.t122" 0 81.8898 16087 -5254 0
rnode "CLK.n74" 0 64.2782 15871 -5142 0
rnode "CLK.t113" 0 81.8898 15439 -5254 0
rnode "CLK.n75" 0 64.2782 15655 -5142 0
rnode "CLK.t86" 0 64.909 15655 -5254 0
rnode "CLK.t23" 0 88.59 15871 -5711 0
rnode "CLK.t35" 0 92.1598 15655 -5711 0
rnode "CLK.n76" 0 95.4766 15654 -5555 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VIN" 0 28.8788 15482 -5527 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.CLK" 0 150.167 15362 -5528 0
rnode "CLK.t20" 0 86.5847 18063 -5713 0
rnode "CLK.t75" 0 86.5847 17631 -5713 0
rnode "CLK.n77" 0 105.26 17847 -5825 0
rnode "CLK.t19" 0 128.777 17847 -5713 0
rnode "CLK.t46" 0 42.0599 16955 -5254 0
rnode "CLK.t16" 0 81.8898 17171 -5254 0
rnode "CLK.n78" 0 64.2782 16955 -5142 0
rnode "CLK.t12" 0 81.8898 16523 -5254 0
rnode "CLK.n79" 0 64.2782 16739 -5142 0
rnode "CLK.t68" 0 65.4938 16739 -5254 0
rnode "CLK.t6" 0 88.59 16955 -5711 0
rnode "CLK.t27" 0 96.6132 16739 -5711 0
rnode "CLK.n80" 0 88.5356 16683 -5528 0
rnode "CLK.n81" 0 376.822 16665 -5528 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VIN" 0 11.7098 16566 -5527 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.CLK" 0 92.3733 16500 -5529 0
rnode "CLK.n82" 0 514.131 16200 -4816 0
rnode "CLK.n83" 0 1569.44 19401 -4809 0
rnode "CLK.n84" 0 591.69 23508 -920 0
rnode "CLK.n85" 0 152.601 23560 -356 0
rnode "CLK" 0 326.376 24241 -358 0
rnode "DFF_magic_0.tg_magic_0.CLK" 0 6.76266 26487 -2157 0
rnode "CLK.t1" 0 86.5847 25356 -1973 0
rnode "CLK.t91" 0 86.5847 24924 -1973 0
rnode "CLK.n86" 0 105.26 25140 -1861 0
rnode "CLK.t15" 0 128.796 25140 -1973 0
rnode "CLK.t74" 0 88.59 26032 -1975 0
rnode "CLK.t10" 0 96.6132 26248 -1975 0
rnode "CLK.t109" 0 81.8898 26464 -2432 0
rnode "CLK.t37" 0 42.0599 26032 -2432 0
rnode "CLK.t65" 0 81.8898 25816 -2432 0
rnode "CLK.n87" 0 64.2782 26032 -2544 0
rnode "CLK.n88" 0 64.2782 26248 -2544 0
rnode "CLK.t96" 0 65.4938 26248 -2432 0
rnode "CLK.n89" 0 88.5356 26304 -2158 0
rnode "CLK.n90" 0 376.636 26322 -2158 0
rnode "DFF_magic_0.tg_magic_0.inverter_magic_0.VIN" 0 12.0064 26421 -2159 0
rnode "CLK.n91" 0 287.515 26459 -2155 0
rnode "CLK.n92" 0 606.294 27844 -777 0
rnode "DFF_magic_0.tg_magic_1.CLK" 0 35.5437 28064 -1029 0
resist "CLK.n40" "7b_counter_0.MDFF_3.mux_magic_3.IN2" 0.00467532
resist "CLK.n7" "7b_counter_0.MDFF_7.mux_magic_3.IN2" 0.010125
resist "CLK.n27" "7b_counter_0.MDFF_1.mux_magic_3.IN2" 0.0106579
resist "CLK.n7" "7b_counter_0.MDFF_7.G-CLK" 0.01125
resist "CLK.n27" "7b_counter_0.MDFF_1.G-CLK" 0.0118421
resist "7b_counter_0.MDFF_6.CLK" "7b_counter_0.MDFF_6.mux_magic_3.IN1" 0.0201316
resist "7b_counter_0.MDFF_6.G-CLK" "7b_counter_0.MDFF_6.mux_magic_3.IN2" 0.0219231
resist "7b_counter_0.MDFF_3.mux_magic_3.IN2" "7b_counter_0.MDFF_3.G-CLK" 0.0222078
resist "7b_counter_0.MDFF_0.mux_magic_3.IN2" "7b_counter_0.MDFF_0.G-CLK" 0.0266204
resist "7b_counter_0.MDFF_5.G-CLK" "7b_counter_0.MDFF_5.mux_magic_3.IN2" 0.0316353
resist "CLK.n43" "7b_counter_0.MDFF_0.mux_magic_3.IN2" 0.0324
resist "CLK.n91" "DFF_magic_0.tg_magic_0.CLK" 0.0327273
resist "CLK.n59" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.CLK" 0.0327273
resist "CLK.n22" "7b_counter_0.DFF_magic_0.tg_magic_0.CLK" 0.0327273
resist "7b_counter_0.MDFF_4.G-CLK" "7b_counter_0.MDFF_4.mux_magic_3.IN2" 0.0342
resist "CLK.n91" "DFF_magic_0.tg_magic_0.inverter_magic_0.VIN" 0.0444156
resist "CLK.n59" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN" 0.0444156
resist "CLK.n22" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN" 0.0444156
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VIN" 0.126383
resist "DFF_magic_0.tg_magic_1.CLK" "DFF_magic_0.tg_magic_1.inverter_magic_0.VIN" 0.12913
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.CLK" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VIN" 0.12913
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_1.CLK" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN" 0.12913
resist "7b_counter_0.DFF_magic_0.tg_magic_1.CLK" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN" 0.12913
resist "CLK.n43" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.B" 0.141037
resist "DFF_magic_0.tg_magic_0.inverter_magic_0.VIN" "CLK.n90" 0.180721
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN" "CLK.n58" 0.180721
resist "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VIN" "CLK.n21" 0.180721
resist "CLK.n40" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.B" 0.182672
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VIN" "CLK.n81" 0.183116
resist "DFF_magic_0.tg_magic_1.inverter_magic_0.VIN" "CLK.n4" 0.185448
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VIN" "CLK.n73" 0.185448
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN" "CLK.n53" 0.185448
resist "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VIN" "CLK.n15" 0.185448
resist "7b_counter_0.MDFF_1.mux_magic_3.IN2" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.B" 0.195201
resist "7b_counter_0.MDFF_7.mux_magic_3.IN2" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.B" 0.198941
resist "7b_counter_0.MDFF_6.mux_magic_3.IN1" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.B" 0.206294
resist "7b_counter_0.MDFF_6.mux_magic_3.IN2" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.B" 0.214686
resist "7b_counter_0.MDFF_4.mux_magic_3.IN2" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.B" 0.215118
resist "7b_counter_0.MDFF_5.mux_magic_3.IN2" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.B" 0.216735
resist "p3_gen_magic_0.neg_DFF_magic_0.CLK" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VIN" 0.234783
resist "DFF_magic_0.CLK" "DFF_magic_0.inverter_magic_5.VIN" 0.234783
resist "p2_gen_magic_0.DFF_magic_0.CLK" "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VIN" 0.234783
resist "7b_counter_0.DFF_magic_0.CLK" "7b_counter_0.DFF_magic_0.inverter_magic_5.VIN" 0.234783
resist "CLK.n84" "DFF_magic_0.CLK" 0.473478
resist "CLK.n64" "CLK.n60" 0.749191
resist "DFF_magic_0.tg_magic_1.CLK" "CLK.n92" 0.81887
resist "CLK.n60" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.CLK" 0.81887
resist "CLK.n16" "7b_counter_0.DFF_magic_0.tg_magic_1.CLK" 0.81887
resist "CLK.n85" "CLK.n84" 1.08608
resist "CLK" "CLK.n85" 1.33239
resist "CLK.n47" "CLK.n46" 2.40357
resist "CLK.n37" "CLK.n34" 3.08358
resist "CLK.n82" "p3_gen_magic_0.neg_DFF_magic_0.CLK" 3.83135
resist "CLK.n65" "CLK.n48" 4.17158
resist "CLK.n23" "CLK.n16" 4.50911
resist "CLK.n34" "7b_counter_0.MDFF_6.G-CLK" 4.51846
resist "CLK.n37" "7b_counter_0.MDFF_5.G-CLK" 4.53434
resist "CLK.n85" "CLK.n65" 4.81152
resist "CLK.n46" "7b_counter_0.MDFF_4.G-CLK" 4.833
resist "CLK.n45" "CLK.n37" 4.83689
resist "CLK.n47" "CLK.n27" 4.88071
resist "CLK.n83" "CLK.n82" 6.20415
resist "CLK.n34" "7b_counter_0.MDFF_6.CLK" 6.38521
resist "CLK.t17" "CLK.n0" 7.3
resist "CLK.t56" "CLK.n2" 7.3
resist "CLK.n1" "CLK.t47" 7.3
resist "CLK.t15" "CLK.n86" 7.3
resist "CLK.t96" "CLK.n88" 7.3
resist "CLK.n87" "CLK.t37" 7.3
resist "CLK.t55" "CLK.n69" 7.3
resist "CLK.t52" "CLK.n71" 7.3
resist "CLK.n70" "CLK.t98" 7.3
resist "CLK.t86" "CLK.n75" 7.3
resist "CLK.n74" "CLK.t64" 7.3
resist "CLK.t19" "CLK.n77" 7.3
resist "CLK.t68" "CLK.n79" 7.3
resist "CLK.n78" "CLK.t46" 7.3
resist "CLK.t41" "CLK.n67" 7.3
resist "CLK.n66" "CLK.t73" 7.3
resist "CLK.t38" "CLK.n62" 7.3
resist "CLK.n61" "CLK.t7" 7.3
resist "CLK.t60" "CLK.n49" 7.3
resist "CLK.t14" "CLK.n51" 7.3
resist "CLK.n50" "CLK.t5" 7.3
resist "CLK.t18" "CLK.n54" 7.3
resist "CLK.t100" "CLK.n56" 7.3
resist "CLK.n55" "CLK.t26" 7.3
resist "CLK.n6" "CLK.t57" 7.3
resist "CLK.t93" "CLK.n17" 7.3
resist "CLK.t123" "CLK.n19" 7.3
resist "CLK.n18" "CLK.t32" 7.3
resist "CLK.t59" "CLK.n11" 7.3
resist "CLK.t121" "CLK.n13" 7.3
resist "CLK.n12" "CLK.t76" 7.3
resist "CLK.t127" "CLK.n9" 7.3
resist "CLK.n8" "CLK.t85" 7.3
resist "CLK.n26" "CLK.t49" 7.3
resist "CLK.n42" "CLK.t82" 7.3
resist "CLK.n39" "CLK.t69" 7.3
resist "CLK.n31" "CLK.t0" 7.3
resist "CLK.n33" "CLK.t124" 7.3
resist "CLK.n92" "CLK" 7.82593
resist "CLK.n23" "CLK.n22" 8.05272
resist "CLK.n82" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.CLK" 8.10144
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VIN" "CLK.n76" 8.68102
resist "CLK.n48" "CLK.n24" 8.87842
resist "CLK.n36" "CLK.t44" 9.125
resist "CLK.n29" "CLK.t104" 9.125
resist "CLK.n76" "CLK.t35" 9.20762
resist "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.B" "CLK.n6" 9.27537
resist "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.B" "CLK.n26" 9.27537
resist "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.B" "CLK.n42" 9.27537
resist "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.B" "CLK.n39" 9.27537
resist "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.B" "CLK.n31" 9.27537
resist "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.B" "CLK.n33" 9.27537
resist "CLK.n24" "CLK.n7" 9.40878
resist "CLK.n44" "CLK.n40" 9.49661
resist "CLK.n4" "CLK.n3" 9.77568
resist "CLK.n90" "CLK.n89" 9.77568
resist "CLK.n73" "CLK.n72" 9.77568
resist "CLK.n81" "CLK.n80" 9.77568
resist "CLK.n53" "CLK.n52" 9.77568
resist "CLK.n58" "CLK.n57" 9.77568
resist "CLK.n21" "CLK.n20" 9.77568
resist "CLK.n15" "CLK.n14" 9.77568
resist "DFF_magic_0.inverter_magic_5.VIN" "CLK.n68" 9.96112
resist "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VIN" "CLK.n63" 9.96112
resist "7b_counter_0.DFF_magic_0.inverter_magic_5.VIN" "CLK.n10" 9.96112
resist "CLK.n64" "p2_gen_magic_0.DFF_magic_0.CLK" 10.1328
resist "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.B" "CLK.n36" 10.5732
resist "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.B" "CLK.n29" 10.5732
resist "CLK.n16" "7b_counter_0.DFF_magic_0.CLK" 10.882
resist "CLK.n46" "CLK.n45" 10.9632
resist "CLK.n5" "CLK.t110" 11.6018
resist "CLK.n25" "CLK.t84" 11.6018
resist "CLK.n41" "CLK.t105" 11.6018
resist "CLK.n38" "CLK.t102" 11.6018
resist "CLK.n30" "CLK.t80" 11.6018
resist "CLK.n32" "CLK.t33" 11.6018
resist "CLK.n35" "CLK.t106" 11.6018
resist "CLK.n28" "CLK.t21" 11.6018
resist "7b_counter_0.G-CLK" "CLK.n47" 11.7166
resist "CLK.n3" "CLK.t24" 11.9565
resist "CLK.n89" "CLK.t10" 11.9565
resist "CLK.n72" "CLK.t87" 11.9565
resist "CLK.n80" "CLK.t27" 11.9565
resist "CLK.n68" "CLK.t99" 11.9565
resist "CLK.n63" "CLK.t8" 11.9565
resist "CLK.n52" "CLK.t70" 11.9565
resist "CLK.n57" "CLK.t13" 11.9565
resist "CLK.n20" "CLK.t78" 11.9565
resist "CLK.n14" "CLK.t28" 11.9565
resist "CLK.n10" "CLK.t40" 11.9565
resist "CLK.n92" "CLK.n91" 12.5618
resist "CLK.n60" "CLK.n59" 12.5618
resist "CLK.n24" "CLK.n23" 14.0667
resist "CLK.n84" "CLK.n83" 14.5854
resist "CLK.n48" "7b_counter_0.G-CLK" 15.7036
resist "CLK.n65" "CLK.n64" 15.7789
resist "CLK.t54" "CLK.n5" 17.0768
resist "CLK.t39" "CLK.n25" 17.0768
resist "CLK.t42" "CLK.n41" 17.0768
resist "CLK.t30" "CLK.n38" 17.0768
resist "CLK.t117" "CLK.n30" 17.0768
resist "CLK.t116" "CLK.n32" 17.0768
resist "CLK.t50" "CLK.n35" 17.0768
resist "CLK.t108" "CLK.n28" 17.0768
resist "CLK.n45" "CLK.n44" 17.1927
resist "CLK.n76" "CLK.t86" 17.6932
resist "CLK.n3" "CLK.t56" 17.9411
resist "CLK.n89" "CLK.t96" 17.9411
resist "CLK.n72" "CLK.t52" 17.9411
resist "CLK.n80" "CLK.t68" 17.9411
resist "CLK.n68" "CLK.t41" 17.9411
resist "CLK.n63" "CLK.t38" 17.9411
resist "CLK.n52" "CLK.t14" 17.9411
resist "CLK.n57" "CLK.t100" 17.9411
resist "CLK.n20" "CLK.t123" 17.9411
resist "CLK.n14" "CLK.t121" 17.9411
resist "CLK.n10" "CLK.t127" 17.9411
resist "CLK.n44" "CLK.n43" 19.222
resist "CLK.n83" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.CLK" 19.7533
resist "CLK.n0" "CLK.t83" 26.9776
resist "CLK.n0" "CLK.t71" 26.9776
resist "CLK.n86" "CLK.t1" 26.9776
resist "CLK.n86" "CLK.t91" 26.9776
resist "CLK.n69" "CLK.t31" 26.9776
resist "CLK.n69" "CLK.t79" 26.9776
resist "CLK.n77" "CLK.t20" 26.9776
resist "CLK.n77" "CLK.t75" 26.9776
resist "CLK.n49" "CLK.t4" 26.9776
resist "CLK.n49" "CLK.t95" 26.9776
resist "CLK.n54" "CLK.t88" 26.9776
resist "CLK.n54" "CLK.t72" 26.9776
resist "CLK.n17" "CLK.t48" 26.9776
resist "CLK.n17" "CLK.t103" 26.9776
resist "CLK.n11" "CLK.t111" 26.9776
resist "CLK.n11" "CLK.t62" 26.9776
resist "CLK.n5" "CLK.t118" 28.8563
resist "CLK.n25" "CLK.t45" 28.8563
resist "CLK.n41" "CLK.t94" 28.8563
resist "CLK.n38" "CLK.t92" 28.8563
resist "CLK.n30" "CLK.t63" 28.8563
resist "CLK.n32" "CLK.t125" 28.8563
resist "CLK.n35" "CLK.t61" 28.8563
resist "CLK.n28" "CLK.t112" 28.8563
resist "CLK.n81" "CLK.t19" 31.3537
resist "CLK.n90" "CLK.t15" 31.3556
resist "CLK.n58" "CLK.t18" 31.3556
resist "CLK.n21" "CLK.t93" 31.3556
resist "CLK.n2" "CLK.n1" 31.4944
resist "CLK.n88" "CLK.n87" 31.4944
resist "CLK.n71" "CLK.n70" 31.4944
resist "CLK.n75" "CLK.n74" 31.4944
resist "CLK.n79" "CLK.n78" 31.4944
resist "CLK.n67" "CLK.n66" 31.4944
resist "CLK.n62" "CLK.n61" 31.4944
resist "CLK.n51" "CLK.n50" 31.4944
resist "CLK.n56" "CLK.n55" 31.4944
resist "CLK.n19" "CLK.n18" 31.4944
resist "CLK.n13" "CLK.n12" 31.4944
resist "CLK.n9" "CLK.n8" 31.4944
resist "CLK.n1" "CLK.t11" 38.7944
resist "CLK.n2" "CLK.t101" 38.7944
resist "CLK.n88" "CLK.t109" 38.7944
resist "CLK.n87" "CLK.t65" 38.7944
resist "CLK.n71" "CLK.t120" 38.7944
resist "CLK.n70" "CLK.t25" 38.7944
resist "CLK.n74" "CLK.t122" 38.7944
resist "CLK.n75" "CLK.t113" 38.7944
resist "CLK.n78" "CLK.t16" 38.7944
resist "CLK.n79" "CLK.t12" 38.7944
resist "CLK.n66" "CLK.t67" 38.7944
resist "CLK.n67" "CLK.t81" 38.7944
resist "CLK.n61" "CLK.t34" 38.7944
resist "CLK.n62" "CLK.t77" 38.7944
resist "CLK.n50" "CLK.t89" 38.7944
resist "CLK.n51" "CLK.t51" 38.7944
resist "CLK.n56" "CLK.t53" 38.7944
resist "CLK.n55" "CLK.t58" 38.7944
resist "CLK.n19" "CLK.t115" 38.7944
resist "CLK.n18" "CLK.t29" 38.7944
resist "CLK.n12" "CLK.t36" 38.7944
resist "CLK.n13" "CLK.t3" 38.7944
resist "CLK.n8" "CLK.t43" 38.7944
resist "CLK.n9" "CLK.t90" 38.7944
resist "CLK.n6" "CLK.t54" 38.8644
resist "CLK.n26" "CLK.t39" 38.8644
resist "CLK.n42" "CLK.t42" 38.8644
resist "CLK.n39" "CLK.t30" 38.8644
resist "CLK.n31" "CLK.t117" 38.8644
resist "CLK.n33" "CLK.t116" 38.8644
resist "CLK.n73" "CLK.t55" 47.2519
resist "CLK.n4" "CLK.t17" 47.3383
resist "CLK.n53" "CLK.t60" 47.3383
resist "CLK.n15" "CLK.t59" 47.3383
resist "CLK.t24" "CLK.t97" 47.8939
resist "CLK.t10" "CLK.t74" 47.8939
resist "CLK.t87" "CLK.t2" 47.8939
resist "CLK.t35" "CLK.t23" 47.8939
resist "CLK.t27" "CLK.t6" 47.8939
resist "CLK.t99" "CLK.t22" 47.8939
resist "CLK.t8" "CLK.t114" 47.8939
resist "CLK.t70" "CLK.t107" 47.8939
resist "CLK.t13" "CLK.t66" 47.8939
resist "CLK.t78" "CLK.t126" 47.8939
resist "CLK.t28" "CLK.t119" 47.8939
resist "CLK.t40" "CLK.t9" 47.8939
resist "CLK.n36" "CLK.t50" 52.925
resist "CLK.n29" "CLK.t108" 52.925
rnode "VDD.t1929" 0 24.488 32220 9055 0
rnode "VDD.t1924" 0 16.6896 32220 9531 0
rnode "VDD.n0" 0 56.767 32168 9531 0
rnode "VDD.n1" 0 37.4448 32168 9765 0
rnode "VDD.t1274" 0 6.7639 31760 9055 0
rnode "VDD.t1276" 0 6.7639 31656 9055 0
rnode "VDD.n2" 0 18.4309 31708 9055 0
rnode "VDD.t1286" 0 6.7639 31760 9531 0
rnode "VDD.t1288" 0 6.7639 31656 9531 0
rnode "VDD.n3" 0 13.5278 31708 9531 0
rnode "VDD.n4" 0 32.6537 31708 9531 0
rnode "VDD.n5" 0 33.3921 31708 9765 0
rnode "VDD.t1925" 0 414.138 32708 9531 0
rnode "VDD.t1927" 0 264.656 32492 9531 0
rnode "VDD.t1923" 0 368.19 32276 9531 0
rnode "VDD.t1269" 0 178.275 29888 9531 0
rnode "VDD.t1414" 0 24.488 30292 9055 0
rnode "VDD.t1417" 0 16.6896 30292 9531 0
rnode "VDD.n6" 0 56.767 30240 9531 0
rnode "VDD.t1415" 0 6.7639 30724 9055 0
rnode "VDD.t1416" 0 6.7639 30620 9055 0
rnode "VDD.n7" 0 18.4309 30672 9055 0
rnode "VDD.t1410" 0 6.7639 30724 9531 0
rnode "VDD.t1412" 0 6.7639 30620 9531 0
rnode "VDD.n8" 0 13.5278 30672 9531 0
rnode "VDD.n9" 0 32.6537 30672 9531 0
rnode "VDD.t1278" 0 23.9418 31328 9055 0
rnode "VDD.t1289" 0 16.6896 31328 9531 0
rnode "VDD.n10" 0 56.5738 31276 9531 0
rnode "VDD.n11" 0 51.9571 31276 9765 0
rnode "VDD.n12" 0 51.9719 30672 9765 0
rnode "VDD.n13" 0 37.4448 30240 9765 0
rnode "7b_counter_0.buffer_magic_2.VDD" 0 12.2247 29965 9802 0
rnode "VDD.t1285" 0 6.7639 29832 9055 0
rnode "VDD.t1287" 0 6.7639 29728 9055 0
rnode "VDD.n14" 0 18.4309 29780 9055 0
rnode "VDD.t1270" 0 6.7639 29832 9531 0
rnode "VDD.t1272" 0 6.7639 29728 9531 0
rnode "VDD.n15" 0 13.5278 29780 9531 0
rnode "VDD.n16" 0 32.6537 29780 9531 0
rnode "VDD.t1266" 0 23.9418 29400 9055 0
rnode "VDD.t1283" 0 16.6896 29400 9531 0
rnode "VDD.n17" 0 56.4652 29348 9531 0
rnode "VDD.t995" 0 6.7639 28779 9055 0
rnode "VDD.t997" 0 6.7639 28675 9055 0
rnode "VDD.n18" 0 18.4309 28727 9055 0
rnode "VDD.t1000" 0 6.7639 28779 9531 0
rnode "VDD.t1001" 0 6.7639 28675 9531 0
rnode "VDD.n19" 0 13.5278 28727 9531 0
rnode "VDD.n20" 0 32.6537 28727 9531 0
rnode "VDD.n21" 0 49.8672 28727 9765 0
rnode "VDD.t1271" 0 264.656 29672 9531 0
rnode "VDD.t1265" 0 238.926 29456 9531 0
rnode "VDD.t1281" 0 414.138 27511 9531 0
rnode "VDD.t1279" 0 264.656 27727 9531 0
rnode "VDD.t1267" 0 178.275 27943 9531 0
rnode "VDD.t999" 0 24.488 28347 9055 0
rnode "VDD.t1002" 0 16.6896 28347 9531 0
rnode "VDD.n22" 0 56.767 28295 9531 0
rnode "VDD.n23" 0 37.4448 28295 9765 0
rnode "7b_counter_0.buffer_magic_1.VDD" 0 12.2247 28020 9802 0
rnode "VDD.t1268" 0 6.7639 27887 9055 0
rnode "VDD.t1280" 0 6.7639 27783 9055 0
rnode "VDD.n24" 0 18.4309 27835 9055 0
rnode "VDD.t1284" 0 6.7639 27887 9531 0
rnode "VDD.t1290" 0 6.7639 27783 9531 0
rnode "VDD.n25" 0 13.5278 27835 9531 0
rnode "VDD.n26" 0 32.6537 27835 9531 0
rnode "VDD.t1282" 0 23.9418 27455 9055 0
rnode "VDD.t1291" 0 16.6896 27455 9531 0
rnode "VDD.n27" 0 59.5259 27403 9531 0
rnode "VDD.t500" 0 19.4606 24851 10660 0
rnode "VDD.n28" 0 6.97178 24636 10949 0
rnode "VDD.n29" 0 15.8262 24636 10949 0
rnode "VDD.t499" 0 161.428 24795 10660 0
rnode "VDD.t1296" 0 233.173 24147 10660 0
rnode "VDD.t1302" 0 101.755 24363 10660 0
rnode "VDD.t498" 0 6.7639 24523 10660 0
rnode "VDD.t1303" 0 6.7639 24419 10660 0
rnode "VDD.n30" 0 15.4232 24471 10660 0
rnode "7b_counter_0.NAND_magic_0.VDD" 0 7.70578 24635 10947 0
rnode "VDD.n31" 0 25.914 24468 10907 0
rnode "VDD.t1297" 0 19.4593 24091 10660 0
rnode "VDD.t771" 0 21.2686 22117 9293 0
rnode "VDD.t772" 0 16.6896 22117 9777 0
rnode "VDD.n32" 0 68.8171 22065 9777 0
rnode "VDD.t413" 0 21.2686 21469 9293 0
rnode "VDD.t411" 0 16.6896 21469 9777 0
rnode "VDD.n33" 0 70.9277 21417 9777 0
rnode "VDD.t409" 0 6.7639 21685 10261 0
rnode "VDD.t412" 0 6.7639 21581 10261 0
rnode "VDD.n34" 0 13.5278 21633 10261 0
rnode "VDD.n35" 0 36.1723 21633 10261 0
rnode "VDD.n36" 0 32.4725 21633 10523 0
rnode "VDD.t349" 0 619.833 22173 10261 0
rnode "VDD.t347" 0 375.016 21957 10261 0
rnode "VDD.t1704" 0 548.156 19093 10305 0
rnode "VDD.t1750" 0 6.7639 19469 9945 0
rnode "VDD.t1771" 0 6.7639 19365 9945 0
rnode "VDD.n37" 0 16.8302 19417 9945 0
rnode "VDD.t1715" 0 6.7639 19469 10305 0
rnode "VDD.t1740" 0 6.7639 19365 10305 0
rnode "VDD.n38" 0 13.5278 19417 10305 0
rnode "VDD.n39" 0 27.7367 19417 10305 0
rnode "VDD.n40" 0 15.1746 19417 10527 0
rnode "VDD.t1773" 0 19.7898 19037 9945 0
rnode "VDD.t1705" 0 16.6896 19037 10305 0
rnode "VDD.n41" 0 40.3461 18985 10305 0
rnode "VDD.t371" 0 21.2686 18141 9293 0
rnode "VDD.t370" 0 16.6896 18141 9777 0
rnode "VDD.n42" 0 68.8171 18089 9777 0
rnode "VDD.t808" 0 21.2686 17493 9293 0
rnode "VDD.t807" 0 16.6896 17493 9777 0
rnode "VDD.n43" 0 70.9277 17441 9777 0
rnode "VDD.t809" 0 6.7639 17709 10261 0
rnode "VDD.t810" 0 6.7639 17605 10261 0
rnode "VDD.n44" 0 13.5278 17657 10261 0
rnode "VDD.n45" 0 36.1723 17657 10261 0
rnode "VDD.n46" 0 32.4725 17657 10523 0
rnode "VDD.t369" 0 882.358 18197 10261 0
rnode "VDD.t425" 0 375.016 17981 10261 0
rnode "VDD.t1768" 0 138.882 14199 10305 0
rnode "VDD.t1747" 0 19.7898 14471 9945 0
rnode "VDD.t1762" 0 16.6896 14471 10305 0
rnode "VDD.n47" 0 49.3985 14523 10305 0
rnode "VDD.t1769" 0 6.7639 14143 9945 0
rnode "VDD.t1754" 0 6.7639 14039 9945 0
rnode "VDD.n48" 0 16.8302 14091 9945 0
rnode "VDD.t1775" 0 6.7639 14143 10305 0
rnode "VDD.t1743" 0 6.7639 14039 10305 0
rnode "VDD.n49" 0 13.5278 14091 10305 0
rnode "VDD.n50" 0 27.7367 14091 10305 0
rnode "VDD.t120" 0 18.1574 13579 10326 0
rnode "VDD.t118" 0 6.7639 13251 10326 0
rnode "VDD.t1233" 0 6.7639 13147 10326 0
rnode "VDD.n51" 0 22.5492 13199 10326 0
rnode "VDD.t1252" 0 6.7639 12819 10326 0
rnode "VDD.t1219" 0 6.7639 12715 10326 0
rnode "VDD.n52" 0 22.5492 12767 10326 0
rnode "VDD.t1217" 0 18.1574 12387 10326 0
rnode "VDD.t1221" 0 21.2686 12039 9293 0
rnode "VDD.t1223" 0 16.6896 12039 9777 0
rnode "VDD.n53" 0 70.9277 12091 9777 0
rnode "VDD.t1224" 0 6.7639 11927 10261 0
rnode "VDD.t1222" 0 6.7639 11823 10261 0
rnode "VDD.n54" 0 13.5278 11875 10261 0
rnode "VDD.n55" 0 36.1723 11875 10261 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VDD" 0 26.5225 11743 10569 0
rnode "VDD.t1724" 0 214.331 13523 9132 0
rnode "VDD.t1760" 0 136.969 13307 9132 0
rnode "VDD.t879" 0 136.969 13091 9132 0
rnode "VDD.t845" 0 136.969 12875 9132 0
rnode "VDD.t2019" 0 136.969 12659 9132 0
rnode "VDD.t2021" 0 141.408 12443 9132 0
rnode "VDD.t1742" 0 363.892 13983 10305 0
rnode "VDD.t119" 0 214.331 13523 10326 0
rnode "VDD.t117" 0 136.969 13307 10326 0
rnode "VDD.t1232" 0 136.969 13091 10326 0
rnode "VDD.t1251" 0 136.969 12875 10326 0
rnode "VDD.t1218" 0 136.969 12659 10326 0
rnode "VDD.t1216" 0 141.408 12443 10326 0
rnode "VDD.n56" 0 356.736 12213 10357 0
rnode "VDD.t1220" 0 408.943 11983 10261 0
rnode "VDD.t44" 0 219.141 11767 10261 0
rnode "VDD.t1722" 0 138.882 10223 10305 0
rnode "VDD.t1749" 0 19.7898 10495 9945 0
rnode "VDD.t1770" 0 16.6896 10495 10305 0
rnode "VDD.n57" 0 40.3461 10547 10305 0
rnode "VDD.t47" 0 21.2686 11391 9293 0
rnode "VDD.t46" 0 16.6896 11391 9777 0
rnode "VDD.n58" 0 68.8171 11443 9777 0
rnode "VDD.n59" 0 72.3929 11135 10523 0
rnode "VDD.n60" 0 37.9455 10547 10527 0
rnode "VDD.t1755" 0 6.7639 10167 9945 0
rnode "VDD.t1764" 0 6.7639 10063 9945 0
rnode "VDD.n61" 0 16.8302 10115 9945 0
rnode "VDD.t1723" 0 6.7639 10167 10305 0
rnode "VDD.t1737" 0 6.7639 10063 10305 0
rnode "VDD.n62" 0 13.5278 10115 10305 0
rnode "VDD.n63" 0 27.7367 10115 10305 0
rnode "VDD.t488" 0 18.1574 9603 10326 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VDD" 0 28.534 9221 10579 0
rnode "VDD.t621" 0 47.0767 9384 6552 0
rnode "VDD.t619" 0 6.7639 9056 6552 0
rnode "VDD.t51" 0 6.7639 8952 6552 0
rnode "VDD.n64" 0 13.5278 9004 6552 0
rnode "VDD.n65" 0 57.6766 9004 6552 0
rnode "VDD.t54" 0 16.6896 8952 6068 0
rnode "VDD.n66" 0 26.6648 9004 6068 0
rnode "VDD.n67" 0 82.0935 9946 5668 0
rnode "VDD.t202" 0 538.892 9788 6552 0
rnode "VDD.t1147" 0 214.331 9547 3915 0
rnode "VDD.t1038" 0 136.969 9331 3915 0
rnode "VDD.t1817" 0 136.969 9115 3915 0
rnode "VDD.t1815" 0 136.969 8899 3915 0
rnode "VDD.t640" 0 136.969 8683 3915 0
rnode "VDD.t638" 0 214.331 8467 3915 0
rnode "VDD.t580" 0 405.502 8007 4560 0
rnode "VDD.t1" 0 194.353 7791 4560 0
rnode "VDD.t167" 0 470.286 7359 4560 0
rnode "VDD.n68" 0 475.102 7683 4867 0
rnode "VDD.t586" 0 21.2686 8063 4076 0
rnode "VDD.t581" 0 16.6896 8063 4560 0
rnode "VDD.n69" 0 70.9277 8115 4560 0
rnode "VDD.t585" 0 6.7639 7951 5044 0
rnode "VDD.t583" 0 6.7639 7847 5044 0
rnode "VDD.n70" 0 13.5278 7899 5044 0
rnode "VDD.n71" 0 36.1723 7899 5044 0
rnode "VDD.t577" 0 18.1574 8411 5109 0
rnode "VDD.t524" 0 6.7639 9275 5109 0
rnode "VDD.t603" 0 6.7639 9171 5109 0
rnode "VDD.n72" 0 22.5492 9223 5109 0
rnode "VDD.t605" 0 6.7639 8843 5109 0
rnode "VDD.t579" 0 6.7639 8739 5109 0
rnode "VDD.n73" 0 22.5492 8791 5109 0
rnode "VDD.t526" 0 18.1574 9603 5109 0
rnode "VDD.n74" 0 31.4598 9655 5308 0
rnode "VDD.t1148" 0 18.3158 9603 3915 0
rnode "VDD.t1039" 0 6.7639 9275 3915 0
rnode "VDD.t1818" 0 6.7639 9171 3915 0
rnode "VDD.n75" 0 22.5492 9223 3915 0
rnode "VDD.t1816" 0 6.7639 8843 3915 0
rnode "VDD.t641" 0 6.7639 8739 3915 0
rnode "VDD.n76" 0 22.5492 8791 3915 0
rnode "VDD.t639" 0 25.6428 8411 3915 0
rnode "VDD.n77" 0 104.443 9007 4114 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VDD" 0 28.534 9221 4168 0
rnode "VDD.n78" 0 44.5737 9629 4154 0
rnode "VDD.t658" 0 47.0767 9384 1335 0
rnode "VDD.t656" 0 6.7639 9056 1335 0
rnode "VDD.t992" 0 6.7639 8952 1335 0
rnode "VDD.n79" 0 13.5278 9004 1335 0
rnode "VDD.n80" 0 57.6766 9004 1335 0
rnode "VDD.t993" 0 16.6896 8952 851 0
rnode "VDD.n81" 0 26.6648 9004 851 0
rnode "VDD.t2123" 0 17.7843 10492 1335 0
rnode "VDD.t2124" 0 6.7639 10164 1335 0
rnode "VDD.t1625" 0 6.7639 10060 1335 0
rnode "VDD.n82" 0 20.4253 10112 1335 0
rnode "VDD.n83" 0 59.7021 10544 1133 0
rnode "VDD.t1623" 0 16.6896 10492 851 0
rnode "VDD.n84" 0 17.9034 10544 851 0
rnode "VDD.t1628" 0 6.7639 10164 851 0
rnode "VDD.t1626" 0 6.7639 10060 851 0
rnode "VDD.n85" 0 20.4253 10112 851 0
rnode "VDD.n86" 0 39.1537 10544 649 0
rnode "VDD.n87" 0 95.5463 10544 569 0
rnode "VDD.t2120" 0 286.484 9788 1335 0
rnode "VDD.t309" 0 195.308 7517 1764 0
rnode "VDD.t1366" 0 214.331 5329 1925 0
rnode "VDD.t1344" 0 136.969 5545 1925 0
rnode "VDD.t1173" 0 136.969 5761 1925 0
rnode "VDD.t1191" 0 136.969 5977 1925 0
rnode "VDD.t1552" 0 136.969 6193 1925 0
rnode "VDD.t1550" 0 214.331 6409 1925 0
rnode "VDD.t717" 0 168.403 6869 1764 0
rnode "VDD.t661" 0 80.7138 7085 1764 0
rnode "VDD.t660" 0 159.603 7085 1280 0
rnode "VDD.t310" 0 21.2686 7461 1764 0
rnode "VDD.t312" 0 16.6896 7461 1280 0
rnode "VDD.n88" 0 84.5015 7409 1280 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VDD" 0 66.984 7109 488 0
rnode "VDD.t718" 0 21.2686 6813 1764 0
rnode "VDD.t722" 0 16.6896 6813 1280 0
rnode "VDD.n89" 0 70.9277 6761 1280 0
rnode "VDD.t721" 0 6.7639 7029 796 0
rnode "VDD.t720" 0 6.7639 6925 796 0
rnode "VDD.n90" 0 13.5278 6977 796 0
rnode "VDD.n91" 0 36.1723 6977 796 0
rnode "VDD.t716" 0 18.1574 6465 731 0
rnode "VDD.t714" 0 6.7639 6137 731 0
rnode "VDD.t753" 0 6.7639 6033 731 0
rnode "VDD.n92" 0 14.9171 6085 731 0
rnode "VDD.t755" 0 6.7639 5705 731 0
rnode "VDD.t366" 0 6.7639 5601 731 0
rnode "VDD.n93" 0 14.9171 5653 731 0
rnode "VDD.t368" 0 18.1574 5273 731 0
rnode "VDD.t1374" 0 6.7639 4813 1112 0
rnode "VDD.t1320" 0 6.7639 4709 1112 0
rnode "VDD.n94" 0 16.8302 4761 1112 0
rnode "VDD.t1311" 0 6.7639 4813 752 0
rnode "VDD.t1359" 0 6.7639 4709 752 0
rnode "VDD.n95" 0 13.5278 4761 752 0
rnode "VDD.n96" 0 27.7367 4761 752 0
rnode "VDD.t1357" 0 19.7898 4381 1112 0
rnode "VDD.t1352" 0 16.6896 4381 752 0
rnode "VDD.n97" 0 40.3461 4329 752 0
rnode "VDD.n98" 0 37.9455 4329 530 0
rnode "VDD.t719" 0 451.43 6869 1280 0
rnode "VDD.t715" 0 214.331 6409 731 0
rnode "VDD.t713" 0 136.969 6193 731 0
rnode "VDD.t752" 0 136.969 5977 731 0
rnode "VDD.t754" 0 136.969 5761 731 0
rnode "VDD.t365" 0 136.969 5545 731 0
rnode "VDD.t367" 0 214.331 5329 731 0
rnode "VDD.t1310" 0 363.892 4869 1112 0
rnode "VDD.t1319" 0 138.882 4653 1112 0
rnode "VDD.t223" 0 219.141 3109 1764 0
rnode "VDD.t206" 0 21.2686 3485 1764 0
rnode "VDD.t205" 0 16.6896 3485 1280 0
rnode "VDD.n99" 0 68.8171 3433 1280 0
rnode "VDD.n100" 0 72.3929 3741 534 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VDD" 0 26.5225 3133 488 0
rnode "VDD.t225" 0 21.2686 2837 1764 0
rnode "VDD.t226" 0 16.6896 2837 1280 0
rnode "VDD.n101" 0 70.9277 2785 1280 0
rnode "VDD.t224" 0 6.7639 3053 796 0
rnode "VDD.t222" 0 6.7639 2949 796 0
rnode "VDD.n102" 0 13.5278 3001 796 0
rnode "VDD.n103" 0 36.1723 3001 796 0
rnode "VDD.t247" 0 18.1574 2489 731 0
rnode "VDD.t245" 0 6.7639 2161 731 0
rnode "VDD.t1521" 0 6.7639 2057 731 0
rnode "VDD.n104" 0 14.9171 2109 731 0
rnode "VDD.t1547" 0 6.7639 1729 731 0
rnode "VDD.t482" 0 6.7639 1625 731 0
rnode "VDD.n105" 0 14.9171 1677 731 0
rnode "VDD.t484" 0 18.1574 1297 731 0
rnode "VDD.t1382" 0 6.7639 837 1112 0
rnode "VDD.t1330" 0 6.7639 733 1112 0
rnode "VDD.n106" 0 16.8302 785 1112 0
rnode "VDD.t1378" 0 6.7639 837 752 0
rnode "VDD.t1368" 0 6.7639 733 752 0
rnode "VDD.n107" 0 13.5278 785 752 0
rnode "VDD.n108" 0 27.7367 785 752 0
rnode "VDD.t1341" 0 19.7898 405 1112 0
rnode "VDD.t1358" 0 16.6896 405 752 0
rnode "VDD.n109" 0 49.3985 353 752 0
rnode "VDD.t1353" 0 214.331 1353 1925 0
rnode "VDD.t1314" 0 136.969 1569 1925 0
rnode "VDD.t881" 0 136.969 1785 1925 0
rnode "VDD.t875" 0 136.969 2001 1925 0
rnode "VDD.t2160" 0 136.969 2217 1925 0
rnode "VDD.t2158" 0 141.408 2433 1925 0
rnode "VDD.t221" 0 408.943 2893 1764 0
rnode "VDD.n110" 0 356.736 2663 1813 0
rnode "VDD.t246" 0 141.408 2433 731 0
rnode "VDD.t244" 0 136.969 2217 731 0
rnode "VDD.t1520" 0 136.969 2001 731 0
rnode "VDD.t1546" 0 136.969 1785 731 0
rnode "VDD.t481" 0 136.969 1569 731 0
rnode "VDD.t483" 0 214.331 1353 731 0
rnode "VDD.t1377" 0 363.892 893 1112 0
rnode "VDD.t1329" 0 138.882 677 1112 0
rnode "VDD.t1340" 0 341.283 461 1112 0
rnode "VDD.n111" 0 102.565 635 487 0
rnode "VDD.n112" 0 18.7546 635 487 0
rnode "VDD.n113" 0 15.1746 785 530 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.VDD" 0 21.3593 834 485 0
rnode "VDD.n114" 0 37.5585 1245 532 0
rnode "VDD.t882" 0 6.7639 1729 1925 0
rnode "VDD.t1315" 0 6.7639 1625 1925 0
rnode "VDD.n115" 0 14.9171 1677 1925 0
rnode "VDD.t2161" 0 6.7639 2161 1925 0
rnode "VDD.t876" 0 6.7639 2057 1925 0
rnode "VDD.n116" 0 14.9171 2109 1925 0
rnode "VDD.t2159" 0 22.409 2489 1925 0
rnode "VDD.n117" 0 96.3352 2109 1733 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VDD" 0 21.5739 1679 1672 0
rnode "VDD.n118" 0 33.7325 1677 1733 0
rnode "VDD.t1354" 0 18.3158 1297 1925 0
rnode "VDD.n119" 0 96.9081 1271 1686 0
rnode "VDD.n120" 0 72.1098 1271 494 0
rnode "VDD.n121" 0 33.7325 1677 539 0
rnode "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VDD" 0 21.5739 1679 478 0
rnode "VDD.n122" 0 56.2999 2109 539 0
rnode "VDD.n123" 0 56.2892 2541 532 0
rnode "VDD.n124" 0 32.4725 3001 534 0
rnode "VDD.n125" 0 -2.57072 3132 497 0
rnode "VDD.n126" 0 189.733 3132 497 0
rnode "VDD.t775" 0 375.016 3325 796 0
rnode "VDD.t204" 0 882.358 3541 1764 0
rnode "VDD.t1351" 0 548.156 4437 1112 0
rnode "VDD.n127" 0 102.565 4611 487 0
rnode "VDD.n128" 0 6.3609 4611 487 0
rnode "VDD.n129" 0 15.1746 4761 530 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.VDD" 0 21.3593 4810 485 0
rnode "VDD.n130" 0 37.5585 5221 532 0
rnode "VDD.t146" 0 47.0767 5492 4505 0
rnode "VDD.t1865" 0 6.7639 5924 4505 0
rnode "VDD.t148" 0 6.7639 5820 4505 0
rnode "VDD.n131" 0 13.5278 5872 4505 0
rnode "VDD.n132" 0 57.6766 5872 4505 0
rnode "VDD.t1868" 0 16.6896 5924 4989 0
rnode "VDD.n133" 0 26.6648 5872 4989 0
rnode "VDD.n134" 0 75.3912 5179 5322 0
rnode "VDD.t2026" 0 31.3155 5304 4989 0
rnode "VDD.t438" 0 233.099 4440 4989 0
rnode "VDD.t1373" 0 6.7639 4813 6328 0
rnode "VDD.t1316" 0 6.7639 4709 6328 0
rnode "VDD.n135" 0 16.8302 4761 6328 0
rnode "VDD.t1372" 0 6.7639 4813 5968 0
rnode "VDD.t1309" 0 6.7639 4709 5968 0
rnode "VDD.n136" 0 13.5278 4761 5968 0
rnode "VDD.n137" 0 27.7367 4761 5968 0
rnode "VDD.t241" 0 18.1574 5273 5947 0
rnode "VDD.t67" 0 6.7639 5705 5947 0
rnode "VDD.t243" 0 6.7639 5601 5947 0
rnode "VDD.n138" 0 14.9171 5653 5947 0
rnode "VDD.t685" 0 6.7639 6137 5947 0
rnode "VDD.t69" 0 6.7639 6033 5947 0
rnode "VDD.n139" 0 14.9171 6085 5947 0
rnode "VDD.t687" 0 18.1574 6465 5947 0
rnode "VDD.t182" 0 21.2686 6813 6980 0
rnode "VDD.t187" 0 16.6896 6813 6496 0
rnode "VDD.n140" 0 70.9277 6761 6496 0
rnode "VDD.t184" 0 6.7639 7029 6012 0
rnode "VDD.t186" 0 6.7639 6925 6012 0
rnode "VDD.n141" 0 13.5278 6977 6012 0
rnode "VDD.n142" 0 36.1723 6977 6012 0
rnode "VDD.t780" 0 21.2686 7461 6980 0
rnode "VDD.t781" 0 16.6896 7461 6496 0
rnode "VDD.n143" 0 84.5015 7409 6496 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VDD" 0 66.984 7109 5704 0
rnode "VDD.t183" 0 106.074 7085 6496 0
rnode "VDD.t456" 0 257.368 7301 6012 0
rnode "VDD.t2" 0 185.753 7575 5044 0
rnode "VDD.t457" 0 153.301 7517 6496 0
rnode "VDD.t0" 0 153.301 7359 5044 0
rnode "VDD.t779" 0 133.961 7517 6980 0
rnode "VDD.n144" 0 273.232 7438 6794 0
rnode "VDD.t1364" 0 214.331 5329 7141 0
rnode "VDD.t1336" 0 136.969 5545 7141 0
rnode "VDD.t1951" 0 136.969 5761 7141 0
rnode "VDD.t1971" 0 136.969 5977 7141 0
rnode "VDD.t723" 0 136.969 6193 7141 0
rnode "VDD.t725" 0 214.331 6409 7141 0
rnode "VDD.t181" 0 106.193 6869 6980 0
rnode "VDD.t240" 0 241.577 5329 5947 0
rnode "VDD.t2025" 0 241.577 5520 4989 0
rnode "VDD.t242" 0 31.3155 5545 5947 0
rnode "VDD.t145" 0 241.577 5548 4505 0
rnode "VDD.t66" 0 241.577 5761 5947 0
rnode "VDD.t147" 0 241.577 5764 4505 0
rnode "VDD.t68" 0 241.577 5977 5947 0
rnode "VDD.t1864" 0 241.577 5980 4989 0
rnode "VDD.t684" 0 479.799 6193 5947 0
rnode "VDD.t686" 0 538.793 6409 5947 0
rnode "VDD.t185" 0 309.392 6869 6496 0
rnode "VDD.n145" 0 198.052 6884 6837 0
rnode "VDD.t455" 0 43.8376 7085 6980 0
rnode "VDD.n146" 0 353.833 7129 7029 0
rnode "VDD.n147" 0 15.2968 7129 7029 0
rnode "VDD.n148" 0 4.32129 7108 5713 0
rnode "VDD.n149" 0 32.4725 6977 5750 0
rnode "VDD.n150" 0 56.2892 6517 5748 0
rnode "VDD.n151" 0 56.2999 6085 5755 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VDD" 0 21.5739 5655 5694 0
rnode "VDD.n152" 0 33.7325 5653 5755 0
rnode "VDD.t461" 0 47.0767 5492 9721 0
rnode "VDD.t62" 0 6.7639 5924 9721 0
rnode "VDD.t459" 0 6.7639 5820 9721 0
rnode "VDD.n153" 0 13.5278 5872 9721 0
rnode "VDD.n154" 0 57.6766 5872 9721 0
rnode "VDD.t63" 0 16.6896 5924 10205 0
rnode "VDD.n155" 0 26.6648 5872 10205 0
rnode "VDD.n156" 0 352.884 5021 11815 0
rnode "VDD.n157" 0 60.2153 5604 -4228 0
rnode "VDD.n158" 0 23.82 5535 -10107 0
rnode "VDD.n159" 0 31.2993 5272 -9999 0
rnode "VDD.n160" 0 19.6251 5535 -10107 0
rnode "VDD.n161" 0 19.3486 5396 -9996 0
rnode "VDD.n162" 0 17.1374 5395 -10109 0
rnode "VDD.n163" 0 17.552 5272 -9999 0
rnode "VDD.n164" 0 17.552 5272 -9999 0
rnode "VDD.n165" 0 68.7563 5538 -9990 0
rnode "VDD.n166" 0 19.9015 5676 -10111 0
rnode "VDD.n167" 0 19.9015 5676 -10111 0
rnode "VDD.n168" 0 1100.32 22631 -9951 0
rnode "VDD.n169" 0 10.248 15158 -9917 0
rnode "VDD.n170" 0 1.10796 15281 -10027 0
rnode "VDD.n171" 0 19.4869 15424 -9908 0
rnode "VDD.n172" 0 19.6251 15421 -10025 0
rnode "VDD.n173" 0 19.3486 15282 -9914 0
rnode "VDD.n174" 0 17.1374 15281 -10027 0
rnode "VDD.n175" 0 2756.68 15243 491 0
rnode "VDD.t948" 0 18.1574 15836 -3972 0
rnode "VDD.t160" 0 18.1574 16274 -3972 0
rnode "VDD.t1861" 0 6.7639 16706 -3972 0
rnode "VDD.t162" 0 6.7639 16602 -3972 0
rnode "VDD.n176" 0 14.9171 16654 -3972 0
rnode "VDD.t166" 0 6.7639 17138 -3972 0
rnode "VDD.t1863" 0 6.7639 17034 -3972 0
rnode "VDD.n177" 0 14.9171 17086 -3972 0
rnode "VDD.t164" 0 22.409 17466 -3972 0
rnode "VDD.n178" 0 96.3352 17086 -4164 0
rnode "p2_gen_magic_0.AND2_magic_0.VDD" 0 21.5739 16656 -4225 0
rnode "VDD.n179" 0 34.9258 16654 -4164 0
rnode "VDD.n180" 0 56.306 16222 -4171 0
rnode "VDD.n181" 0 54.5047 15888 -4171 0
rnode "VDD.t946" 0 6.7639 15508 -3972 0
rnode "VDD.t757" 0 6.7639 15404 -3972 0
rnode "VDD.n182" 0 14.9171 15456 -3972 0
rnode "VDD.t759" 0 6.7639 15076 -3972 0
rnode "VDD.t1632" 0 6.7639 14972 -3972 0
rnode "VDD.n183" 0 14.9171 15024 -3972 0
rnode "VDD.t1630" 0 18.1574 14644 -3972 0
rnode "VDD.t1180" 0 18.322 14139 -3938 0
rnode "VDD.t1184" 0 6.7639 13811 -3938 0
rnode "VDD.t1186" 0 6.7639 13707 -3938 0
rnode "VDD.n184" 0 15.1664 13759 -3938 0
rnode "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD" 0 27.9545 13741 -4193 0
rnode "VDD.t163" 0 214.331 17410 -3972 0
rnode "VDD.t165" 0 136.969 17194 -3972 0
rnode "VDD.t1862" 0 136.969 16978 -3972 0
rnode "VDD.t1860" 0 136.969 16762 -3972 0
rnode "VDD.t161" 0 136.969 16546 -3972 0
rnode "VDD.t159" 0 242.866 16330 -3972 0
rnode "VDD.t947" 0 242.866 15780 -3972 0
rnode "VDD.t945" 0 136.969 15564 -3972 0
rnode "VDD.t756" 0 136.969 15348 -3972 0
rnode "VDD.t758" 0 136.969 15132 -3972 0
rnode "VDD.t1631" 0 136.969 14916 -3972 0
rnode "VDD.t1629" 0 262.997 14700 -3972 0
rnode "VDD.t1179" 0 278.568 14083 -3938 0
rnode "VDD.t1183" 0 114.849 13867 -3938 0
rnode "VDD.t1542" 0 146.509 11820 -3938 0
rnode "VDD.t1536" 0 6.7639 12478 -3485 0
rnode "VDD.t1541" 0 6.7639 12374 -3485 0
rnode "VDD.n185" 0 18.5483 12426 -3485 0
rnode "VDD.t141" 0 6.7639 12478 -3969 0
rnode "VDD.t139" 0 6.7639 12374 -3969 0
rnode "VDD.n186" 0 13.5278 12426 -3969 0
rnode "VDD.n187" 0 32.1089 12426 -3969 0
rnode "VDD.t1176" 0 18.322 13379 -3938 0
rnode "VDD.n188" 0 103.126 13327 -4155 0
rnode "VDD.n189" 0 79.2095 12426 -4171 0
rnode "VDD.t1543" 0 18.2942 11876 -3938 0
rnode "VDD.t1526" 0 6.7639 11548 -3938 0
rnode "VDD.t1535" 0 6.7639 11444 -3938 0
rnode "VDD.n190" 0 15.1664 11496 -3938 0
rnode "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD" 0 27.7129 11478 -4193 0
rnode "VDD.t1525" 0 114.849 11604 -3938 0
rnode "VDD.t1831" 0 103.398 10000 -3938 0
rnode "VDD.t1826" 0 6.7639 10160 -3938 0
rnode "VDD.t1832" 0 6.7639 10056 -3938 0
rnode "VDD.n191" 0 15.1664 10108 -3938 0
rnode "VDD.t1822" 0 18.322 10488 -3938 0
rnode "VDD.t1549" 0 18.322 11116 -3938 0
rnode "VDD.n192" 0 75.4297 11064 -4155 0
rnode "VDD.n193" 0 77.7625 10540 -4155 0
rnode "VDD.n194" 0 46.0757 10108 -4155 0
rnode "VDD.t1824" 0 18.322 9728 -3938 0
rnode "VDD.t2002" 0 6.7639 8827 -3485 0
rnode "VDD.t2009" 0 6.7639 8723 -3485 0
rnode "VDD.n195" 0 18.5483 8775 -3485 0
rnode "VDD.t6" 0 6.7639 8827 -3969 0
rnode "VDD.t4" 0 6.7639 8723 -3969 0
rnode "VDD.n196" 0 13.5278 8775 -3969 0
rnode "VDD.n197" 0 32.1356 8775 -3969 0
rnode "p2_gen_magic_0.xnor_magic_6.VDD" 0 7.6059 8387 -4210 0
rnode "VDD.t1823" 0 229.878 9784 -3938 0
rnode "VDD.t423" 0 409.363 9315 -3485 0
rnode "VDD.t422" 0 259.137 9099 -3485 0
rnode "VDD.t5" 0 259.137 8883 -3485 0
rnode "VDD.t3" 0 310.025 8667 -3485 0
rnode "VDD.t1992" 0 103.398 7737 -3938 0
rnode "VDD.t2013" 0 6.7639 7897 -3938 0
rnode "VDD.t1993" 0 6.7639 7793 -3938 0
rnode "VDD.n198" 0 15.1664 7845 -3938 0
rnode "VDD.t2008" 0 18.2942 8225 -3938 0
rnode "VDD.n199" 0 58.6306 8277 -4152 0
rnode "VDD.n200" 0 45.7313 7845 -4155 0
rnode "VDD.t2006" 0 18.322 7465 -3938 0
rnode "VDD.t1964" 0 18.322 7001 -3938 0
rnode "VDD.t1966" 0 6.7639 6673 -3938 0
rnode "VDD.t1958" 0 6.7639 6569 -3938 0
rnode "VDD.n201" 0 15.1664 6621 -3938 0
rnode "VDD.t1962" 0 18.322 6241 -3938 0
rnode "VDD.n202" 0 84.6477 6189 -4155 0
rnode "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD" 0 27.9545 6603 -4193 0
rnode "VDD.t2005" 0 266.747 7521 -3938 0
rnode "VDD.t1963" 0 266.747 6945 -3938 0
rnode "VDD.t1965" 0 114.849 6729 -3938 0
rnode "VDD.t1436" 0 146.509 4682 -3938 0
rnode "VDD.t1448" 0 6.7639 5340 -3485 0
rnode "VDD.t1433" 0 6.7639 5236 -3485 0
rnode "VDD.n203" 0 18.5483 5288 -3485 0
rnode "VDD.t176" 0 6.7639 5340 -3969 0
rnode "VDD.t174" 0 6.7639 5236 -3969 0
rnode "VDD.n204" 0 13.5278 5288 -3969 0
rnode "VDD.n205" 0 32.1356 5288 -3969 0
rnode "VDD.n206" 0 45.5819 5288 -4172 0
rnode "VDD.t1437" 0 18.2942 4738 -3938 0
rnode "VDD.t1442" 0 6.7639 4410 -3938 0
rnode "VDD.t1445" 0 6.7639 4306 -3938 0
rnode "VDD.n207" 0 15.1664 4358 -3938 0
rnode "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD" 0 27.7129 4340 -4193 0
rnode "VDD.t1441" 0 114.849 4466 -3938 0
rnode "VDD.t1789" 0 103.398 3018 -3938 0
rnode "VDD.t1807" 0 6.7639 3178 -3938 0
rnode "VDD.t1790" 0 6.7639 3074 -3938 0
rnode "VDD.n208" 0 15.1664 3126 -3938 0
rnode "VDD.t1792" 0 18.322 3506 -3938 0
rnode "VDD.t1432" 0 18.322 3978 -3938 0
rnode "VDD.n209" 0 74.239 3926 -4155 0
rnode "VDD.n210" 0 75.8036 3558 -4155 0
rnode "VDD.n211" 0 46.0757 3126 -4155 0
rnode "VDD.t1801" 0 18.322 2746 -3938 0
rnode "VDD.t2141" 0 6.7639 1845 -3485 0
rnode "VDD.t2127" 0 6.7639 1741 -3485 0
rnode "VDD.n212" 0 18.5483 1793 -3485 0
rnode "VDD.t433" 0 6.7639 1845 -3969 0
rnode "VDD.t435" 0 6.7639 1741 -3969 0
rnode "VDD.n213" 0 13.5278 1793 -3969 0
rnode "VDD.n214" 0 32.1356 1793 -3969 0
rnode "p2_gen_magic_0.xnor_magic_1.VDD" 0 7.6059 1405 -4210 0
rnode "VDD.t1800" 0 229.878 2802 -3938 0
rnode "VDD.t405" 0 409.363 2333 -3485 0
rnode "VDD.t406" 0 259.137 2117 -3485 0
rnode "VDD.t432" 0 259.137 1901 -3485 0
rnode "VDD.t434" 0 310.025 1685 -3485 0
rnode "VDD.t2144" 0 227.678 539 -3938 0
rnode "VDD.t2139" 0 103.398 755 -3938 0
rnode "VDD.t2138" 0 6.7639 915 -3938 0
rnode "VDD.t2140" 0 6.7639 811 -3938 0
rnode "VDD.n215" 0 15.1664 863 -3938 0
rnode "VDD.t2143" 0 18.2942 1243 -3938 0
rnode "VDD.n216" 0 58.6306 1295 -4152 0
rnode "VDD.n217" 0 45.7313 863 -4155 0
rnode "VDD.t2145" 0 18.322 483 -3938 0
rnode "VDD.t1675" 0 35.6372 1261 -961 0
rnode "VDD.t1683" 0 6.7639 933 -961 0
rnode "VDD.t1672" 0 6.7639 829 -961 0
rnode "VDD.n218" 0 15.1664 881 -961 0
rnode "VDD.t1679" 0 33.0601 501 -961 0
rnode "VDD.n219" 0 26.2949 881 -744 0
rnode "VDD.n220" 0 19.6667 1018 -739 0
rnode "p2_gen_magic_0.xnor_magic_3.VDD" 0 31.8684 1423 -689 0
rnode "VDD.t802" 0 310.025 1703 -930 0
rnode "VDD.t1690" 0 6.7639 1863 -1414 0
rnode "VDD.t1680" 0 6.7639 1759 -1414 0
rnode "VDD.n221" 0 18.5483 1811 -1414 0
rnode "VDD.t805" 0 6.7639 1863 -930 0
rnode "VDD.t803" 0 6.7639 1759 -930 0
rnode "VDD.n222" 0 13.5278 1811 -930 0
rnode "VDD.n223" 0 32.1356 1811 -930 0
rnode "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD" 0 70.1104 4358 -706 0
rnode "VDD.t1847" 0 114.849 4484 -961 0
rnode "VDD.t2051" 0 18.322 6259 -961 0
rnode "VDD.t2053" 0 6.7639 6691 -961 0
rnode "VDD.t2039" 0 6.7639 6587 -961 0
rnode "VDD.n224" 0 15.1664 6639 -961 0
rnode "VDD.t2059" 0 18.322 7019 -961 0
rnode "VDD.t1256" 0 18.322 7585 -961 0
rnode "VDD.t1239" 0 6.7639 8017 -961 0
rnode "VDD.t1248" 0 6.7639 7913 -961 0
rnode "VDD.n225" 0 15.1664 7965 -961 0
rnode "VDD.t1258" 0 34.0938 8345 -961 0
rnode "VDD.n226" 0 42.3742 7965 -744 0
rnode "VDD.n227" 0 30.8661 7533 -744 0
rnode "VDD.n228" 0 30.8661 7071 -744 0
rnode "VDD.n229" 0 24.3602 6639 -744 0
rnode "VDD.n230" 0 31.3992 6207 -744 0
rnode "VDD.t1858" 0 6.7639 5358 -1414 0
rnode "VDD.t1842" 0 6.7639 5254 -1414 0
rnode "VDD.n231" 0 18.5483 5306 -1414 0
rnode "VDD.t326" 0 6.7639 5358 -930 0
rnode "VDD.t324" 0 6.7639 5254 -930 0
rnode "VDD.n232" 0 13.5278 5306 -930 0
rnode "VDD.n233" 0 31.6815 5306 -930 0
rnode "VDD.t1840" 0 28.1564 4756 -961 0
rnode "VDD.t1848" 0 6.7639 4428 -961 0
rnode "VDD.t1856" 0 6.7639 4324 -961 0
rnode "VDD.n234" 0 15.1664 4376 -961 0
rnode "VDD.t1838" 0 18.322 3996 -961 0
rnode "VDD.t2089" 0 18.322 3524 -961 0
rnode "VDD.t2093" 0 6.7639 3196 -961 0
rnode "VDD.t2073" 0 6.7639 3092 -961 0
rnode "VDD.n235" 0 15.1664 3144 -961 0
rnode "VDD.t2087" 0 27.2815 2764 -961 0
rnode "VDD.n236" 0 42.5747 3144 -744 0
rnode "VDD.n237" 0 29.9381 3576 -744 0
rnode "VDD.n238" 0 29.9381 3944 -744 0
rnode "VDD.n239" 0 25.5645 4376 -744 0
rnode "VDD.n240" 0 22.589 4930 -744 0
rnode "VDD.n241" 0 12.4802 5306 -744 0
rnode "VDD.n242" 0 105.693 5691 -727 0
rnode "VDD.t2052" 0 114.849 6747 -961 0
rnode "p2_gen_magic_0.xnor_magic_0.VDD" 0 31.8684 8507 -689 0
rnode "VDD.t302" 0 310.025 8787 -930 0
rnode "VDD.t1254" 0 6.7639 8947 -1414 0
rnode "VDD.t1229" 0 6.7639 8843 -1414 0
rnode "VDD.n243" 0 18.5483 8895 -1414 0
rnode "VDD.t305" 0 6.7639 8947 -930 0
rnode "VDD.t303" 0 6.7639 8843 -930 0
rnode "VDD.n244" 0 13.5278 8895 -930 0
rnode "VDD.n245" 0 32.1356 8895 -930 0
rnode "VDD.t1396" 0 27.2622 10608 -961 0
rnode "VDD.t1406" 0 6.7639 10280 -961 0
rnode "VDD.t1388" 0 6.7639 10176 -961 0
rnode "VDD.n246" 0 15.1664 10228 -961 0
rnode "VDD.t1400" 0 27.2815 9848 -961 0
rnode "VDD.n247" 0 38.3693 10228 -744 0
rnode "VDD.n248" 0 78.9777 10234 -727 0
rnode "VDD.t1395" 0 227.678 10552 -961 0
rnode "VDD.t1405" 0 114.849 10336 -961 0
rnode "VDD.t304" 0 259.137 9003 -930 0
rnode "VDD.t653" 0 259.137 9219 -930 0
rnode "VDD.t654" 0 409.363 9435 -930 0
rnode "VDD.t1399" 0 229.878 9904 -961 0
rnode "VDD.t1387" 0 103.398 10120 -961 0
rnode "VDD.n249" 0 61.0179 10211 -706 0
rnode "VDD.n250" 0 -10.3653 10211 -706 0
rnode "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD" 0 2.44703 10210 -706 0
rnode "p2_gen_magic_0.3_inp_AND_magic_1.VDD" 0 9.44901 11859 -493 0
rnode "VDD.t70" 0 470.588 14489 -718 0
rnode "VDD.t745" 0 331.315 14145 -770 0
rnode "VDD.t1477" 0 185.802 13929 -770 0
rnode "VDD.t123" 0 6.7639 13657 -1200 0
rnode "VDD.t743" 0 6.7639 13553 -1200 0
rnode "VDD.n251" 0 29.826 13605 -1200 0
rnode "VDD.t746" 0 6.7639 14089 -1200 0
rnode "VDD.t1478" 0 6.7639 13985 -1200 0
rnode "VDD.n252" 0 13.5278 14037 -1200 0
rnode "VDD.n253" 0 39.2934 14037 -1200 0
rnode "VDD.t122" 0 6.7639 13657 -770 0
rnode "VDD.t744" 0 6.7639 13553 -770 0
rnode "VDD.n254" 0 29.0148 13605 -770 0
rnode "VDD.n255" 0 37.6501 14036 -777 0
rnode "VDD.t747" 0 6.7639 14089 -770 0
rnode "VDD.t1479" 0 6.7639 13985 -770 0
rnode "VDD.n256" 0 13.5278 14037 -770 0
rnode "VDD.n257" 0 8.04177 14037 -770 0
rnode "VDD.t220" 0 34.7312 14545 -718 0
rnode "VDD.t832" 0 18.322 17410 -2439 0
rnode "VDD.n258" 0 -73.3558 17358 -2656 0
rnode "VDD.t1912" 0 6.7639 15815 -760 0
rnode "VDD.t818" 0 6.7639 15711 -760 0
rnode "VDD.n259" 0 15.1664 15763 -760 0
rnode "VDD.n260" 0 35.9066 15763 -543 0
rnode "VDD.t1492" 0 116.433 16955 -760 0
rnode "VDD.t1493" 0 6.7639 16899 -760 0
rnode "VDD.t1499" 0 6.7639 16795 -760 0
rnode "VDD.n261" 0 15.1664 16847 -760 0
rnode "VDD.t1495" 0 18.322 17227 -760 0
rnode "VDD.t795" 0 18.322 18418 -760 0
rnode "VDD.t801" 0 6.7639 18850 -760 0
rnode "VDD.t797" 0 6.7639 18746 -760 0
rnode "VDD.n262" 0 15.1664 18798 -760 0
rnode "VDD.t799" 0 22.391 19178 -760 0
rnode "VDD.n263" 0 95.0482 18798 -543 0
rnode "VDD.t1909" 0 116.433 20169 -761 0
rnode "VDD.t1910" 0 6.7639 20113 -761 0
rnode "VDD.t1897" 0 6.7639 20009 -761 0
rnode "VDD.n264" 0 15.1664 20061 -761 0
rnode "VDD.t864" 0 18.322 20441 -761 0
rnode "VDD.t1016" 0 28.4585 22441 -753 0
rnode "VDD.t1012" 0 6.7639 22113 -753 0
rnode "VDD.t1014" 0 6.7639 22009 -753 0
rnode "VDD.n265" 0 15.1664 22061 -753 0
rnode "VDD.t1018" 0 28.4863 21681 -753 0
rnode "VDD.n266" 0 34.9393 22061 -536 0
rnode "VDD.t2066" 0 18.4221 22492 -2447 0
rnode "VDD.t2063" 0 6.7639 22164 -2447 0
rnode "VDD.t2068" 0 6.7639 22060 -2447 0
rnode "VDD.n267" 0 15.1664 22112 -2447 0
rnode "VDD.n268" 0 29.1239 22112 -2664 0
rnode "VDD.t2065" 0 227.678 22436 -2447 0
rnode "VDD.t2062" 0 103.398 22220 -2447 0
rnode "VDD.t1496" 0 116.433 20896 -2439 0
rnode "VDD.t1503" 0 18.322 21384 -2439 0
rnode "VDD.t2061" 0 18.3127 21732 -2447 0
rnode "VDD.t1481" 0 18.322 21681 -5247 0
rnode "VDD.n269" 0 71.0977 21629 -4987 0
rnode "VDD.t2097" 0 18.322 20441 -5255 0
rnode "VDD.t2103" 0 6.7639 20113 -5255 0
rnode "VDD.t2099" 0 6.7639 20009 -5255 0
rnode "VDD.n270" 0 15.1664 20061 -5255 0
rnode "VDD.t2107" 0 21.819 19681 -5255 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" 0 86.703 20043 -5000 0
rnode "VDD.t2102" 0 116.433 20169 -5255 0
rnode "VDD.t418" 0 104.645 18690 -5254 0
rnode "VDD.t421" 0 6.7639 18850 -5254 0
rnode "VDD.t419" 0 6.7639 18746 -5254 0
rnode "VDD.n271" 0 15.1664 18798 -5254 0
rnode "VDD.t417" 0 22.1559 19178 -5254 0
rnode "VDD.n272" 0 102.857 18798 -5037 0
rnode "VDD.t415" 0 18.322 18418 -5254 0
rnode "VDD.t1901" 0 18.322 17227 -5254 0
rnode "VDD.t826" 0 6.7639 16899 -5254 0
rnode "VDD.t848" 0 6.7639 16795 -5254 0
rnode "VDD.n273" 0 15.1664 16847 -5254 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" 0 28.6769 16829 -4999 0
rnode "VDD.t414" 0 213.738 18474 -5254 0
rnode "VDD.t1642" 0 214.099 18063 -5254 0
rnode "VDD.t1643" 0 147.505 17847 -5254 0
rnode "VDD.t1644" 0 230.818 17631 -5254 0
rnode "VDD.t1900" 0 230.818 17171 -5254 0
rnode "VDD.t825" 0 116.433 16955 -5254 0
rnode "VDD.t888" 0 227.678 15439 -5254 0
rnode "VDD.t865" 0 103.398 15655 -5254 0
rnode "VDD.t842" 0 6.7639 15815 -5254 0
rnode "VDD.t866" 0 6.7639 15711 -5254 0
rnode "VDD.n274" 0 15.1664 15763 -5254 0
rnode "VDD.t898" 0 18.322 16143 -5254 0
rnode "VDD.t1905" 0 18.322 16467 -5254 0
rnode "VDD.n275" 0 65.8516 16415 -5037 0
rnode "VDD.n276" 0 67.0954 16195 -5037 0
rnode "VDD.n277" 0 46.8573 15763 -5037 0
rnode "VDD.t889" 0 18.3347 15383 -5254 0
rnode "VDD.t2109" 0 18.322 17410 -6933 0
rnode "VDD.t2111" 0 6.7639 17842 -6933 0
rnode "VDD.t2101" 0 6.7639 17738 -6933 0
rnode "VDD.n278" 0 15.1664 17790 -6933 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" 0 25.3031 17808 -7188 0
rnode "VDD.t2114" 0 103.398 18963 -6941 0
rnode "VDD.t2119" 0 18.322 19235 -6941 0
rnode "VDD.t1899" 0 18.322 20624 -6933 0
rnode "VDD.n279" 0 90.0037 20572 -7150 0
rnode "VDD.t829" 0 104.824 21112 -6933 0
rnode "VDD.t902" 0 18.322 21384 -6933 0
rnode "VDD.t1978" 0 18.3127 21732 -6941 0
rnode "VDD.t1980" 0 6.7639 22164 -6941 0
rnode "VDD.t1976" 0 6.7639 22060 -6941 0
rnode "VDD.n280" 0 15.1664 22112 -6941 0
rnode "VDD.t1974" 0 18.884 22492 -6941 0
rnode "VDD.n281" 0 15.7313 22323 -4983 0
rnode "VDD.t1487" 0 18.322 22441 -5247 0
rnode "VDD.t1485" 0 6.7639 22113 -5247 0
rnode "VDD.t1483" 0 6.7639 22009 -5247 0
rnode "VDD.n282" 0 15.1664 22061 -5247 0
rnode "VDD.n283" 0 19.8029 22061 -5030 0
rnode "VDD.n284" 0 9.4587 22102 -4974 0
rnode "VDD.t1486" 0 227.678 22385 -5247 0
rnode "VDD.t1484" 0 114.849 22169 -5247 0
rnode "VDD.t2096" 0 230.818 20385 -5255 0
rnode "VDD.t171" 0 230.818 20845 -5255 0
rnode "VDD.t172" 0 147.505 21061 -5255 0
rnode "VDD.t170" 0 230.818 21277 -5255 0
rnode "VDD.t1480" 0 227.678 21737 -5247 0
rnode "VDD.t1482" 0 103.398 21953 -5247 0
rnode "VDD.n285" 0 61.0179 22044 -4992 0
rnode "VDD.n286" 0 -10.4768 22044 -4992 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VDD" 0 21.3455 22043 -4992 0
rnode "VDD.n287" 0 19.0108 21932 -4983 0
rnode "VDD.t689" 0 21.2686 24088 -6246 0
rnode "VDD.t690" 0 16.6896 24088 -5762 0
rnode "VDD.n288" 0 71.8042 24036 -5762 0
rnode "VDD.t1655" 0 18.322 26948 -6934 0
rnode "VDD.n289" 0 -73.3558 26896 -7151 0
rnode "VDD.t1422" 0 6.7639 25353 -5255 0
rnode "VDD.t1659" 0 6.7639 25249 -5255 0
rnode "VDD.n290" 0 15.1664 25301 -5255 0
rnode "VDD.n291" 0 35.9066 25301 -5038 0
rnode "VDD.t1510" 0 116.433 26493 -5255 0
rnode "VDD.t1511" 0 6.7639 26437 -5255 0
rnode "VDD.t1513" 0 6.7639 26333 -5255 0
rnode "VDD.n292" 0 15.1664 26385 -5255 0
rnode "VDD.t1519" 0 18.322 26765 -5255 0
rnode "VDD.t340" 0 18.322 27956 -5255 0
rnode "VDD.t336" 0 6.7639 28388 -5255 0
rnode "VDD.t342" 0 6.7639 28284 -5255 0
rnode "VDD.n293" 0 15.1664 28336 -5255 0
rnode "VDD.t338" 0 22.391 28716 -5255 0
rnode "VDD.n294" 0 95.0482 28336 -5038 0
rnode "VDD.t1662" 0 116.433 29707 -5256 0
rnode "VDD.t1663" 0 6.7639 29651 -5256 0
rnode "VDD.t1426" 0 6.7639 29547 -5256 0
rnode "VDD.n295" 0 15.1664 29599 -5256 0
rnode "VDD.t1657" 0 18.322 29979 -5256 0
rnode "VDD.t1983" 0 18.322 31219 -5248 0
rnode "VDD.t1985" 0 6.7639 31651 -5248 0
rnode "VDD.t1987" 0 6.7639 31547 -5248 0
rnode "VDD.n296" 0 15.1664 31599 -5248 0
rnode "VDD.t1989" 0 18.322 31979 -5248 0
rnode "VDD.t1942" 0 18.4221 32030 -6942 0
rnode "VDD.t1946" 0 6.7639 31702 -6942 0
rnode "VDD.t1948" 0 6.7639 31598 -6942 0
rnode "VDD.n297" 0 15.1664 31650 -6942 0
rnode "VDD.n298" 0 35.8942 31650 -7159 0
rnode "VDD.t1941" 0 227.678 31974 -6942 0
rnode "VDD.t1945" 0 103.398 31758 -6942 0
rnode "VDD.t1514" 0 116.433 30434 -6934 0
rnode "VDD.t1505" 0 18.322 30922 -6934 0
rnode "VDD.t1940" 0 18.3127 31270 -6942 0
rnode "VDD.n299" 0 51.5205 31218 -7158 0
rnode "VDD.n300" 0 59.2681 30974 -7151 0
rnode "divide_by_2_0.tg_magic_2.inverter_magic_0.VDD" 0 25.3031 30560 -7189 0
rnode "VDD.t1509" 0 6.7639 30594 -6934 0
rnode "VDD.t1515" 0 6.7639 30490 -6934 0
rnode "VDD.n301" 0 15.1664 30542 -6934 0
rnode "VDD.t1517" 0 18.322 30162 -6934 0
rnode "VDD.t396" 0 18.322 28773 -6942 0
rnode "VDD.n302" 0 46.913 28825 -7159 0
rnode "VDD.t1516" 0 230.818 30218 -6934 0
rnode "VDD.t1590" 0 230.818 29758 -6934 0
rnode "VDD.t1589" 0 147.505 29542 -6934 0
rnode "VDD.t1588" 0 184.04 29326 -6934 0
rnode "VDD.t397" 0 114.849 28285 -6942 0
rnode "divide_by_2_0.inverter_magic_4.VDD" 0 18.5554 28411 -7197 0
rnode "VDD.t392" 0 6.7639 28445 -6942 0
rnode "VDD.t398" 0 6.7639 28341 -6942 0
rnode "VDD.n303" 0 15.1664 28393 -6942 0
rnode "VDD.t394" 0 18.322 28013 -6942 0
rnode "VDD.t1424" 0 18.322 27708 -6934 0
rnode "VDD.t1653" 0 6.7639 27380 -6934 0
rnode "VDD.t1665" 0 6.7639 27276 -6934 0
rnode "VDD.n304" 0 15.1664 27328 -6934 0
rnode "VDD.n305" 0 43.0247 27328 -7151 0
rnode "divide_by_2_0.tg_magic_0.VDD" 0 1.03595 27342 -7205 0
rnode "VDD.t393" 0 213.305 28069 -6942 0
rnode "VDD.t1423" 0 216.226 27652 -6934 0
rnode "VDD.t1652" 0 104.824 27436 -6934 0
rnode "VDD.t195" 0 230.818 26112 -6934 0
rnode "VDD.t196" 0 147.505 26328 -6934 0
rnode "VDD.t194" 0 230.818 26544 -6934 0
rnode "VDD.t1654" 0 230.818 27004 -6934 0
rnode "VDD.t1664" 0 116.433 27220 -6934 0
rnode "VDD.n306" 0 62.0214 27345 -7189 0
rnode "VDD.n307" 0 -11.4884 27345 -7189 0
rnode "divide_by_2_0.tg_magic_0.inverter_magic_0.VDD" 0 25.3031 27346 -7189 0
rnode "VDD.n308" 0 56.1596 27760 -7151 0
rnode "VDD.n309" 0 48.8654 27961 -7159 0
rnode "VDD.n310" 0 35.9066 28393 -7159 0
rnode "VDD.n311" 0 -10.9275 28410 -7197 0
rnode "VDD.n312" 0 61.0179 28410 -7197 0
rnode "VDD.t391" 0 103.398 28501 -6942 0
rnode "VDD.t395" 0 168.918 28717 -6942 0
rnode "VDD.n313" 0 202.202 29003 -7219 0
rnode "divide_by_2_0.VDD" 0 45.1546 29003 -7219 0
rnode "VDD.n314" 0 90.0036 30110 -7151 0
rnode "VDD.n315" 0 43.0247 30542 -7151 0
rnode "divide_by_2_0.tg_magic_2.VDD" 0 1.03595 30556 -7205 0
rnode "VDD.n316" 0 -11.4884 30559 -7189 0
rnode "VDD.n317" 0 62.0214 30559 -7189 0
rnode "VDD.t1508" 0 104.824 30650 -6934 0
rnode "VDD.t1504" 0 230.818 30866 -6934 0
rnode "VDD.t1939" 0 227.678 31326 -6942 0
rnode "VDD.t1947" 0 114.849 31542 -6942 0
rnode "VDD.n318" 0 61.0179 31667 -7197 0
rnode "VDD.n319" 0 -10.9275 31667 -7197 0
rnode "divide_by_2_0.inverter_magic_3.VDD" 0 17.8841 31668 -7197 0
rnode "VDD.n320" 0 134.973 32067 -7200 0
rnode "VDD.n321" 0 141.428 32031 -5031 0
rnode "VDD.n322" 0 41.1212 31599 -5031 0
rnode "VDD.t1988" 0 227.678 31923 -5248 0
rnode "VDD.t1984" 0 114.849 31707 -5248 0
rnode "VDD.t1656" 0 230.818 29923 -5256 0
rnode "VDD.t144" 0 230.818 30383 -5256 0
rnode "VDD.t142" 0 147.505 30599 -5256 0
rnode "VDD.t143" 0 230.818 30815 -5256 0
rnode "VDD.t1982" 0 227.678 31275 -5248 0
rnode "VDD.t1986" 0 103.398 31491 -5248 0
rnode "VDD.n323" 0 61.0179 31582 -4993 0
rnode "VDD.n324" 0 -10.7184 31582 -4993 0
rnode "divide_by_2_0.inverter_magic_2.VDD" 0 23.3752 31581 -4993 0
rnode "VDD.n325" 0 86.4696 31167 -5031 0
rnode "VDD.n326" 0 90.8376 30031 -5039 0
rnode "VDD.n327" 0 43.0247 29599 -5039 0
rnode "divide_by_2_0.tg_magic_1.VDD" 0 1.03595 29585 -4985 0
rnode "VDD.t1661" 0 22.0553 29219 -5256 0
rnode "divide_by_2_0.tg_magic_1.inverter_magic_0.VDD" 0 74.2188 29581 -5001 0
rnode "VDD.n328" 0 -11.4884 29582 -5001 0
rnode "VDD.n329" 0 62.0214 29582 -5001 0
rnode "VDD.t1425" 0 104.824 29491 -5256 0
rnode "VDD.t1660" 0 283.776 29275 -5256 0
rnode "VDD.t337" 0 283.492 28660 -5255 0
rnode "VDD.t335" 0 116.235 28444 -5255 0
rnode "VDD.t1518" 0 230.818 26709 -5255 0
rnode "VDD.t2017" 0 230.818 27169 -5255 0
rnode "VDD.t2018" 0 147.505 27385 -5255 0
rnode "VDD.t2016" 0 214.099 27601 -5255 0
rnode "VDD.t339" 0 213.738 28012 -5255 0
rnode "VDD.t341" 0 104.645 28228 -5255 0
rnode "VDD.n330" 0 61.8948 28319 -5000 0
rnode "VDD.n331" 0 -10.6232 28319 -5000 0
rnode "divide_by_2_0.inverter_magic_6.VDD" 0 25.5446 28318 -5000 0
rnode "VDD.n332" 0 86.5352 27904 -5038 0
rnode "VDD.n333" 0 89.368 26817 -5038 0
rnode "VDD.n334" 0 43.0247 26385 -5038 0
rnode "divide_by_2_0.tg_magic_3.VDD" 0 1.03595 26371 -4984 0
rnode "VDD.t1507" 0 18.322 26005 -5255 0
rnode "VDD.t1667" 0 18.322 25681 -5255 0
rnode "VDD.n335" 0 50.8613 25733 -5038 0
rnode "VDD.n336" 0 58.8837 25953 -5038 0
rnode "divide_by_2_0.tg_magic_3.inverter_magic_0.VDD" 0 25.3031 26367 -5000 0
rnode "VDD.n337" 0 -11.4884 26368 -5000 0
rnode "VDD.n338" 0 62.0214 26368 -5000 0
rnode "VDD.t1512" 0 104.824 26277 -5255 0
rnode "VDD.t1506" 0 222.623 26061 -5255 0
rnode "VDD.t1666" 0 222.623 25625 -5255 0
rnode "VDD.t1421" 0 116.433 25409 -5255 0
rnode "VDD.t1668" 0 230.818 24977 -5255 0
rnode "VDD.t1658" 0 104.824 25193 -5255 0
rnode "VDD.n339" 0 62.0214 25284 -5000 0
rnode "VDD.n340" 0 -10.9275 25284 -5000 0
rnode "divide_by_2_0.inverter_magic_5.VDD" 0 18.4207 25283 -5000 0
rnode "VDD.t1669" 0 18.3417 24921 -5255 0
rnode "VDD.n341" 0 44.6 24872 -5001 0
rnode "VDD.n342" 0 -174.353 24871 -5041 0
rnode "VDD.n343" 0 71.6808 24120 -4974 0
rnode "OR_magic_2.VDD" 0 21.4057 23736 -4970 0
rnode "VDD.t688" 0 619.833 24144 -5278 0
rnode "VDD.t1981" 0 375.016 23928 -5278 0
rnode "VDD.t1464" 0 619.833 23496 -5278 0
rnode "VDD.t1468" 0 219.141 23712 -5278 0
rnode "VDD.n344" 0 189.733 23735 -4979 0
rnode "VDD.n345" 0 -2.70383 23735 -4979 0
rnode "VDD.t1476" 0 21.2686 23440 -6246 0
rnode "VDD.t1465" 0 16.6896 23440 -5762 0
rnode "VDD.n346" 0 70.9277 23388 -5762 0
rnode "VDD.t1469" 0 6.7639 23656 -5278 0
rnode "VDD.t1472" 0 6.7639 23552 -5278 0
rnode "VDD.n347" 0 13.5278 23604 -5278 0
rnode "VDD.n348" 0 37.0883 23604 -5278 0
rnode "VDD.n349" 0 58.8597 23604 -5016 0
rnode "VDD.n350" 0 142.084 22102 -4974 0
rnode "VDD.n351" 0 33.7837 21933 -4982 0
rnode "VDD.n352" 0 7.22734 22101 -4975 0
rnode "VDD.n353" 0 18.2569 22101 -4975 0
rnode "VDD.n354" 0 27.3157 22323 -4983 0
rnode "VDD.n355" 0 42.7307 22493 -5030 0
rnode "VDD.n356" 0 137.686 22523 -4982 0
rnode "VDD.n357" 0 102.628 22411 -7199 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VDD" 0 15.7686 22130 -7196 0
rnode "VDD.t1973" 0 227.678 22436 -6941 0
rnode "VDD.t1979" 0 103.398 22220 -6941 0
rnode "VDD.t901" 0 230.818 21328 -6933 0
rnode "VDD.t1977" 0 227.678 21788 -6941 0
rnode "VDD.t1975" 0 114.849 22004 -6941 0
rnode "VDD.n358" 0 61.0179 22129 -7196 0
rnode "VDD.n359" 0 -10.9275 22129 -7196 0
rnode "VDD.n360" 0 35.8942 22112 -7158 0
rnode "VDD.n361" 0 51.5205 21680 -7157 0
rnode "VDD.n362" 0 59.2681 21436 -7150 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" 0 25.3031 21022 -7188 0
rnode "VDD.t830" 0 6.7639 21056 -6933 0
rnode "VDD.t872" 0 6.7639 20952 -6933 0
rnode "VDD.n363" 0 15.1664 21004 -6933 0
rnode "VDD.n364" 0 43.0247 21004 -7150 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VDD" 0 1.03595 21018 -7204 0
rnode "VDD.n365" 0 -11.4884 21021 -7188 0
rnode "VDD.n366" 0 62.0214 21021 -7188 0
rnode "VDD.t871" 0 116.433 20896 -6933 0
rnode "VDD.t1898" 0 230.818 20680 -6933 0
rnode "VDD.t1933" 0 230.818 20220 -6933 0
rnode "VDD.t1932" 0 147.505 20004 -6933 0
rnode "VDD.t1934" 0 184.04 19788 -6933 0
rnode "VDD.t2118" 0 168.918 19179 -6941 0
rnode "VDD.n367" 0 202.202 19465 -7218 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.VDD" 0 45.1546 19465 -7218 0
rnode "VDD.n368" 0 46.913 19287 -7158 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VDD" 0 18.5554 18873 -7196 0
rnode "VDD.t2115" 0 6.7639 18907 -6941 0
rnode "VDD.t2113" 0 6.7639 18803 -6941 0
rnode "VDD.n369" 0 15.1664 18855 -6941 0
rnode "VDD.t2117" 0 18.322 18475 -6941 0
rnode "VDD.t2105" 0 18.322 18170 -6933 0
rnode "VDD.n370" 0 56.1596 18222 -7150 0
rnode "VDD.n371" 0 48.8654 18423 -7158 0
rnode "VDD.n372" 0 35.9066 18855 -7158 0
rnode "VDD.n373" 0 -10.9275 18872 -7196 0
rnode "VDD.n374" 0 61.0179 18872 -7196 0
rnode "VDD.t2112" 0 114.849 18747 -6941 0
rnode "VDD.t2116" 0 213.305 18531 -6941 0
rnode "VDD.t2104" 0 216.226 18114 -6933 0
rnode "VDD.t2110" 0 104.824 17898 -6933 0
rnode "VDD.t318" 0 230.818 16574 -6933 0
rnode "VDD.t316" 0 147.505 16790 -6933 0
rnode "VDD.t317" 0 230.818 17006 -6933 0
rnode "VDD.t2108" 0 230.818 17466 -6933 0
rnode "VDD.t2100" 0 116.433 17682 -6933 0
rnode "VDD.n375" 0 62.0214 17807 -7188 0
rnode "VDD.n376" 0 -11.4884 17807 -7188 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VDD" 0 1.03595 17804 -7204 0
rnode "VDD.n377" 0 43.0247 17790 -7150 0
rnode "VDD.n378" 0 212.659 17358 -7150 0
rnode "VDD.t468" 0 6.7639 13657 -5698 0
rnode "VDD.t652" 0 6.7639 13553 -5698 0
rnode "VDD.n379" 0 29.826 13605 -5698 0
rnode "VDD.t480" 0 6.7639 14089 -5698 0
rnode "VDD.t1874" 0 6.7639 13985 -5698 0
rnode "VDD.n380" 0 13.5278 14037 -5698 0
rnode "VDD.n381" 0 39.2934 14037 -5698 0
rnode "VDD.t469" 0 6.7639 13657 -5268 0
rnode "VDD.t651" 0 6.7639 13553 -5268 0
rnode "VDD.n382" 0 29.0148 13605 -5268 0
rnode "VDD.n383" 0 37.6501 14036 -5275 0
rnode "VDD.t479" 0 6.7639 14089 -5268 0
rnode "VDD.t1875" 0 6.7639 13985 -5268 0
rnode "VDD.n384" 0 13.5278 14037 -5268 0
rnode "VDD.n385" 0 8.04177 14037 -5268 0
rnode "VDD.n386" 0 74.425 12537 -5030 0
rnode "VDD.t208" 0 470.588 14489 -5216 0
rnode "VDD.t478" 0 331.315 14145 -5268 0
rnode "VDD.t1873" 0 185.802 13929 -5268 0
rnode "VDD.t699" 0 400.006 11436 -5268 0
rnode "VDD.t1617" 0 197.636 11652 -5268 0
rnode "VDD.t1619" 0 6.7639 11596 -5698 0
rnode "VDD.t701" 0 6.7639 11492 -5698 0
rnode "VDD.n387" 0 29.826 11544 -5698 0
rnode "VDD.t765" 0 6.7639 12028 -5698 0
rnode "VDD.t1419" 0 6.7639 11924 -5698 0
rnode "VDD.n388" 0 13.5278 11976 -5698 0
rnode "VDD.n389" 0 39.2934 11976 -5698 0
rnode "VDD.t1618" 0 6.7639 11596 -5268 0
rnode "VDD.t700" 0 6.7639 11492 -5268 0
rnode "VDD.n390" 0 29.0148 11544 -5268 0
rnode "VDD.n391" 0 37.6501 11975 -5275 0
rnode "VDD.t766" 0 6.7639 12028 -5268 0
rnode "VDD.t1420" 0 6.7639 11924 -5268 0
rnode "VDD.n392" 0 13.5278 11976 -5268 0
rnode "VDD.n393" 0 8.04177 11976 -5268 0
rnode "VDD.t216" 0 27.971 12428 -5216 0
rnode "VDD.n394" 0 44.9891 12536 -5216 0
rnode "VDD.t218" 0 34.7312 12484 -5216 0
rnode "VDD.n395" 0 45.4405 12320 -5030 0
rnode "VDD.n396" 0 27.2445 11976 -5030 0
rnode "p3_gen_magic_0.3_inp_AND_magic_1.VDD" 0 9.44901 11859 -4991 0
rnode "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD" 0 2.44703 10210 -5204 0
rnode "VDD.t1244" 0 6.7639 8947 -5912 0
rnode "VDD.t1250" 0 6.7639 8843 -5912 0
rnode "VDD.n397" 0 18.5483 8895 -5912 0
rnode "VDD.t1936" 0 6.7639 8947 -5428 0
rnode "VDD.t1935" 0 6.7639 8843 -5428 0
rnode "VDD.n398" 0 13.5278 8895 -5428 0
rnode "VDD.n399" 0 32.1356 8895 -5428 0
rnode "p3_gen_magic_0.xnor_magic_0.VDD" 0 31.8684 8507 -5187 0
rnode "VDD.t1385" 0 227.678 10552 -5459 0
rnode "VDD.t1393" 0 114.849 10336 -5459 0
rnode "VDD.t1386" 0 27.2622 10608 -5459 0
rnode "VDD.t1394" 0 6.7639 10280 -5459 0
rnode "VDD.t1408" 0 6.7639 10176 -5459 0
rnode "VDD.n400" 0 15.1664 10228 -5459 0
rnode "VDD.t1390" 0 27.2815 9848 -5459 0
rnode "VDD.n401" 0 38.3693 10228 -5242 0
rnode "VDD.n402" 0 78.9777 10234 -5225 0
rnode "VDD.n403" 0 -10.3653 10211 -5204 0
rnode "VDD.n404" 0 61.0179 10211 -5204 0
rnode "VDD.t1407" 0 103.398 10120 -5459 0
rnode "VDD.t1389" 0 229.878 9904 -5459 0
rnode "VDD.t562" 0 409.363 9435 -5428 0
rnode "VDD.t563" 0 259.137 9219 -5428 0
rnode "VDD.t1243" 0 259.137 9003 -5428 0
rnode "VDD.t1249" 0 310.025 8787 -5428 0
rnode "VDD.t1236" 0 103.398 7857 -5459 0
rnode "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD" 0 51.7635 6621 -5204 0
rnode "VDD.t1240" 0 301.1 7641 -5459 0
rnode "VDD.t2046" 0 301.1 6963 -5459 0
rnode "VDD.t2042" 0 114.849 6747 -5459 0
rnode "VDD.t1853" 0 146.509 4700 -5459 0
rnode "VDD.t2041" 0 18.322 6259 -5459 0
rnode "VDD.t2043" 0 6.7639 6691 -5459 0
rnode "VDD.t2057" 0 6.7639 6587 -5459 0
rnode "VDD.n405" 0 15.1664 6639 -5459 0
rnode "VDD.t2047" 0 18.322 7019 -5459 0
rnode "VDD.t1241" 0 18.322 7585 -5459 0
rnode "VDD.t1226" 0 6.7639 8017 -5459 0
rnode "VDD.t1237" 0 6.7639 7913 -5459 0
rnode "VDD.n406" 0 15.1664 7965 -5459 0
rnode "VDD.t1246" 0 34.0938 8345 -5459 0
rnode "VDD.n407" 0 42.3742 7965 -5242 0
rnode "VDD.n408" 0 30.8661 7533 -5242 0
rnode "VDD.n409" 0 30.8661 7071 -5242 0
rnode "VDD.n410" 0 24.3602 6639 -5242 0
rnode "VDD.n411" 0 31.3992 6207 -5242 0
rnode "VDD.t1849" 0 6.7639 5358 -5912 0
rnode "VDD.t1857" 0 6.7639 5254 -5912 0
rnode "VDD.n412" 0 18.5483 5306 -5912 0
rnode "VDD.t23" 0 6.7639 5358 -5428 0
rnode "VDD.t25" 0 6.7639 5254 -5428 0
rnode "VDD.n413" 0 13.5278 5306 -5428 0
rnode "VDD.n414" 0 31.6815 5306 -5428 0
rnode "VDD.t1854" 0 28.1564 4756 -5459 0
rnode "VDD.t1844" 0 6.7639 4428 -5459 0
rnode "VDD.t1846" 0 6.7639 4324 -5459 0
rnode "VDD.n415" 0 15.1664 4376 -5459 0
rnode "VDD.t1852" 0 18.322 3996 -5459 0
rnode "VDD.t2081" 0 18.322 3524 -5459 0
rnode "VDD.t2085" 0 6.7639 3196 -5459 0
rnode "VDD.t2091" 0 6.7639 3092 -5459 0
rnode "VDD.n416" 0 15.1664 3144 -5459 0
rnode "VDD.t2079" 0 27.2815 2764 -5459 0
rnode "VDD.n417" 0 42.5747 3144 -5242 0
rnode "VDD.n418" 0 29.9381 3576 -5242 0
rnode "VDD.n419" 0 29.9381 3944 -5242 0
rnode "VDD.n420" 0 25.5645 4376 -5242 0
rnode "VDD.n421" 0 22.589 4930 -5242 0
rnode "VDD.n422" 0 12.4802 5306 -5242 0
rnode "VDD.n423" 0 105.693 5691 -5225 0
rnode "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD" 0 70.1104 4358 -5204 0
rnode "VDD.t1843" 0 114.849 4484 -5459 0
rnode "VDD.t2090" 0 103.398 3036 -5459 0
rnode "VDD.t1681" 0 6.7639 1863 -5912 0
rnode "VDD.t1695" 0 6.7639 1759 -5912 0
rnode "VDD.n424" 0 18.5483 1811 -5912 0
rnode "VDD.t1634" 0 6.7639 1863 -5428 0
rnode "VDD.t1636" 0 6.7639 1759 -5428 0
rnode "VDD.n425" 0 13.5278 1811 -5428 0
rnode "VDD.n426" 0 32.1356 1811 -5428 0
rnode "p3_gen_magic_0.xnor_magic_3.VDD" 0 31.8684 1423 -5187 0
rnode "VDD.t2078" 0 229.878 2820 -5459 0
rnode "VDD.t560" 0 409.363 2351 -5428 0
rnode "VDD.t561" 0 259.137 2135 -5428 0
rnode "VDD.t1633" 0 259.137 1919 -5428 0
rnode "VDD.t1635" 0 310.025 1703 -5428 0
rnode "VDD.t1693" 0 227.678 557 -5459 0
rnode "VDD.t1686" 0 103.398 773 -5459 0
rnode "VDD.t1689" 0 35.6372 1261 -5459 0
rnode "VDD.t1677" 0 6.7639 933 -5459 0
rnode "VDD.t1687" 0 6.7639 829 -5459 0
rnode "VDD.n427" 0 15.1664 881 -5459 0
rnode "VDD.t1694" 0 33.0601 501 -5459 0
rnode "VDD.n428" 0 26.2949 881 -5242 0
rnode "VDD.n429" 0 19.6667 1018 -5237 0
rnode "VDD.t2136" 0 18.322 483 -8436 0
rnode "VDD.t2126" 0 6.7639 915 -8436 0
rnode "VDD.t2129" 0 6.7639 811 -8436 0
rnode "VDD.n430" 0 15.1664 863 -8436 0
rnode "VDD.n431" 0 45.7313 863 -8653 0
rnode "VDD.t769" 0 310.025 1685 -7983 0
rnode "VDD.t2132" 0 6.7639 1845 -7983 0
rnode "VDD.t2146" 0 6.7639 1741 -7983 0
rnode "VDD.n432" 0 18.5483 1793 -7983 0
rnode "VDD.t768" 0 6.7639 1845 -8467 0
rnode "VDD.t770" 0 6.7639 1741 -8467 0
rnode "VDD.n433" 0 13.5278 1793 -8467 0
rnode "VDD.n434" 0 32.1356 1793 -8467 0
rnode "VDD.t2031" 0 18.322 2746 -8436 0
rnode "VDD.t2033" 0 6.7639 3178 -8436 0
rnode "VDD.t2035" 0 6.7639 3074 -8436 0
rnode "VDD.n435" 0 15.1664 3126 -8436 0
rnode "VDD.n436" 0 46.0757 3126 -8653 0
rnode "VDD.t1427" 0 114.849 4466 -8436 0
rnode "VDD.t1428" 0 6.7639 4410 -8436 0
rnode "VDD.t1435" 0 6.7639 4306 -8436 0
rnode "VDD.n437" 0 15.1664 4358 -8436 0
rnode "VDD.t1455" 0 18.2942 4738 -8436 0
rnode "VDD.t1440" 0 6.7639 5340 -7983 0
rnode "VDD.t1456" 0 6.7639 5236 -7983 0
rnode "VDD.n438" 0 18.5483 5288 -7983 0
rnode "VDD.t299" 0 6.7639 5340 -8467 0
rnode "VDD.t301" 0 6.7639 5236 -8467 0
rnode "VDD.n439" 0 13.5278 5288 -8467 0
rnode "VDD.n440" 0 32.1356 5288 -8467 0
rnode "VDD.n441" 0 78.4786 5288 -8670 0
rnode "VDD.t1959" 0 114.849 6729 -8436 0
rnode "VDD.t1960" 0 6.7639 6673 -8436 0
rnode "VDD.t1968" 0 6.7639 6569 -8436 0
rnode "VDD.n442" 0 15.1664 6621 -8436 0
rnode "VDD.t1956" 0 18.322 7001 -8436 0
rnode "VDD.t1997" 0 18.322 7465 -8436 0
rnode "VDD.t2004" 0 6.7639 7897 -8436 0
rnode "VDD.t2011" 0 6.7639 7793 -8436 0
rnode "VDD.n443" 0 15.1664 7845 -8436 0
rnode "VDD.n444" 0 45.7313 7845 -8653 0
rnode "VDD.t598" 0 310.025 8667 -7983 0
rnode "VDD.t1995" 0 6.7639 8827 -7983 0
rnode "VDD.t2001" 0 6.7639 8723 -7983 0
rnode "VDD.n445" 0 18.5483 8775 -7983 0
rnode "VDD.t601" 0 6.7639 8827 -8467 0
rnode "VDD.t599" 0 6.7639 8723 -8467 0
rnode "VDD.n446" 0 13.5278 8775 -8467 0
rnode "VDD.n447" 0 32.1356 8775 -8467 0
rnode "VDD.t1814" 0 18.322 9728 -8436 0
rnode "VDD.t1820" 0 6.7639 10160 -8436 0
rnode "VDD.t1828" 0 6.7639 10056 -8436 0
rnode "VDD.n448" 0 15.1664 10108 -8436 0
rnode "VDD.n449" 0 46.0757 10108 -8653 0
rnode "VDD.t1544" 0 114.849 11604 -8436 0
rnode "VDD.t1545" 0 6.7639 11548 -8436 0
rnode "VDD.t1523" 0 6.7639 11444 -8436 0
rnode "VDD.n450" 0 15.1664 11496 -8436 0
rnode "VDD.t1528" 0 18.2942 11876 -8436 0
rnode "VDD.t1524" 0 6.7639 12478 -7983 0
rnode "VDD.t1529" 0 6.7639 12374 -7983 0
rnode "VDD.n451" 0 18.5483 12426 -7983 0
rnode "VDD.t239" 0 6.7639 12478 -8467 0
rnode "VDD.t237" 0 6.7639 12374 -8467 0
rnode "VDD.n452" 0 13.5278 12426 -8467 0
rnode "VDD.n453" 0 32.1089 12426 -8467 0
rnode "VDD.n454" 0 79.2095 12426 -8669 0
rnode "VDD.t1177" 0 114.849 13867 -8436 0
rnode "VDD.t1178" 0 6.7639 13811 -8436 0
rnode "VDD.t1182" 0 6.7639 13707 -8436 0
rnode "VDD.n455" 0 15.1664 13759 -8436 0
rnode "VDD.t1170" 0 18.322 14139 -8436 0
rnode "VDD.t551" 0 18.1574 14644 -8470 0
rnode "VDD.t104" 0 6.7639 15076 -8470 0
rnode "VDD.t553" 0 6.7639 14972 -8470 0
rnode "VDD.n456" 0 14.9171 15024 -8470 0
rnode "VDD.t464" 0 6.7639 15508 -8470 0
rnode "VDD.t106" 0 6.7639 15404 -8470 0
rnode "VDD.n457" 0 14.9171 15456 -8470 0
rnode "VDD.t466" 0 18.1574 15836 -8470 0
rnode "VDD.t1920" 0 18.1574 16274 -8470 0
rnode "VDD.t912" 0 6.7639 16706 -8470 0
rnode "VDD.t1922" 0 6.7639 16602 -8470 0
rnode "VDD.n458" 0 14.9171 16654 -8470 0
rnode "VDD.t1609" 0 6.7639 17138 -8470 0
rnode "VDD.t910" 0 6.7639 17034 -8470 0
rnode "VDD.n459" 0 14.9171 17086 -8470 0
rnode "VDD.t1607" 0 18.1574 17466 -8470 0
rnode "VDD.t1803" 0 18.322 17947 -8436 0
rnode "VDD.t1809" 0 6.7639 18379 -8436 0
rnode "VDD.t1783" 0 6.7639 18275 -8436 0
rnode "VDD.n460" 0 15.1664 18327 -8436 0
rnode "VDD.t1794" 0 22.8726 18707 -8436 0
rnode "VDD.n461" 0 77.8102 18327 -8653 0
rnode "VDD.t1793" 0 227.678 18651 -8436 0
rnode "VDD.t1808" 0 114.849 18435 -8436 0
rnode "VDD.t1169" 0 278.568 14083 -8436 0
rnode "VDD.t550" 0 262.997 14700 -8470 0
rnode "VDD.t552" 0 136.969 14916 -8470 0
rnode "VDD.t103" 0 136.969 15132 -8470 0
rnode "VDD.t105" 0 136.969 15348 -8470 0
rnode "VDD.t463" 0 136.969 15564 -8470 0
rnode "VDD.t465" 0 242.866 15780 -8470 0
rnode "VDD.t1919" 0 242.866 16330 -8470 0
rnode "VDD.t1921" 0 136.969 16546 -8470 0
rnode "VDD.t911" 0 136.969 16762 -8470 0
rnode "VDD.t909" 0 136.969 16978 -8470 0
rnode "VDD.t1608" 0 136.969 17194 -8470 0
rnode "VDD.t1606" 0 255.519 17410 -8470 0
rnode "VDD.t1802" 0 270.827 18003 -8436 0
rnode "VDD.t1782" 0 103.398 18219 -8436 0
rnode "VDD.n462" 0 61.0179 18310 -8691 0
rnode "VDD.n463" 0 -10.9275 18310 -8691 0
rnode "p3_gen_magic_0.inverter_magic_0.VDD" 0 18.113 18309 -8691 0
rnode "VDD.n464" 0 61.1467 17895 -8653 0
rnode "VDD.n465" 0 58.0121 17518 -8669 0
rnode "VDD.n466" 0 56.2999 17086 -8662 0
rnode "p3_gen_magic_0.AND2_magic_0.VDD" 0 21.5739 16656 -8723 0
rnode "VDD.n467" 0 34.9258 16654 -8662 0
rnode "VDD.n468" 0 56.306 16222 -8669 0
rnode "VDD.n469" 0 56.306 15888 -8669 0
rnode "VDD.n470" 0 56.2999 15456 -8662 0
rnode "p3_gen_magic_0.AND2_magic_1.VDD" 0 21.5739 15026 -8723 0
rnode "VDD.n471" 0 34.9258 15024 -8662 0
rnode "VDD.n472" 0 58.7543 14592 -8669 0
rnode "VDD.n473" 0 72.6107 14191 -8653 0
rnode "VDD.n474" 0 46.0757 13759 -8653 0
rnode "VDD.t1188" 0 18.322 13379 -8436 0
rnode "VDD.n475" 0 103.126 13327 -8653 0
rnode "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD" 0 27.9545 13741 -8691 0
rnode "VDD.n476" 0 -10.5186 13742 -8691 0
rnode "VDD.n477" 0 61.0179 13742 -8691 0
rnode "VDD.t1181" 0 103.398 13651 -8436 0
rnode "VDD.t1187" 0 229.878 13435 -8436 0
rnode "VDD.t549" 0 409.363 12966 -7983 0
rnode "VDD.t548" 0 259.137 12750 -7983 0
rnode "VDD.t238" 0 259.137 12534 -7983 0
rnode "VDD.t236" 0 310.025 12318 -7983 0
rnode "VDD.t1527" 0 146.509 11820 -8436 0
rnode "VDD.n478" 0 193.277 12039 -8704 0
rnode "VDD.n479" 0 17.7721 12039 -8704 0
rnode "p3_gen_magic_0.xnor_magic_2.VDD" 0 7.6059 12038 -8708 0
rnode "VDD.n480" 0 58.6306 11928 -8650 0
rnode "VDD.n481" 0 45.7313 11496 -8653 0
rnode "VDD.t1538" 0 18.322 11116 -8436 0
rnode "VDD.t1834" 0 18.322 10488 -8436 0
rnode "VDD.n482" 0 77.7625 10540 -8653 0
rnode "VDD.n483" 0 75.4297 11064 -8653 0
rnode "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD" 0 27.7129 11478 -8691 0
rnode "VDD.n484" 0 -10.5303 11479 -8691 0
rnode "VDD.n485" 0 61.0179 11479 -8691 0
rnode "VDD.t1522" 0 103.398 11388 -8436 0
rnode "VDD.t1537" 0 321.982 11172 -8436 0
rnode "VDD.t1833" 0 321.982 10432 -8436 0
rnode "VDD.t1819" 0 114.849 10216 -8436 0
rnode "VDD.t600" 0 259.137 8883 -7983 0
rnode "VDD.t1621" 0 259.137 9099 -7983 0
rnode "VDD.t1620" 0 409.363 9315 -7983 0
rnode "VDD.t1813" 0 229.878 9784 -8436 0
rnode "VDD.t1827" 0 103.398 10000 -8436 0
rnode "VDD.n486" 0 61.0179 10091 -8691 0
rnode "VDD.n487" 0 -10.5186 10091 -8691 0
rnode "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD" 0 27.9545 10090 -8691 0
rnode "VDD.n488" 0 102.669 9676 -8653 0
rnode "VDD.n489" 0 78.4786 8775 -8670 0
rnode "VDD.t1999" 0 18.2942 8225 -8436 0
rnode "VDD.n490" 0 58.6306 8277 -8650 0
rnode "p3_gen_magic_0.xnor_magic_6.VDD" 0 7.6059 8387 -8708 0
rnode "VDD.n491" 0 17.7809 8388 -8704 0
rnode "VDD.n492" 0 193.277 8388 -8704 0
rnode "VDD.t1998" 0 146.509 8169 -8436 0
rnode "VDD.t2003" 0 114.849 7953 -8436 0
rnode "VDD.t1955" 0 266.747 6945 -8436 0
rnode "VDD.t1996" 0 266.747 7521 -8436 0
rnode "VDD.t2010" 0 103.398 7737 -8436 0
rnode "VDD.n493" 0 61.0179 7828 -8691 0
rnode "VDD.n494" 0 -10.5303 7828 -8691 0
rnode "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD" 0 27.7129 7827 -8691 0
rnode "VDD.n495" 0 73.705 7413 -8653 0
rnode "VDD.n496" 0 75.2692 7053 -8653 0
rnode "VDD.n497" 0 46.0757 6621 -8653 0
rnode "VDD.t1954" 0 18.322 6241 -8436 0
rnode "VDD.n498" 0 102.669 6189 -8653 0
rnode "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD" 0 27.9545 6603 -8691 0
rnode "VDD.n499" 0 -10.5186 6604 -8691 0
rnode "VDD.n500" 0 61.0179 6604 -8691 0
rnode "VDD.t1967" 0 103.398 6513 -8436 0
rnode "VDD.t1953" 0 229.878 6297 -8436 0
rnode "VDD.t735" 0 409.363 5828 -7983 0
rnode "VDD.t734" 0 259.137 5612 -7983 0
rnode "VDD.t298" 0 259.137 5396 -7983 0
rnode "VDD.t300" 0 310.025 5180 -7983 0
rnode "VDD.t1454" 0 146.509 4682 -8436 0
rnode "VDD.n501" 0 193.277 4901 -8704 0
rnode "VDD.n502" 0 17.7809 4901 -8704 0
rnode "p3_gen_magic_0.xnor_magic_5.VDD" 0 7.6059 4900 -8708 0
rnode "VDD.n503" 0 58.6306 4790 -8650 0
rnode "VDD.n504" 0 45.7313 4358 -8653 0
rnode "VDD.t1452" 0 18.322 3978 -8436 0
rnode "VDD.t2029" 0 18.322 3506 -8436 0
rnode "VDD.n505" 0 75.8036 3558 -8653 0
rnode "VDD.n506" 0 74.239 3926 -8653 0
rnode "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD" 0 27.7129 4340 -8691 0
rnode "VDD.n507" 0 -10.5303 4341 -8691 0
rnode "VDD.n508" 0 61.0179 4341 -8691 0
rnode "VDD.t1434" 0 103.398 4250 -8436 0
rnode "VDD.t1451" 0 269.441 4034 -8436 0
rnode "VDD.t2028" 0 269.441 3450 -8436 0
rnode "VDD.t2032" 0 114.849 3234 -8436 0
rnode "VDD.t767" 0 259.137 1901 -7983 0
rnode "VDD.t773" 0 259.137 2117 -7983 0
rnode "VDD.t774" 0 409.363 2333 -7983 0
rnode "VDD.t2030" 0 229.878 2802 -8436 0
rnode "VDD.t2034" 0 103.398 3018 -8436 0
rnode "VDD.n509" 0 61.0179 3109 -8691 0
rnode "VDD.n510" 0 -10.5186 3109 -8691 0
rnode "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD" 0 27.9545 3108 -8691 0
rnode "VDD.n511" 0 102.669 2694 -8653 0
rnode "VDD.n512" 0 78.4786 1793 -8670 0
rnode "VDD.t2134" 0 18.2942 1243 -8436 0
rnode "VDD.n513" 0 58.6306 1295 -8650 0
rnode "p3_gen_magic_0.xnor_magic_1.VDD" 0 7.6059 1405 -8708 0
rnode "VDD.n514" 0 17.7809 1406 -8704 0
rnode "VDD.n515" 0 193.277 1406 -8704 0
rnode "VDD.t2133" 0 146.509 1187 -8436 0
rnode "VDD.t2125" 0 114.849 971 -8436 0
rnode "VDD.t2135" 0 227.678 539 -8436 0
rnode "VDD.t2128" 0 103.398 755 -8436 0
rnode "VDD.n516" 0 61.0179 846 -8691 0
rnode "VDD.n517" 0 -10.5303 846 -8691 0
rnode "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD" 0 27.7129 845 -8691 0
rnode "VDD.n518" 0 473.66 431 -8653 0
rnode "VDD.n519" 0 183.46 840 -5225 0
rnode "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD" 0 1.36579 863 -5204 0
rnode "VDD.n520" 0 20.1372 864 -5204 0
rnode "VDD.n521" 0 61.0179 864 -5204 0
rnode "VDD.t1676" 0 114.849 989 -5459 0
rnode "VDD.t1688" 0 146.509 1205 -5459 0
rnode "VDD.n522" 0 193.277 1424 -5191 0
rnode "VDD.n523" 0 13.1143 1424 -5191 0
rnode "VDD.n524" 0 102.239 1811 -5225 0
rnode "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD" 0 73.6562 3126 -5204 0
rnode "VDD.n525" 0 58.3793 3127 -5204 0
rnode "VDD.n526" 0 61.0179 3127 -5204 0
rnode "VDD.t2084" 0 114.849 3252 -5459 0
rnode "VDD.t2080" 0 269.441 3468 -5459 0
rnode "VDD.t1851" 0 269.441 4052 -5459 0
rnode "VDD.t1845" 0 103.398 4268 -5459 0
rnode "VDD.n527" 0 61.0179 4359 -5204 0
rnode "VDD.n528" 0 20.1372 4359 -5204 0
rnode "p3_gen_magic_0.xnor_magic_4.VDD" 0 31.8684 4918 -5187 0
rnode "VDD.n529" 0 35.0238 4919 -5191 0
rnode "VDD.n530" 0 193.277 4919 -5191 0
rnode "VDD.t24" 0 310.025 5198 -5428 0
rnode "VDD.t22" 0 259.137 5414 -5428 0
rnode "VDD.t110" 0 259.137 5630 -5428 0
rnode "VDD.t109" 0 409.363 5846 -5428 0
rnode "VDD.t2040" 0 229.878 6315 -5459 0
rnode "VDD.t2056" 0 103.398 6531 -5459 0
rnode "VDD.n531" 0 61.0179 6622 -5204 0
rnode "VDD.n532" 0 63.7286 6622 -5204 0
rnode "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD" 0 75.4597 7947 -5204 0
rnode "VDD.n533" 0 20.1372 7948 -5204 0
rnode "VDD.n534" 0 61.0179 7948 -5204 0
rnode "VDD.t1225" 0 114.849 8073 -5459 0
rnode "VDD.t1245" 0 146.509 8289 -5459 0
rnode "VDD.n535" 0 193.277 8508 -5191 0
rnode "VDD.n536" 0 13.1143 8508 -5191 0
rnode "VDD.n537" 0 99.8894 8895 -5225 0
rnode "VDD.n538" 0 75.9057 10168 -5127 0
rnode "p3_gen_magic_0.VDD" 0 140.274 10891 -4965 0
rnode "VDD.n539" 0 21.6749 11770 -4992 0
rnode "VDD.n540" 0 99.6142 11770 -4992 0
rnode "VDD.t1418" 0 185.802 11868 -5268 0
rnode "VDD.t764" 0 331.315 12084 -5268 0
rnode "VDD.t217" 0 835.558 12428 -5216 0
rnode "VDD.t650" 0 760.366 13497 -5268 0
rnode "VDD.t467" 0 197.636 13713 -5268 0
rnode "VDD.n541" 0 99.6142 13831 -4992 0
rnode "VDD.n542" 0 65.1965 13831 -4992 0
rnode "p3_gen_magic_0.3_inp_AND_magic_0.VDD" 0 9.44901 13920 -4991 0
rnode "VDD.n543" 0 27.2445 14037 -5030 0
rnode "VDD.n544" 0 44.8923 14381 -5030 0
rnode "VDD.t207" 0 27.971 14489 -5216 0
rnode "VDD.t209" 0 34.7312 14545 -5216 0
rnode "VDD.n545" 0 43.2914 14597 -5216 0
rnode "VDD.n546" 0 33.552 14598 -5030 0
rnode "VDD.n547" 0 1717.25 15334 -5000 0
rnode "VDD.n548" 0 56.1789 15334 -5000 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VDD" 0 28.469 15745 -4999 0
rnode "VDD.n549" 0 -10.4885 15746 -4999 0
rnode "VDD.n550" 0 61.0179 15746 -4999 0
rnode "VDD.t841" 0 114.849 15871 -5254 0
rnode "VDD.t897" 0 219.653 16087 -5254 0
rnode "VDD.t1904" 0 222.676 16523 -5254 0
rnode "VDD.t847" 0 104.824 16739 -5254 0
rnode "VDD.n551" 0 62.0214 16830 -4999 0
rnode "VDD.n552" 0 -11.4559 16830 -4999 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VDD" 0 1.17416 16833 -4983 0
rnode "VDD.n553" 0 46.6506 16847 -5037 0
rnode "VDD.n554" 0 109.145 17279 -5037 0
rnode "VDD.n555" 0 106.936 18366 -5037 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VDD" 0 29.1589 18780 -4999 0
rnode "VDD.n556" 0 -10.4675 18781 -4999 0
rnode "VDD.n557" 0 61.8948 18781 -4999 0
rnode "VDD.t420" 0 116.235 18906 -5254 0
rnode "VDD.t416" 0 283.492 19122 -5254 0
rnode "VDD.t2106" 0 283.776 19737 -5255 0
rnode "VDD.t2098" 0 104.824 19953 -5255 0
rnode "VDD.n558" 0 62.0214 20044 -5000 0
rnode "VDD.n559" 0 -11.4338 20044 -5000 0
rnode "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VDD" 0 1.26359 20047 -4984 0
rnode "VDD.n560" 0 48.9815 20061 -5038 0
rnode "VDD.n561" 0 98.7799 20493 -5038 0
rnode "VDD.n562" 0 226.065 21057 -4954 0
rnode "VDD.n563" 0 178.553 21852 -2695 0
rnode "VDD.n564" 0 44.4587 21680 -2663 0
rnode "VDD.n565" 0 59.2681 21436 -2656 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" 0 25.3031 21022 -2694 0
rnode "VDD.t1491" 0 6.7639 21056 -2439 0
rnode "VDD.t1497" 0 6.7639 20952 -2439 0
rnode "VDD.n566" 0 15.1664 21004 -2439 0
rnode "VDD.t1489" 0 18.322 20624 -2439 0
rnode "VDD.t1008" 0 18.322 19235 -2447 0
rnode "VDD.n567" 0 46.913 19287 -2664 0
rnode "VDD.t1488" 0 230.818 20680 -2439 0
rnode "VDD.t616" 0 230.818 20220 -2439 0
rnode "VDD.t615" 0 147.505 20004 -2439 0
rnode "VDD.t617" 0 184.04 19788 -2439 0
rnode "VDD.t1005" 0 114.849 18747 -2447 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VDD" 0 18.5554 18873 -2702 0
rnode "VDD.t1004" 0 6.7639 18907 -2447 0
rnode "VDD.t1006" 0 6.7639 18803 -2447 0
rnode "VDD.n568" 0 15.1664 18855 -2447 0
rnode "VDD.t1010" 0 18.322 18475 -2447 0
rnode "VDD.t836" 0 18.322 18170 -2439 0
rnode "VDD.t878" 0 6.7639 17842 -2439 0
rnode "VDD.t1903" 0 6.7639 17738 -2439 0
rnode "VDD.n569" 0 15.1664 17790 -2439 0
rnode "VDD.n570" 0 43.0247 17790 -2656 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_0.VDD" 0 1.03595 17804 -2710 0
rnode "VDD.t1009" 0 213.305 18531 -2447 0
rnode "VDD.t835" 0 216.226 18114 -2439 0
rnode "VDD.t877" 0 104.824 17898 -2439 0
rnode "VDD.t472" 0 230.818 16574 -2439 0
rnode "VDD.t470" 0 147.505 16790 -2439 0
rnode "VDD.t471" 0 230.818 17006 -2439 0
rnode "VDD.t831" 0 230.818 17466 -2439 0
rnode "VDD.t1902" 0 116.433 17682 -2439 0
rnode "VDD.n571" 0 62.0214 17807 -2694 0
rnode "VDD.n572" 0 -11.4884 17807 -2694 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" 0 25.3031 17808 -2694 0
rnode "VDD.n573" 0 56.1596 18222 -2656 0
rnode "VDD.n574" 0 48.8654 18423 -2664 0
rnode "VDD.n575" 0 35.9066 18855 -2664 0
rnode "VDD.n576" 0 -10.9275 18872 -2702 0
rnode "VDD.n577" 0 61.0179 18872 -2702 0
rnode "VDD.t1003" 0 103.398 18963 -2447 0
rnode "VDD.t1007" 0 168.918 19179 -2447 0
rnode "VDD.n578" 0 202.202 19465 -2724 0
rnode "p2_gen_magic_0.DFF_magic_0.VDD" 0 45.1546 19465 -2724 0
rnode "VDD.n579" 0 90.0036 20572 -2656 0
rnode "VDD.n580" 0 43.0247 21004 -2656 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_2.VDD" 0 1.03595 21018 -2710 0
rnode "VDD.n581" 0 -11.4884 21021 -2694 0
rnode "VDD.n582" 0 62.0214 21021 -2694 0
rnode "VDD.t1490" 0 104.824 21112 -2439 0
rnode "VDD.t1502" 0 230.818 21328 -2439 0
rnode "VDD.t2060" 0 227.678 21788 -2447 0
rnode "VDD.t2067" 0 114.849 22004 -2447 0
rnode "VDD.n583" 0 61.0179 22129 -2702 0
rnode "VDD.n584" 0 -10.9275 22129 -2702 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VDD" 0 17.8841 22130 -2702 0
rnode "VDD.n585" 0 139.296 22529 -2705 0
rnode "VDD.n586" 0 154.135 22067 -523 0
rnode "VDD.t849" 0 114.849 24221 -753 0
rnode "VDD.t850" 0 6.7639 24165 -753 0
rnode "VDD.t816" 0 6.7639 24061 -753 0
rnode "VDD.n587" 0 15.1664 24113 -753 0
rnode "VDD.n588" 0 35.9066 24113 -536 0
rnode "VDD.t854" 0 18.3417 23733 -753 0
rnode "VDD.t840" 0 18.322 25760 -2432 0
rnode "VDD.t874" 0 6.7639 26192 -2432 0
rnode "VDD.t820" 0 6.7639 26088 -2432 0
rnode "VDD.n589" 0 15.1664 26140 -2432 0
rnode "DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" 0 25.3031 26158 -2687 0
rnode "VDD.t792" 0 103.398 27313 -2440 0
rnode "VDD.t789" 0 18.322 27585 -2440 0
rnode "VDD.t964" 0 18.322 28974 -2432 0
rnode "VDD.n590" 0 90.0036 28922 -2649 0
rnode "VDD.t959" 0 104.824 29462 -2432 0
rnode "VDD.t970" 0 18.322 29734 -2432 0
rnode "VDD.t1467" 0 18.3127 30082 -2440 0
rnode "VDD.t1460" 0 6.7639 30514 -2440 0
rnode "VDD.t1462" 0 6.7639 30410 -2440 0
rnode "VDD.n591" 0 15.1664 30462 -2440 0
rnode "VDD.t1471" 0 18.4221 30842 -2440 0
rnode "VDD.t1786" 0 6.7639 32244 -1093 0
rnode "VDD.t1799" 0 6.7639 32140 -1093 0
rnode "VDD.n592" 0 16.8302 32192 -1093 0
rnode "VDD.t1777" 0 6.7639 32244 -733 0
rnode "VDD.t1785" 0 6.7639 32140 -733 0
rnode "VDD.n593" 0 13.5278 32192 -733 0
rnode "VDD.n594" 0 27.7367 32192 -733 0
rnode "VDD.n595" 0 15.1746 32192 -511 0
rnode "VDD.t1811" 0 214.331 32760 -1906 0
rnode "VDD.t1795" 0 136.969 32976 -1906 0
rnode "VDD.t1937" 0 136.969 33192 -1906 0
rnode "VDD.t1943" 0 136.969 33408 -1906 0
rnode "VDD.t925" 0 136.969 33624 -1906 0
rnode "VDD.t923" 0 141.408 33840 -1906 0
rnode "VDD.t381" 0 619.833 34948 -777 0
rnode "VDD.t400" 0 375.016 34732 -777 0
rnode "VDD.t383" 0 21.2686 34892 -1745 0
rnode "VDD.t382" 0 16.6896 34892 -1261 0
rnode "VDD.n596" 0 84.5015 34840 -1261 0
rnode "mux_magic_0.OR_magic_0.VDD" 0 66.984 34540 -469 0
rnode "VDD.t614" 0 21.2686 34244 -1745 0
rnode "VDD.t612" 0 16.6896 34244 -1261 0
rnode "VDD.n597" 0 70.9277 34192 -1261 0
rnode "VDD.t613" 0 6.7639 34460 -777 0
rnode "VDD.t611" 0 6.7639 34356 -777 0
rnode "VDD.n598" 0 13.5278 34408 -777 0
rnode "VDD.n599" 0 36.1723 34408 -777 0
rnode "VDD.t590" 0 18.1574 33896 -712 0
rnode "VDD.t588" 0 6.7639 33568 -712 0
rnode "VDD.t1150" 0 6.7639 33464 -712 0
rnode "VDD.n600" 0 14.9171 33516 -712 0
rnode "VDD.t1152" 0 6.7639 33136 -712 0
rnode "VDD.t705" 0 6.7639 33032 -712 0
rnode "VDD.n601" 0 14.9171 33084 -712 0
rnode "VDD.t703" 0 18.1574 32704 -712 0
rnode "mux_magic_0.VDD" 0 3.9487 32241 -466 0
rnode "VDD.t1561" 0 18.322 32863 1059 0
rnode "VDD.n602" 0 71.416 32811 842 0
rnode "VDD.t88" 0 21.2686 31101 4066 0
rnode "VDD.t87" 0 16.6896 31101 4550 0
rnode "VDD.n603" 0 75.3693 31049 4550 0
rnode "VDD.t1475" 0 21.2686 30453 4066 0
rnode "VDD.t1463" 0 16.6896 30453 4550 0
rnode "VDD.n604" 0 70.9277 30401 4550 0
rnode "VDD.t1474" 0 6.7639 30669 5034 0
rnode "VDD.t1458" 0 6.7639 30565 5034 0
rnode "VDD.n605" 0 13.5278 30617 5034 0
rnode "VDD.n606" 0 44.5287 30617 5034 0
rnode "VDD.t2064" 0 571.907 30941 5034 0
rnode "VDD.t30" 0 112.529 30274 5990 0
rnode "7b_counter_0.DFF_magic_0.VDD" 0 111.703 29951 5705 0
rnode "VDD.t1040" 0 126.155 29262 5088 0
rnode "VDD.t677" 0 18.322 29721 5982 0
rnode "VDD.n607" 0 46.913 29773 5765 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_4.VDD" 0 18.5554 29359 5727 0
rnode "VDD.t683" 0 6.7639 29393 5982 0
rnode "VDD.t679" 0 6.7639 29289 5982 0
rnode "VDD.n608" 0 15.1664 29341 5982 0
rnode "VDD.t1041" 0 19.7898 29318 4728 0
rnode "VDD.t1071" 0 16.6896 29318 5088 0
rnode "VDD.n609" 0 46.3289 29370 5088 0
rnode "VDD.n610" 0 33.0141 29171 5390 0
rnode "VDD.t681" 0 18.322 28961 5982 0
rnode "VDD.t887" 0 18.322 28656 5990 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_0.VDD" 0 1.03595 28290 5719 0
rnode "VDD.t280" 0 469.716 28370 5109 0
rnode "VDD.t1089" 0 1037.97 28830 4676 0
rnode "VDD.t1135" 0 214.331 28370 3915 0
rnode "VDD.t1052" 0 136.969 28154 3915 0
rnode "VDD.t2074" 0 136.969 27938 3915 0
rnode "VDD.t2076" 0 136.969 27722 3915 0
rnode "VDD.t556" 0 136.969 27506 3915 0
rnode "VDD.t554" 0 141.408 27290 3915 0
rnode "VDD.t128" 0 109.612 26614 4076 0
rnode "VDD.t130" 0 134.227 26398 5044 0
rnode "VDD.t675" 0 21.2686 26886 4076 0
rnode "VDD.t672" 0 16.6896 26886 4560 0
rnode "VDD.n611" 0 70.9277 26938 4560 0
rnode "VDD.t674" 0 6.7639 26774 5044 0
rnode "VDD.t673" 0 6.7639 26670 5044 0
rnode "VDD.n612" 0 13.5278 26722 5044 0
rnode "VDD.n613" 0 36.1723 26722 5044 0
rnode "VDD.t281" 0 18.1574 27234 5109 0
rnode "VDD.t941" 0 6.7639 27666 5109 0
rnode "VDD.t282" 0 6.7639 27562 5109 0
rnode "VDD.n614" 0 14.9171 27614 5109 0
rnode "VDD.t1640" 0 6.7639 28098 5109 0
rnode "VDD.t940" 0 6.7639 27994 5109 0
rnode "VDD.n615" 0 14.9171 28046 5109 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.VDD" 0 4.67341 28889 5350 0
rnode "VDD.t1070" 0 6.7639 28990 4728 0
rnode "VDD.t1090" 0 6.7639 28886 4728 0
rnode "VDD.n616" 0 16.8302 28938 4728 0
rnode "VDD.t1106" 0 6.7639 28990 5088 0
rnode "VDD.t1115" 0 6.7639 28886 5088 0
rnode "VDD.n617" 0 13.5278 28938 5088 0
rnode "VDD.n618" 0 27.71 28938 5088 0
rnode "VDD.n619" 0 15.2507 28938 5309 0
rnode "VDD.n620" 0 10.8165 29088 5353 0
rnode "VDD.n621" 0 34.0806 29088 5353 0
rnode "VDD.t678" 0 175.608 29233 5982 0
rnode "VDD.n622" 0 188.728 29088 5353 0
rnode "VDD.t1069" 0 71.6562 29046 5088 0
rnode "VDD.t680" 0 209.922 29017 5982 0
rnode "VDD.n623" 0 188.728 28838 5349 0
rnode "VDD.n624" 0 16.5046 28838 5349 0
rnode "7b_counter_0.MDFF_7.VDD" 0 19.5526 28838 5349 0
rnode "VDD.t1641" 0 18.2167 28426 5109 0
rnode "VDD.n625" 0 38.1166 28473 5308 0
rnode "VDD.t1136" 0 18.3158 28426 3915 0
rnode "VDD.t1053" 0 6.7639 28098 3915 0
rnode "VDD.t2075" 0 6.7639 27994 3915 0
rnode "VDD.n626" 0 14.9171 28046 3915 0
rnode "VDD.t2077" 0 6.7639 27666 3915 0
rnode "VDD.t557" 0 6.7639 27562 3915 0
rnode "VDD.n627" 0 14.9171 27614 3915 0
rnode "VDD.t555" 0 22.409 27234 3915 0
rnode "VDD.n628" 0 96.3352 27614 4107 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VDD" 0 21.5739 28044 4168 0
rnode "VDD.n629" 0 33.7325 28046 4107 0
rnode "VDD.n630" 0 96.9081 28452 4154 0
rnode "VDD.n631" 0 72.6418 28452 5346 0
rnode "VDD.n632" 0 33.7325 28046 5301 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VDD" 0 21.5739 28044 5362 0
rnode "VDD.n633" 0 56.2999 27614 5301 0
rnode "VDD.n634" 0 56.2892 27182 5308 0
rnode "VDD.n635" 0 32.4725 26722 5306 0
rnode "VDD.t132" 0 21.2686 26238 4076 0
rnode "VDD.t133" 0 16.6896 26238 4560 0
rnode "VDD.n636" 0 68.8171 26290 4560 0
rnode "VDD.t1200" 0 17.7843 25339 4505 0
rnode "VDD.t1203" 0 6.7639 25011 4505 0
rnode "VDD.t533" 0 6.7639 24907 4505 0
rnode "VDD.n637" 0 20.4253 24959 4505 0
rnode "VDD.n638" 0 59.7021 25391 4707 0
rnode "VDD.t532" 0 16.6896 25339 4989 0
rnode "VDD.n639" 0 17.9034 25391 4989 0
rnode "VDD.t528" 0 6.7639 25011 4989 0
rnode "VDD.t530" 0 6.7639 24907 4989 0
rnode "VDD.n640" 0 20.4253 24959 4989 0
rnode "VDD.n641" 0 39.1537 25391 5191 0
rnode "VDD.t707" 0 47.0767 24231 4505 0
rnode "VDD.t709" 0 6.7639 23903 4505 0
rnode "VDD.t943" 0 6.7639 23799 4505 0
rnode "VDD.n642" 0 13.5278 23851 4505 0
rnode "VDD.n643" 0 57.6766 23851 4505 0
rnode "VDD.t944" 0 16.6896 23799 4989 0
rnode "VDD.n644" 0 26.6648 23851 4989 0
rnode "VDD.t1585" 0 18.1574 24450 731 0
rnode "VDD.n645" 0 37.5585 24502 532 0
rnode "VDD.t1587" 0 6.7639 24122 731 0
rnode "VDD.t627" 0 6.7639 24018 731 0
rnode "VDD.n646" 0 14.9171 24070 731 0
rnode "VDD.t625" 0 6.7639 23690 731 0
rnode "VDD.t565" 0 6.7639 23586 731 0
rnode "VDD.n647" 0 14.9171 23638 731 0
rnode "VDD.t567" 0 18.1574 23258 731 0
rnode "VDD.t427" 0 21.2686 22910 1764 0
rnode "VDD.t431" 0 16.6896 22910 1280 0
rnode "VDD.n648" 0 70.9277 22962 1280 0
rnode "VDD.t428" 0 6.7639 22798 796 0
rnode "VDD.t430" 0 6.7639 22694 796 0
rnode "VDD.n649" 0 13.5278 22746 796 0
rnode "VDD.n650" 0 36.1723 22746 796 0
rnode "VDD.t477" 0 21.2686 22262 1764 0
rnode "VDD.t476" 0 16.6896 22262 1280 0
rnode "VDD.n651" 0 84.5015 22314 1280 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VDD" 0 66.984 22614 488 0
rnode "VDD.t1081" 0 214.331 24394 1925 0
rnode "VDD.t1123" 0 136.969 24178 1925 0
rnode "VDD.t2082" 0 136.969 23962 1925 0
rnode "VDD.t2094" 0 136.969 23746 1925 0
rnode "VDD.t664" 0 136.969 23530 1925 0
rnode "VDD.t662" 0 141.408 23314 1925 0
rnode "VDD.t1036" 0 548.156 25286 1112 0
rnode "VDD.t1068" 0 19.7898 25342 1112 0
rnode "VDD.t1037" 0 16.6896 25342 752 0
rnode "VDD.n652" 0 40.3461 25394 752 0
rnode "VDD.t474" 0 21.2686 26238 1764 0
rnode "VDD.t473" 0 16.6896 26238 1280 0
rnode "VDD.n653" 0 68.8171 26290 1280 0
rnode "VDD.t116" 0 21.2686 26886 1764 0
rnode "VDD.t114" 0 16.6896 26886 1280 0
rnode "VDD.n654" 0 70.9277 26938 1280 0
rnode "VDD.t115" 0 6.7639 26774 796 0
rnode "VDD.t112" 0 6.7639 26670 796 0
rnode "VDD.n655" 0 13.5278 26722 796 0
rnode "VDD.n656" 0 36.1723 26722 796 0
rnode "VDD.n657" 0 32.4725 26722 534 0
rnode "VDD.t1117" 0 214.331 28370 1925 0
rnode "VDD.t1143" 0 136.969 28154 1925 0
rnode "VDD.t892" 0 136.969 27938 1925 0
rnode "VDD.t903" 0 136.969 27722 1925 0
rnode "VDD.t296" 0 136.969 27506 1925 0
rnode "VDD.t294" 0 141.408 27290 1925 0
rnode "VDD.t1066" 0 341.283 29262 1112 0
rnode "VDD.t1067" 0 19.7898 29318 1112 0
rnode "VDD.t1142" 0 16.6896 29318 752 0
rnode "VDD.n658" 0 49.3985 29370 752 0
rnode "VDD.t1105" 0 6.7639 28990 1112 0
rnode "VDD.t1113" 0 6.7639 28886 1112 0
rnode "VDD.n659" 0 16.8302 28938 1112 0
rnode "VDD.t1126" 0 6.7639 28990 752 0
rnode "VDD.t1101" 0 6.7639 28886 752 0
rnode "VDD.n660" 0 13.5278 28938 752 0
rnode "VDD.n661" 0 27.7367 28938 752 0
rnode "VDD.t514" 0 18.1574 28426 731 0
rnode "VDD.t512" 0 6.7639 28098 731 0
rnode "VDD.t1692" 0 6.7639 27994 731 0
rnode "VDD.n662" 0 14.9171 28046 731 0
rnode "VDD.t1685" 0 6.7639 27666 731 0
rnode "VDD.t761" 0 6.7639 27562 731 0
rnode "VDD.n663" 0 14.9171 27614 731 0
rnode "VDD.t763" 0 18.1574 27234 731 0
rnode "VDD.n664" 0 56.2892 27182 532 0
rnode "VDD.n665" 0 56.2999 27614 539 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VDD" 0 21.5739 28044 478 0
rnode "VDD.n666" 0 33.7325 28046 539 0
rnode "VDD.t1118" 0 18.3158 28426 1925 0
rnode "VDD.t1144" 0 6.7639 28098 1925 0
rnode "VDD.t893" 0 6.7639 27994 1925 0
rnode "VDD.n667" 0 14.9171 28046 1925 0
rnode "VDD.t904" 0 6.7639 27666 1925 0
rnode "VDD.t297" 0 6.7639 27562 1925 0
rnode "VDD.n668" 0 14.9171 27614 1925 0
rnode "VDD.t295" 0 22.409 27234 1925 0
rnode "VDD.n669" 0 96.3352 27614 1733 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VDD" 0 21.5739 28044 1672 0
rnode "VDD.n670" 0 33.7325 28046 1733 0
rnode "VDD.n671" 0 96.9081 28452 1686 0
rnode "VDD.n672" 0 72.1098 28452 494 0
rnode "VDD.n673" 0 37.5585 28478 532 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.VDD" 0 21.3593 28889 485 0
rnode "VDD.n674" 0 15.1746 28938 530 0
rnode "VDD.n675" 0 18.7546 29088 487 0
rnode "VDD.n676" 0 102.565 29088 487 0
rnode "VDD.t1104" 0 138.882 29046 1112 0
rnode "VDD.t1100" 0 363.892 28830 1112 0
rnode "VDD.t513" 0 214.331 28370 731 0
rnode "VDD.t511" 0 136.969 28154 731 0
rnode "VDD.t1691" 0 136.969 27938 731 0
rnode "VDD.t1684" 0 136.969 27722 731 0
rnode "VDD.t760" 0 136.969 27506 731 0
rnode "VDD.t762" 0 141.408 27290 731 0
rnode "VDD.n677" 0 356.736 27060 700 0
rnode "VDD.t113" 0 408.943 26830 1764 0
rnode "VDD.t111" 0 219.141 26614 1764 0
rnode "VDD.t189" 0 882.358 26182 1764 0
rnode "VDD.t188" 0 375.016 26398 796 0
rnode "VDD.n678" 0 189.733 26591 497 0
rnode "VDD.n679" 0 -2.57072 26591 497 0
rnode "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VDD" 0 26.5225 26590 488 0
rnode "VDD.n680" 0 72.3929 25982 534 0
rnode "VDD.n681" 0 37.9455 25394 530 0
rnode "VDD.t1084" 0 6.7639 25014 1112 0
rnode "VDD.t1076" 0 6.7639 24910 1112 0
rnode "VDD.n682" 0 16.8302 24962 1112 0
rnode "VDD.t1137" 0 6.7639 25014 752 0
rnode "VDD.t1125" 0 6.7639 24910 752 0
rnode "VDD.n683" 0 13.5278 24962 752 0
rnode "VDD.n684" 0 27.7367 24962 752 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.VDD" 0 21.3593 24913 485 0
rnode "VDD.n685" 0 15.1746 24962 530 0
rnode "VDD.n686" 0 6.3609 25112 487 0
rnode "VDD.n687" 0 102.565 25112 487 0
rnode "VDD.t1083" 0 138.882 25070 1112 0
rnode "VDD.t1075" 0 363.892 24854 1112 0
rnode "VDD.t1584" 0 214.331 24394 731 0
rnode "VDD.t1586" 0 136.969 24178 731 0
rnode "VDD.t626" 0 136.969 23962 731 0
rnode "VDD.t624" 0 136.969 23746 731 0
rnode "VDD.t564" 0 136.969 23530 731 0
rnode "VDD.t566" 0 141.408 23314 731 0
rnode "VDD.n688" 0 356.736 23084 700 0
rnode "VDD.t426" 0 408.943 22854 1764 0
rnode "VDD.t429" 0 219.141 22638 1764 0
rnode "VDD.t475" 0 619.833 22206 1764 0
rnode "VDD.t666" 0 375.016 22422 796 0
rnode "VDD.n689" 0 189.733 22615 497 0
rnode "VDD.n690" 0 -2.57072 22615 497 0
rnode "VDD.n691" 0 32.4725 22746 534 0
rnode "VDD.n692" 0 56.2892 23206 532 0
rnode "VDD.n693" 0 56.2999 23638 539 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VDD" 0 21.5739 24068 478 0
rnode "VDD.n694" 0 33.7325 24070 539 0
rnode "VDD.n695" 0 32.8668 24476 494 0
rnode "VDD.t1082" 0 18.3158 24450 1925 0
rnode "VDD.t1124" 0 6.7639 24122 1925 0
rnode "VDD.t2083" 0 6.7639 24018 1925 0
rnode "VDD.n696" 0 14.9171 24070 1925 0
rnode "VDD.t2095" 0 6.7639 23690 1925 0
rnode "VDD.t665" 0 6.7639 23586 1925 0
rnode "VDD.n697" 0 14.9171 23638 1925 0
rnode "VDD.t663" 0 22.409 23258 1925 0
rnode "VDD.n698" 0 96.3352 23638 1733 0
rnode "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VDD" 0 21.5739 24068 1672 0
rnode "VDD.n699" 0 33.7325 24070 1733 0
rnode "VDD.n700" 0 44.4043 24476 1686 0
rnode "VDD.n701" 0 378.059 24476 1686 0
rnode "VDD.n702" 0 235.278 23851 5271 0
rnode "7b_counter_0.MDFF_7.tspc2_magic_0.VDD" 0 39.1258 24420 5328 0
rnode "VDD.t131" 0 166.41 26182 4076 0
rnode "VDD.n703" 0 251.862 26390 4263 0
rnode "VDD.t129" 0 721.486 26182 5044 0
rnode "VDD.t531" 0 726.829 25283 4989 0
rnode "VDD.t527" 0 288.488 25067 4989 0
rnode "VDD.t529" 0 317.265 24851 4989 0
rnode "VDD.t1204" 0 334.568 24635 4989 0
rnode "VDD.t942" 0 992.796 23743 4989 0
rnode "VDD.t708" 0 224.542 23959 4505 0
rnode "VDD.t1990" 0 431.017 24585 6500 0
rnode "VDD.t1991" 0 231.449 24369 6500 0
rnode "VDD.t1703" 0 18.322 27896 5990 0
rnode "VDD.t896" 0 6.7639 28328 5990 0
rnode "VDD.t1906" 0 6.7639 28224 5990 0
rnode "VDD.n704" 0 15.1664 28276 5990 0
rnode "VDD.n705" 0 43.0247 28276 5773 0
rnode "VDD.n706" 0 81.6301 27844 5773 0
rnode "VDD.t868" 0 6.7639 26301 7669 0
rnode "VDD.t906" 0 6.7639 26197 7669 0
rnode "VDD.n707" 0 15.1664 26249 7669 0
rnode "VDD.n708" 0 35.9066 26249 7886 0
rnode "VDD.t975" 0 116.433 27441 7669 0
rnode "VDD.t976" 0 6.7639 27385 7669 0
rnode "VDD.t980" 0 6.7639 27281 7669 0
rnode "VDD.n709" 0 15.1664 27333 7669 0
rnode "VDD.t986" 0 18.322 27713 7669 0
rnode "VDD.t506" 0 18.322 28904 7669 0
rnode "VDD.t508" 0 6.7639 29336 7669 0
rnode "VDD.t504" 0 6.7639 29232 7669 0
rnode "VDD.n710" 0 15.1664 29284 7669 0
rnode "VDD.t510" 0 22.391 29664 7669 0
rnode "VDD.n711" 0 95.0482 29284 7886 0
rnode "VDD.t851" 0 116.433 30655 7668 0
rnode "VDD.t852" 0 6.7639 30599 7668 0
rnode "VDD.t900" 0 6.7639 30495 7668 0
rnode "VDD.n712" 0 15.1664 30547 7668 0
rnode "VDD.t812" 0 18.322 30927 7668 0
rnode "VDD.t950" 0 18.322 32167 7676 0
rnode "VDD.t954" 0 6.7639 32599 7676 0
rnode "VDD.t952" 0 6.7639 32495 7676 0
rnode "VDD.n713" 0 15.1664 32547 7676 0
rnode "VDD.t956" 0 18.322 32927 7676 0
rnode "VDD.t1305" 0 18.4221 32978 5982 0
rnode "VDD.t1262" 0 6.7639 32650 5982 0
rnode "VDD.t1264" 0 6.7639 32546 5982 0
rnode "VDD.n714" 0 15.1664 32598 5982 0
rnode "VDD.n715" 0 35.8942 32598 5765 0
rnode "VDD.t1304" 0 227.678 32922 5982 0
rnode "VDD.t1261" 0 103.398 32706 5982 0
rnode "VDD.t86" 0 314.619 31157 5034 0
rnode "VDD.t981" 0 314.619 31166 5990 0
rnode "VDD.t973" 0 356.588 31382 5990 0
rnode "VDD.t984" 0 18.322 31870 5990 0
rnode "VDD.t1293" 0 18.3127 32218 5982 0
rnode "VDD.n716" 0 51.5205 32166 5766 0
rnode "VDD.n717" 0 59.2681 31922 5773 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" 0 25.3031 31508 5735 0
rnode "VDD.t972" 0 6.7639 31542 5990 0
rnode "VDD.t974" 0 6.7639 31438 5990 0
rnode "VDD.n718" 0 15.1664 31490 5990 0
rnode "VDD.t982" 0 18.322 31110 5990 0
rnode "VDD.n719" 0 90.0037 31058 5773 0
rnode "VDD.n720" 0 43.0247 31490 5773 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_2.VDD" 0 1.03595 31504 5719 0
rnode "VDD.n721" 0 -11.4884 31507 5735 0
rnode "VDD.n722" 0 60.717 31507 5735 0
rnode "VDD.t971" 0 104.824 31598 5990 0
rnode "VDD.t983" 0 230.818 31814 5990 0
rnode "VDD.t1292" 0 227.678 32274 5982 0
rnode "VDD.t1263" 0 114.849 32490 5982 0
rnode "VDD.n723" 0 61.0179 32615 5727 0
rnode "VDD.n724" 0 -10.9275 32615 5727 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_3.VDD" 0 17.8841 32616 5727 0
rnode "VDD.n725" 0 134.973 33015 5724 0
rnode "VDD.n726" 0 141.428 32979 7893 0
rnode "VDD.n727" 0 41.1212 32547 7893 0
rnode "VDD.t955" 0 227.678 32871 7676 0
rnode "VDD.t953" 0 114.849 32655 7676 0
rnode "VDD.t811" 0 230.818 30871 7668 0
rnode "VDD.t710" 0 230.818 31331 7668 0
rnode "VDD.t711" 0 147.505 31547 7668 0
rnode "VDD.t712" 0 230.818 31763 7668 0
rnode "VDD.t949" 0 227.678 32223 7676 0
rnode "VDD.t951" 0 103.398 32439 7676 0
rnode "VDD.n728" 0 61.0179 32530 7931 0
rnode "VDD.n729" 0 -10.7184 32530 7931 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_2.VDD" 0 23.3752 32529 7931 0
rnode "VDD.n730" 0 86.4696 32115 7893 0
rnode "VDD.n731" 0 90.8376 30979 7885 0
rnode "VDD.n732" 0 43.0247 30547 7885 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_1.VDD" 0 1.03595 30533 7939 0
rnode "VDD.t1895" 0 22.0553 30167 7668 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" 0 74.2188 30529 7923 0
rnode "VDD.n733" 0 -11.4884 30530 7923 0
rnode "VDD.n734" 0 62.0214 30530 7923 0
rnode "VDD.t899" 0 104.824 30439 7668 0
rnode "VDD.t1894" 0 283.776 30223 7668 0
rnode "VDD.t509" 0 283.492 29608 7669 0
rnode "VDD.t507" 0 116.235 29392 7669 0
rnode "VDD.t985" 0 230.818 27657 7669 0
rnode "VDD.t731" 0 230.818 28117 7669 0
rnode "VDD.t732" 0 147.505 28333 7669 0
rnode "VDD.t733" 0 214.099 28549 7669 0
rnode "VDD.t505" 0 213.738 28960 7669 0
rnode "VDD.t503" 0 104.645 29176 7669 0
rnode "VDD.n735" 0 61.8948 29267 7924 0
rnode "VDD.n736" 0 -10.6232 29267 7924 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_6.VDD" 0 25.5446 29266 7924 0
rnode "VDD.n737" 0 86.5352 28852 7886 0
rnode "VDD.n738" 0 89.368 27765 7886 0
rnode "VDD.n739" 0 43.0247 27333 7886 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.VDD" 0 1.03595 27319 7940 0
rnode "VDD.t978" 0 18.322 26953 7669 0
rnode "VDD.t814" 0 18.322 26629 7669 0
rnode "VDD.n740" 0 50.8613 26681 7886 0
rnode "VDD.n741" 0 58.8837 26901 7886 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" 0 25.3031 27315 7924 0
rnode "VDD.n742" 0 -11.4884 27316 7924 0
rnode "VDD.n743" 0 62.0214 27316 7924 0
rnode "VDD.t979" 0 104.824 27225 7669 0
rnode "VDD.t977" 0 222.676 27009 7669 0
rnode "VDD.t813" 0 219.653 26573 7669 0
rnode "VDD.t867" 0 114.849 26357 7669 0
rnode "VDD.t861" 0 227.678 25925 7669 0
rnode "VDD.t905" 0 103.398 26141 7669 0
rnode "VDD.n744" 0 61.0179 26232 7924 0
rnode "VDD.n745" 0 -10.9275 26232 7924 0
rnode "7b_counter_0.DFF_magic_0.inverter_magic_5.VDD" 0 18.4207 26231 7924 0
rnode "VDD.t862" 0 18.3417 25869 7669 0
rnode "VDD.n746" 0 -94.9813 25820 7923 0
rnode "VDD.n747" 0 -163.936 27021 5673 0
rnode "VDD.t1301" 0 18.9612 25906 9232 0
rnode "VDD.n748" 0 50.1858 25941 9489 0
rnode "VDD.t210" 0 27.9918 25121 9274 0
rnode "VDD.n749" 0 46.1984 25229 9274 0
rnode "VDD.t212" 0 34.7312 25177 9274 0
rnode "VDD.t1639" 0 6.7639 24289 8792 0
rnode "VDD.t314" 0 6.7639 24185 8792 0
rnode "VDD.n750" 0 29.826 24237 8792 0
rnode "VDD.t2148" 0 6.7639 24721 8792 0
rnode "VDD.t1650" 0 6.7639 24617 8792 0
rnode "VDD.n751" 0 13.5278 24669 8792 0
rnode "VDD.n752" 0 39.2934 24669 8792 0
rnode "VDD.t1638" 0 6.7639 24289 9222 0
rnode "VDD.t315" 0 6.7639 24185 9222 0
rnode "VDD.n753" 0 29.0148 24237 9222 0
rnode "VDD.n754" 0 37.6501 24668 9215 0
rnode "VDD.t2149" 0 6.7639 24721 9222 0
rnode "VDD.t1651" 0 6.7639 24617 9222 0
rnode "VDD.n755" 0 13.5278 24669 9222 0
rnode "VDD.n756" 0 8.04177 24669 9222 0
rnode "VDD.t1294" 0 227.678 26610 9232 0
rnode "VDD.t1298" 0 114.849 26394 9232 0
rnode "VDD.t1299" 0 6.7639 26338 9232 0
rnode "VDD.t1260" 0 6.7639 26234 9232 0
rnode "VDD.n757" 0 15.1664 26286 9232 0
rnode "VDD.t1295" 0 22.8726 26666 9232 0
rnode "VDD.n758" 0 77.8102 26286 9449 0
rnode "7b_counter_0.inverter_magic_0.VDD" 0 14.6648 26268 9487 0
rnode "VDD.n759" 0 -10.9275 26269 9487 0
rnode "VDD.n760" 0 61.0179 26269 9487 0
rnode "VDD.t1259" 0 103.398 26178 9232 0
rnode "VDD.t1300" 0 282.698 25962 9232 0
rnode "VDD.t211" 0 443.429 25121 9274 0
rnode "VDD.t501" 0 225.027 25121 8792 0
rnode "VDD.n761" 0 178.745 24835 9059 0
rnode "VDD.t2147" 0 162.133 24777 9222 0
rnode "VDD.t1649" 0 185.802 24561 9222 0
rnode "VDD.t313" 0 400.006 24129 9222 0
rnode "VDD.t1637" 0 197.636 24345 9222 0
rnode "VDD.n762" 0 100.515 24463 9498 0
rnode "7b_counter_0.3_inp_AND_magic_0.VDD" 0 28.1048 24552 9499 0
rnode "VDD.n763" 0 27.2445 24669 9460 0
rnode "VDD.n764" 0 41.4921 25013 9460 0
rnode "VDD.n765" 0 23.1017 25123 9499 0
rnode "VDD.n766" 0 274.776 25505 9468 0
rnode "VDD.n767" 0 193.896 24671 5705 0
rnode "7b_counter_0.NOR_gate_1.VDD" 0 18.6316 24223 5704 0
rnode "VDD.t1533" 0 6.7639 24097 6500 0
rnode "VDD.t1531" 0 6.7639 23993 6500 0
rnode "VDD.n768" 0 18.5483 24045 6500 0
rnode "VDD.t1540" 0 6.7639 24097 6016 0
rnode "VDD.t1539" 0 6.7639 23993 6016 0
rnode "VDD.n769" 0 13.5278 24045 6016 0
rnode "VDD.n770" 0 44.4149 24045 6016 0
rnode "VDD.n771" 0 24.7479 24222 5704 0
rnode "VDD.n772" 0 129.987 24222 5704 0
rnode "VDD.t1532" 0 126.882 24153 6500 0
rnode "VDD.n773" 0 93.0895 23193 5709 0
rnode "VDD.n774" 0 9.55702 23193 5709 0
rnode "VDD.t1242" 0 21.2686 22879 8347 0
rnode "VDD.t1228" 0 16.6896 22879 7863 0
rnode "VDD.n775" 0 52.4904 22827 7863 0
rnode "VDD.t1235" 0 16.6896 22879 7379 0
rnode "VDD.n776" 0 32.0606 22827 7379 0
rnode "VDD.t1253" 0 16.6896 22879 6895 0
rnode "VDD.n777" 0 32.0606 22827 6895 0
rnode "VDD.t1231" 0 16.6896 22879 6411 0
rnode "VDD.n778" 0 30.1908 22827 6411 0
rnode "VDD.t1234" 0 16.6896 22879 5997 0
rnode "VDD.n779" 0 25.9439 22827 5997 0
rnode "VDD.n780" 0 21.6486 22932 5706 0
rnode "VDD.t1670" 0 725.035 23367 8347 0
rnode "VDD.t1227" 0 725.035 22935 8347 0
rnode "VDD.t1841" 0 531.559 23151 6742 0
rnode "VDD.t1438" 0 91.4578 21864 6500 0
rnode "VDD.t1439" 0 6.7639 21808 6500 0
rnode "VDD.t1453" 0 6.7639 21704 6500 0
rnode "VDD.n781" 0 18.5483 21756 6500 0
rnode "VDD.t1443" 0 6.7639 21808 6016 0
rnode "VDD.t1430" 0 6.7639 21704 6016 0
rnode "VDD.n782" 0 13.5278 21756 6016 0
rnode "VDD.n783" 0 43.8814 21756 6016 0
rnode "VDD.t2172" 0 21.2686 22117 4076 0
rnode "VDD.t2171" 0 16.6896 22117 4560 0
rnode "VDD.n784" 0 77.5005 22065 4560 0
rnode "VDD.n785" 0 80.6316 21923 5343 0
rnode "VDD.n786" 0 20.4331 23085 11934 0
rnode "VDD.n787" 0 32.5187 22929 12010 0
rnode "VDD.n788" 0 19.4869 22947 12055 0
rnode "VDD.n789" 0 19.6251 22944 11938 0
rnode "VDD.n790" 0 19.3486 22805 12049 0
rnode "VDD.n791" 0 17.1374 22804 11936 0
rnode "VDD.n792" 0 1.66194 5435 11937 0
rnode "VDD.n793" 0 19.9015 5429 11818 0
rnode "VDD.n794" 0 19.4869 5291 11939 0
rnode "VDD.n795" 0 19.6251 5288 11822 0
rnode "VDD.n796" 0 19.3486 5149 11933 0
rnode "VDD.n797" 0 1.93835 5149 11933 0
rnode "VDD.n798" 0 42.2076 5025 11930 0
rnode "VDD.n799" 0 1.38437 5429 11818 0
rnode "VDD.n800" 0 17.1374 5148 11820 0
rnode "VDD.n801" 0 17.552 5025 11930 0
rnode "VDD.n802" 0 27.9275 5435 11937 0
rnode "VDD.n803" 0 19.9015 5429 11818 0
rnode "VDD.n804" 0 28.993 5429 11818 0
rnode "VDD.n805" 0 68.7563 5291 11939 0
rnode "VDD.n806" 0 20.5309 5288 11822 0
rnode "VDD.n807" 0 19.3486 5149 11933 0
rnode "VDD.n808" 0 20.2418 5149 11933 0
rnode "VDD.n809" 0 52.0942 5148 11820 0
rnode "VDD.n810" 0 16.1548 5025 11930 0
rnode "VDD.n811" 0 15.4832 5021 11815 0
rnode "VDD.n812" 0 17.552 5025 11930 0
rnode "VDD.n813" 0 17.1374 5148 11820 0
rnode "VDD.n814" 0 1.10796 5148 11820 0
rnode "VDD.n815" 0 37.4169 5288 11822 0
rnode "VDD.n816" 0 19.6251 5288 11822 0
rnode "VDD.n817" 0 19.4869 5291 11939 0
rnode "VDD.n818" 0 3015.4 5291 11939 0
rnode "VDD.n819" 0 1.66194 15568 11927 0
rnode "VDD.n820" 0 19.9015 15562 11808 0
rnode "VDD.n821" 0 19.4869 15424 11929 0
rnode "VDD.n822" 0 19.6251 15421 11812 0
rnode "VDD.n823" 0 19.3486 15282 11923 0
rnode "VDD.n824" 0 1.93835 15282 11923 0
rnode "VDD.n825" 0 31.6238 15158 11920 0
rnode "VDD.n826" 0 1.38437 15562 11808 0
rnode "VDD.n827" 0 17.1374 15281 11810 0
rnode "VDD.n828" 0 17.552 15158 11920 0
rnode "VDD.n829" 0 27.9275 15568 11927 0
rnode "VDD.n830" 0 19.9015 15562 11808 0
rnode "VDD.n831" 0 28.993 15562 11808 0
rnode "VDD.n832" 0 68.7563 15424 11929 0
rnode "VDD.n833" 0 20.5309 15421 11812 0
rnode "VDD.n834" 0 19.3486 15282 11923 0
rnode "VDD.n835" 0 20.2418 15282 11923 0
rnode "VDD.n836" 0 52.0942 15281 11810 0
rnode "VDD.n837" 0 16.1548 15158 11920 0
rnode "VDD.t29" 0 18.2189 15953 5948 0
rnode "VDD.n838" 0 37.7826 15887 5903 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.VDD" 0 5.69385 15490 5702 0
rnode "VDD.t1738" 0 6.7639 15493 6329 0
rnode "VDD.t1745" 0 6.7639 15389 6329 0
rnode "VDD.n839" 0 16.8302 15441 6329 0
rnode "VDD.t1729" 0 6.7639 15493 5969 0
rnode "VDD.t1741" 0 6.7639 15389 5969 0
rnode "VDD.n840" 0 13.5278 15441 5969 0
rnode "VDD.n841" 0 27.336 15441 5969 0
rnode "VDD.n842" 0 15.7591 15441 5762 0
rnode "VDD.t1767" 0 19.7898 15061 6329 0
rnode "VDD.t1766" 0 16.6896 15061 5969 0
rnode "VDD.n843" 0 49.3985 15009 5969 0
rnode "VDD.n844" 0 32.3425 15291 5704 0
rnode "VDD.n845" 0 34.0806 15291 5704 0
rnode "VDD.t1034" 0 566.627 15549 6329 0
rnode "VDD.t1029" 0 19.7898 14471 4728 0
rnode "VDD.t1062" 0 16.6896 14471 5088 0
rnode "VDD.n846" 0 49.3985 14523 5088 0
rnode "VDD.n847" 0 18.7546 14241 5353 0
rnode "VDD.t1085" 0 302.686 14199 6329 0
rnode "VDD.n848" 0 16.5046 13991 5708 0
rnode "VDD.t1735" 0 19.7898 14471 6329 0
rnode "VDD.t1728" 0 16.6896 14471 5969 0
rnode "VDD.n849" 0 49.3985 14523 5969 0
rnode "VDD.t1765" 0 6.7639 14143 6329 0
rnode "VDD.t1744" 0 6.7639 14039 6329 0
rnode "VDD.n850" 0 16.8302 14091 6329 0
rnode "VDD.t1763" 0 6.7639 14143 5969 0
rnode "VDD.t1734" 0 6.7639 14039 5969 0
rnode "VDD.n851" 0 13.5278 14091 5969 0
rnode "VDD.n852" 0 27.71 14091 5969 0
rnode "VDD.t2015" 0 6.7639 13251 5948 0
rnode "VDD.t49" 0 6.7639 13147 5948 0
rnode "VDD.n853" 0 14.9171 13199 5948 0
rnode "VDD.t53" 0 6.7639 12819 5948 0
rnode "VDD.t559" 0 6.7639 12715 5948 0
rnode "VDD.n854" 0 14.9171 12767 5948 0
rnode "VDD.t558" 0 18.1574 12387 5948 0
rnode "VDD.t85" 0 21.2686 12039 6981 0
rnode "VDD.t82" 0 16.6896 12039 6497 0
rnode "VDD.n855" 0 70.9277 12091 6497 0
rnode "VDD.t81" 0 6.7639 11927 6013 0
rnode "VDD.t83" 0 6.7639 11823 6013 0
rnode "VDD.n856" 0 13.5278 11875 6013 0
rnode "VDD.n857" 0 36.1723 11875 6013 0
rnode "VDD.t444" 0 21.2686 11391 6981 0
rnode "VDD.t445" 0 16.6896 11391 6497 0
rnode "VDD.n858" 0 68.8171 11443 6497 0
rnode "VDD.t199" 0 17.7843 10492 6552 0
rnode "VDD.t201" 0 6.7639 10164 6552 0
rnode "VDD.t450" 0 6.7639 10060 6552 0
rnode "VDD.n859" 0 20.4253 10112 6552 0
rnode "VDD.n860" 0 59.7021 10544 6350 0
rnode "VDD.t447" 0 16.6896 10492 6068 0
rnode "VDD.n861" 0 17.9034 10544 6068 0
rnode "VDD.t446" 0 6.7639 10164 6068 0
rnode "VDD.t449" 0 6.7639 10060 6068 0
rnode "VDD.n862" 0 20.4253 10112 6068 0
rnode "VDD.n863" 0 39.1537 10544 5866 0
rnode "VDD.n864" 0 70.1248 10544 5786 0
rnode "VDD.n865" 0 73.7497 11135 5751 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VDD" 0 26.5225 11743 5705 0
rnode "VDD.t293" 0 21.2686 12039 4076 0
rnode "VDD.t291" 0 16.6896 12039 4560 0
rnode "VDD.n866" 0 70.9277 12091 4560 0
rnode "VDD.t292" 0 6.7639 11927 5044 0
rnode "VDD.t290" 0 6.7639 11823 5044 0
rnode "VDD.n867" 0 13.5278 11875 5044 0
rnode "VDD.n868" 0 36.1723 11875 5044 0
rnode "VDD.t72" 0 18.1574 12387 5109 0
rnode "VDD.t1592" 0 6.7639 13251 5109 0
rnode "VDD.t2000" 0 6.7639 13147 5109 0
rnode "VDD.n869" 0 22.5492 13199 5109 0
rnode "VDD.t1994" 0 6.7639 12819 5109 0
rnode "VDD.t74" 0 6.7639 12715 5109 0
rnode "VDD.n870" 0 22.5492 12767 5109 0
rnode "VDD.t1594" 0 18.1574 13579 5109 0
rnode "VDD.t1086" 0 6.7639 14143 4728 0
rnode "VDD.t1043" 0 6.7639 14039 4728 0
rnode "VDD.n871" 0 16.8302 14091 4728 0
rnode "VDD.t1114" 0 6.7639 14143 5088 0
rnode "VDD.t1074" 0 6.7639 14039 5088 0
rnode "VDD.n872" 0 13.5278 14091 5088 0
rnode "VDD.n873" 0 27.7367 14091 5088 0
rnode "VDD.n874" 0 15.1746 14091 5310 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.VDD" 0 21.3593 14042 5355 0
rnode "VDD.n875" 0 37.5585 13631 5308 0
rnode "VDD.t1134" 0 18.3158 13579 3915 0
rnode "VDD.t1049" 0 6.7639 13251 3915 0
rnode "VDD.t1916" 0 6.7639 13147 3915 0
rnode "VDD.n876" 0 22.5492 13199 3915 0
rnode "VDD.t891" 0 6.7639 12819 3915 0
rnode "VDD.t193" 0 6.7639 12715 3915 0
rnode "VDD.n877" 0 22.5492 12767 3915 0
rnode "VDD.t191" 0 25.6428 12387 3915 0
rnode "VDD.n878" 0 104.443 12983 4114 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VDD" 0 28.534 13197 4168 0
rnode "VDD.n879" 0 97.077 13605 4154 0
rnode "VDD.n880" 0 72.2787 13605 5346 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VDD" 0 28.534 13197 5362 0
rnode "VDD.n881" 0 57.6551 12983 5308 0
rnode "VDD.n882" 0 66.2758 12335 5308 0
rnode "VDD.n883" 0 32.4725 11875 5306 0
rnode "VDD.n884" 0 -2.57072 11744 5343 0
rnode "VDD.t1133" 0 214.331 13523 3915 0
rnode "VDD.t1048" 0 136.969 13307 3915 0
rnode "VDD.t1915" 0 136.969 13091 3915 0
rnode "VDD.t890" 0 136.969 12875 3915 0
rnode "VDD.t192" 0 136.969 12659 3915 0
rnode "VDD.t190" 0 214.331 12443 3915 0
rnode "VDD.n885" 0 261.52 13991 5708 0
rnode "VDD.t1042" 0 566.627 13983 6329 0
rnode "VDD.t1593" 0 519.34 13523 5948 0
rnode "VDD.t1591" 0 331.886 13307 5948 0
rnode "VDD.t48" 0 331.886 13091 5948 0
rnode "VDD.t52" 0 331.886 12875 5948 0
rnode "VDD.t73" 0 331.886 12659 5948 0
rnode "VDD.t71" 0 519.34 12443 5948 0
rnode "VDD.t80" 0 1134.46 11983 6497 0
rnode "VDD.t76" 0 433.271 11767 6497 0
rnode "VDD.t448" 0 293.512 10004 6552 0
rnode "VDD.t1060" 0 289.491 10007 5088 0
rnode "VDD.t200" 0 289.491 10220 6552 0
rnode "VDD.t1044" 0 60.3106 10223 5088 0
rnode "VDD.t1031" 0 19.7898 10495 4728 0
rnode "VDD.t1063" 0 16.6896 10495 5088 0
rnode "VDD.n886" 0 40.3461 10547 5088 0
rnode "VDD.t78" 0 21.2686 11391 4076 0
rnode "VDD.t79" 0 16.6896 11391 4560 0
rnode "VDD.n887" 0 68.8171 11443 4560 0
rnode "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VDD" 0 26.5225 11743 5352 0
rnode "VDD.n888" 0 72.3929 11135 5306 0
rnode "VDD.n889" 0 37.9455 10547 5310 0
rnode "VDD.t1045" 0 6.7639 10167 4728 0
rnode "VDD.t1061" 0 6.7639 10063 4728 0
rnode "VDD.n890" 0 16.8302 10115 4728 0
rnode "VDD.t1079" 0 6.7639 10167 5088 0
rnode "VDD.t1099" 0 6.7639 10063 5088 0
rnode "VDD.n891" 0 13.5278 10115 5088 0
rnode "VDD.n892" 0 27.7367 10115 5088 0
rnode "VDD.n893" 0 33.352 9989 5350 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.VDD" 0 5.85337 10066 5355 0
rnode "VDD.n894" 0 15.1746 10115 5310 0
rnode "VDD.n895" 0 6.3609 10265 5353 0
rnode "VDD.n896" 0 271.763 10265 5353 0
rnode "VDD.t198" 0 233.201 10436 6552 0
rnode "VDD.t1030" 0 1191.43 10439 5088 0
rnode "VDD.t77" 0 1737.53 11335 6497 0
rnode "VDD.t1712" 0 214.331 13523 7142 0
rnode "VDD.t1730" 0 136.969 13307 7142 0
rnode "VDD.t1397" 0 136.969 13091 7142 0
rnode "VDD.t1391" 0 136.969 12875 7142 0
rnode "VDD.t453" 0 136.969 12659 7142 0
rnode "VDD.t451" 0 214.331 12443 7142 0
rnode "VDD.t84" 0 151.131 11983 6981 0
rnode "VDD.t462" 0 72.4355 11767 6981 0
rnode "VDD.t443" 0 175.276 11335 6981 0
rnode "VDD.n897" 0 169.938 11659 6838 0
rnode "VDD.t75" 0 419.767 11551 6013 0
rnode "VDD.n898" 0 213.776 11658 6724 0
rnode "VDD.n899" 0 275.324 11659 4486 0
rnode "VDD.n900" 0 0 11659 4486 0
rnode "VDD.n901" 0 123.719 11744 5714 0
rnode "VDD.n902" 0 -2.57072 11744 5714 0
rnode "VDD.n903" 0 32.4725 11875 5751 0
rnode "VDD.n904" 0 56.2892 12335 5749 0
rnode "VDD.n905" 0 56.2999 12767 5756 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VDD" 0 21.5739 13197 5695 0
rnode "VDD.n906" 0 33.7325 13199 5756 0
rnode "VDD.t1713" 0 18.3158 13579 7142 0
rnode "VDD.t1731" 0 6.7639 13251 7142 0
rnode "VDD.t1398" 0 6.7639 13147 7142 0
rnode "VDD.n907" 0 14.9171 13199 7142 0
rnode "VDD.t1392" 0 6.7639 12819 7142 0
rnode "VDD.t454" 0 6.7639 12715 7142 0
rnode "VDD.n908" 0 14.9171 12767 7142 0
rnode "VDD.t452" 0 22.409 12387 7142 0
rnode "VDD.n909" 0 96.3352 12767 6950 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VDD" 0 21.5739 13197 6889 0
rnode "VDD.n910" 0 33.7325 13199 6950 0
rnode "VDD.n911" 0 96.9081 13605 6903 0
rnode "VDD.n912" 0 72.6363 13605 5711 0
rnode "VDD.t2014" 0 18.2183 13579 5948 0
rnode "VDD.n913" 0 38.3862 13645 5903 0
rnode "7b_counter_0.MDFF_5.VDD" 0 19.288 13991 5708 0
rnode "7b_counter_0.MDFF_5.mux_magic_0.VDD" 0 4.67341 14042 5707 0
rnode "VDD.n914" 0 15.2507 14091 5748 0
rnode "VDD.n915" 0 32.4548 14241 5704 0
rnode "VDD.n916" 0 34.0806 14241 5704 0
rnode "VDD.n917" 0 247.812 14241 5704 0
rnode "VDD.t1028" 0 930.341 14415 6329 0
rnode "VDD.t1095" 0 930.341 15117 6329 0
rnode "VDD.t1035" 0 6.7639 15493 4728 0
rnode "VDD.t1047" 0 6.7639 15389 4728 0
rnode "VDD.n918" 0 16.8302 15441 4728 0
rnode "VDD.t1065" 0 6.7639 15493 5088 0
rnode "VDD.t1080" 0 6.7639 15389 5088 0
rnode "VDD.n919" 0 13.5278 15441 5088 0
rnode "VDD.n920" 0 27.7367 15441 5088 0
rnode "VDD.t1583" 0 18.1574 15953 5109 0
rnode "VDD.t1859" 0 6.7639 16385 5109 0
rnode "VDD.t1582" 0 6.7639 16281 5109 0
rnode "VDD.n921" 0 14.9171 16333 5109 0
rnode "VDD.t36" 0 6.7639 16817 5109 0
rnode "VDD.t1850" 0 6.7639 16713 5109 0
rnode "VDD.n922" 0 14.9171 16765 5109 0
rnode "VDD.t34" 0 18.1574 17145 5109 0
rnode "VDD.t39" 0 21.2686 17493 4076 0
rnode "VDD.t42" 0 16.6896 17493 4560 0
rnode "VDD.n923" 0 70.9277 17441 4560 0
rnode "VDD.t41" 0 6.7639 17709 5044 0
rnode "VDD.t38" 0 6.7639 17605 5044 0
rnode "VDD.n924" 0 13.5278 17657 5044 0
rnode "VDD.n925" 0 36.1723 17657 5044 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VDD" 0 26.5225 17789 5352 0
rnode "VDD.t1129" 0 214.331 16009 3915 0
rnode "VDD.t1131" 0 136.969 16225 3915 0
rnode "VDD.t859" 0 136.969 16441 3915 0
rnode "VDD.t827" 0 136.969 16657 3915 0
rnode "VDD.t363" 0 136.969 16873 3915 0
rnode "VDD.t361" 0 214.331 17089 3915 0
rnode "VDD.t28" 0 519.34 16009 5948 0
rnode "VDD.t26" 0 331.886 16225 5948 0
rnode "VDD.t1700" 0 331.886 16441 5948 0
rnode "VDD.t1698" 0 331.886 16657 5948 0
rnode "VDD.t35" 0 331.886 16873 5948 0
rnode "VDD.t33" 0 519.34 17089 5948 0
rnode "VDD.t37" 0 1134.46 17549 6497 0
rnode "VDD.t40" 0 433.271 17765 6497 0
rnode "VDD.n926" 0 0 17873 6724 0
rnode "VDD.t235" 0 21.2686 18141 6981 0
rnode "VDD.t233" 0 16.6896 18141 6497 0
rnode "VDD.n927" 0 68.8171 18089 6497 0
rnode "VDD.t2165" 0 17.7843 19040 6552 0
rnode "VDD.t158" 0 6.7639 19472 6552 0
rnode "VDD.t2166" 0 6.7639 19368 6552 0
rnode "VDD.n928" 0 20.4253 19420 6552 0
rnode "VDD.n929" 0 59.7021 18988 6350 0
rnode "VDD.t153" 0 16.6896 19040 6068 0
rnode "VDD.n930" 0 17.9034 18988 6068 0
rnode "VDD.t157" 0 6.7639 19472 6068 0
rnode "VDD.t155" 0 6.7639 19368 6068 0
rnode "VDD.n931" 0 20.4253 19420 6068 0
rnode "VDD.n932" 0 39.1537 18988 5866 0
rnode "VDD.t1872" 0 47.0767 20148 6552 0
rnode "VDD.t1702" 0 6.7639 20580 6552 0
rnode "VDD.t1870" 0 6.7639 20476 6552 0
rnode "VDD.n933" 0 13.5278 20528 6552 0
rnode "VDD.n934" 0 57.6766 20528 6552 0
rnode "VDD.t1697" 0 16.6896 20580 6068 0
rnode "VDD.n935" 0 26.6648 20528 6068 0
rnode "VDD.t1798" 0 6.7639 20361 9132 0
rnode "VDD.t1733" 0 6.7639 20257 9132 0
rnode "VDD.n936" 0 14.9171 20309 9132 0
rnode "VDD.t346" 0 6.7639 20793 9132 0
rnode "VDD.t1788" 0 6.7639 20689 9132 0
rnode "VDD.n937" 0 14.9171 20741 9132 0
rnode "VDD.t344" 0 22.409 21121 9132 0
rnode "VDD.n938" 0 96.3352 20741 9324 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VDD" 0 21.5739 20311 9385 0
rnode "VDD.n939" 0 33.7325 20309 9324 0
rnode "VDD.t1717" 0 18.3158 19929 9132 0
rnode "VDD.n940" 0 44.4049 19903 9371 0
rnode "VDD.t178" 0 6.7639 20361 10326 0
rnode "VDD.t1557" 0 6.7639 20257 10326 0
rnode "VDD.n941" 0 14.9171 20309 10326 0
rnode "VDD.t2176" 0 6.7639 20793 10326 0
rnode "VDD.t180" 0 6.7639 20689 10326 0
rnode "VDD.n942" 0 14.9171 20741 10326 0
rnode "VDD.t2174" 0 18.1574 21121 10326 0
rnode "VDD.n943" 0 56.2892 21173 10525 0
rnode "VDD.n944" 0 56.2999 20741 10518 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VDD" 0 21.5739 20311 10579 0
rnode "VDD.n945" 0 33.7325 20309 10518 0
rnode "VDD.t1555" 0 18.1574 19929 10326 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.VDD" 0 21.3593 19466 10572 0
rnode "VDD.n946" 0 37.5585 19877 10525 0
rnode "VDD.n947" 0 32.8738 19903 10563 0
rnode "VDD.n948" 0 378.039 19866 9490 0
rnode "VDD.n949" 0 235.291 20528 5786 0
rnode "7b_counter_0.MDFF_6.tspc2_magic_0.VDD" 0 39.1258 19959 5729 0
rnode "VDD.t2164" 0 31.3306 19960 6068 0
rnode "VDD.t230" 0 421.066 17981 6013 0
rnode "VDD.t234" 0 195.308 18197 6981 0
rnode "VDD.t1706" 0 214.331 16009 7142 0
rnode "VDD.t1708" 0 136.969 16225 7142 0
rnode "VDD.t1780" 0 136.969 16441 7142 0
rnode "VDD.t1804" 0 136.969 16657 7142 0
rnode "VDD.t352" 0 136.969 16873 7142 0
rnode "VDD.t350" 0 214.331 17089 7142 0
rnode "VDD.t95" 0 168.403 17549 6981 0
rnode "VDD.t232" 0 80.7138 17765 6981 0
rnode "VDD.n950" 0 152.698 17873 6794 0
rnode "VDD.n951" 0 459.46 17873 6724 0
rnode "VDD.n952" 0 0 17873 6724 0
rnode "VDD.t231" 0 1737.53 18197 6497 0
rnode "VDD.t1093" 0 1191.43 19093 5088 0
rnode "VDD.t152" 0 233.201 19096 6552 0
rnode "VDD.t1033" 0 6.7639 19469 4728 0
rnode "VDD.t1092" 0 6.7639 19365 4728 0
rnode "VDD.n953" 0 16.8302 19417 4728 0
rnode "VDD.t1064" 0 6.7639 19469 5088 0
rnode "VDD.t1116" 0 6.7639 19365 5088 0
rnode "VDD.n954" 0 13.5278 19417 5088 0
rnode "VDD.n955" 0 27.7367 19417 5088 0
rnode "VDD.t1646" 0 18.1574 19929 5109 0
rnode "VDD.t275" 0 6.7639 20361 5109 0
rnode "VDD.t1648" 0 6.7639 20257 5109 0
rnode "VDD.n956" 0 14.9171 20309 5109 0
rnode "VDD.t277" 0 6.7639 20793 5109 0
rnode "VDD.t273" 0 6.7639 20689 5109 0
rnode "VDD.n957" 0 14.9171 20741 5109 0
rnode "VDD.t279" 0 18.1574 21121 5109 0
rnode "VDD.t359" 0 21.2686 21469 4076 0
rnode "VDD.t360" 0 16.6896 21469 4560 0
rnode "VDD.n958" 0 70.9277 21417 4560 0
rnode "VDD.t357" 0 6.7639 21685 5044 0
rnode "VDD.t355" 0 6.7639 21581 5044 0
rnode "VDD.n959" 0 13.5278 21633 5044 0
rnode "VDD.n960" 0 36.1723 21633 5044 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VDD" 0 6.92417 21765 5352 0
rnode "VDD.t2170" 0 470.286 22173 4560 0
rnode "VDD.t1127" 0 214.331 19985 3915 0
rnode "VDD.t1140" 0 136.969 20201 3915 0
rnode "VDD.t2054" 0 136.969 20417 3915 0
rnode "VDD.t2048" 0 136.969 20633 3915 0
rnode "VDD.t374" 0 136.969 20849 3915 0
rnode "VDD.t376" 0 214.331 21065 3915 0
rnode "VDD.t358" 0 405.502 21525 4560 0
rnode "VDD.t2167" 0 194.353 21741 4560 0
rnode "VDD.n961" 0 368.016 21849 4867 0
rnode "VDD.t1645" 0 241.701 19985 5109 0
rnode "VDD.t2162" 0 241.701 20176 6068 0
rnode "VDD.t1647" 0 31.3306 20201 5109 0
rnode "VDD.t1871" 0 241.701 20204 6552 0
rnode "VDD.t274" 0 241.701 20417 5109 0
rnode "VDD.t1869" 0 241.701 20420 6552 0
rnode "VDD.t272" 0 241.701 20633 5109 0
rnode "VDD.t1696" 0 241.701 20636 6552 0
rnode "VDD.t276" 0 480.047 20849 5109 0
rnode "VDD.t278" 0 749.059 21065 5109 0
rnode "VDD.t354" 0 633.21 21525 5044 0
rnode "VDD.t1429" 0 235.179 21648 6500 0
rnode "VDD.t356" 0 126.299 21741 5044 0
rnode "VDD.n962" 0 109.27 21764 5343 0
rnode "VDD.n963" 0 -2.57072 21764 5343 0
rnode "VDD.n964" 0 32.4725 21633 5306 0
rnode "VDD.n965" 0 56.2892 21173 5308 0
rnode "VDD.n966" 0 56.2999 20741 5301 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VDD" 0 21.5739 20311 5362 0
rnode "VDD.n967" 0 33.7325 20309 5301 0
rnode "VDD.t595" 0 47.0767 20148 1335 0
rnode "VDD.t937" 0 6.7639 20580 1335 0
rnode "VDD.t597" 0 6.7639 20476 1335 0
rnode "VDD.n968" 0 13.5278 20528 1335 0
rnode "VDD.n969" 0 57.6766 20528 1335 0
rnode "VDD.t933" 0 16.6896 20580 851 0
rnode "VDD.n970" 0 26.6648 20528 851 0
rnode "VDD.t569" 0 17.7843 19040 1335 0
rnode "VDD.t545" 0 6.7639 19472 1335 0
rnode "VDD.t572" 0 6.7639 19368 1335 0
rnode "VDD.n971" 0 20.4253 19420 1335 0
rnode "VDD.n972" 0 59.7021 18988 1133 0
rnode "VDD.t543" 0 16.6896 19040 851 0
rnode "VDD.n973" 0 17.9034 18988 851 0
rnode "VDD.t539" 0 6.7639 19472 851 0
rnode "VDD.t541" 0 6.7639 19368 851 0
rnode "VDD.n974" 0 20.4253 19420 851 0
rnode "VDD.n975" 0 39.1537 18988 649 0
rnode "VDD.n976" 0 95.5463 18988 569 0
rnode "VDD.t932" 0 469.879 20636 851 0
rnode "VDD.t570" 0 214.331 20176 851 0
rnode "VDD.t573" 0 69.4356 19960 851 0
rnode "VDD.t936" 0 383.891 20636 1335 0
rnode "VDD.t596" 0 133.959 20420 1335 0
rnode "VDD.t594" 0 103.955 20204 1335 0
rnode "VDD.t574" 0 129.766 19744 1335 0
rnode "VDD.t544" 0 133.959 19528 1335 0
rnode "VDD.t571" 0 91.4764 19312 1335 0
rnode "VDD.t536" 0 195.308 18197 1764 0
rnode "VDD.t1097" 0 214.331 16009 1925 0
rnode "VDD.t1102" 0 136.969 16225 1925 0
rnode "VDD.t2044" 0 136.969 16441 1925 0
rnode "VDD.t2036" 0 136.969 16657 1925 0
rnode "VDD.t634" 0 136.969 16873 1925 0
rnode "VDD.t636" 0 214.331 17089 1925 0
rnode "VDD.t695" 0 168.403 17549 1764 0
rnode "VDD.t100" 0 80.7138 17765 1764 0
rnode "VDD.n977" 0 152.698 17873 1577 0
rnode "VDD.t693" 0 209.62 17549 1280 0
rnode "VDD.t102" 0 100.469 17765 1280 0
rnode "VDD.n978" 0 179.038 17873 1507 0
rnode "VDD.t534" 0 379.239 18197 1280 0
rnode "VDD.t568" 0 321.253 19096 1335 0
rnode "VDD.t691" 0 75.7768 17765 796 0
rnode "VDD.t537" 0 21.2686 18141 1764 0
rnode "VDD.t535" 0 16.6896 18141 1280 0
rnode "VDD.n979" 0 68.8171 18089 1280 0
rnode "VDD.n980" 0 73.7497 18397 534 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VDD" 0 26.5225 17789 488 0
rnode "VDD.t696" 0 21.2686 17493 1764 0
rnode "VDD.t694" 0 16.6896 17493 1280 0
rnode "VDD.n981" 0 70.9277 17441 1280 0
rnode "VDD.t692" 0 6.7639 17709 796 0
rnode "VDD.t698" 0 6.7639 17605 796 0
rnode "VDD.n982" 0 13.5278 17657 796 0
rnode "VDD.n983" 0 36.1723 17657 796 0
rnode "VDD.t522" 0 18.1574 17145 731 0
rnode "VDD.t520" 0 6.7639 16817 731 0
rnode "VDD.t939" 0 6.7639 16713 731 0
rnode "VDD.n984" 0 14.9171 16765 731 0
rnode "VDD.t935" 0 6.7639 16385 731 0
rnode "VDD.t516" 0 6.7639 16281 731 0
rnode "VDD.n985" 0 14.9171 16333 731 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.VDD" 0 4.67341 15490 490 0
rnode "VDD.t1059" 0 6.7639 15493 1112 0
rnode "VDD.t1078" 0 6.7639 15389 1112 0
rnode "VDD.n986" 0 16.8302 15441 1112 0
rnode "VDD.t1108" 0 6.7639 15493 752 0
rnode "VDD.t1088" 0 6.7639 15389 752 0
rnode "VDD.n987" 0 13.5278 15441 752 0
rnode "VDD.n988" 0 27.71 15441 752 0
rnode "VDD.n989" 0 15.2507 15441 531 0
rnode "VDD.t1120" 0 19.7898 15061 1112 0
rnode "VDD.t1051" 0 16.6896 15061 752 0
rnode "VDD.n990" 0 47.5044 15009 752 0
rnode "VDD.n991" 0 34.0418 15243 491 0
rnode "VDD.n992" 0 9.28234 15291 487 0
rnode "VDD.n993" 0 34.0806 15291 487 0
rnode "VDD.t697" 0 214.331 17549 796 0
rnode "VDD.t521" 0 214.331 17089 731 0
rnode "VDD.t519" 0 136.969 16873 731 0
rnode "VDD.t938" 0 136.969 16657 731 0
rnode "VDD.t934" 0 136.969 16441 731 0
rnode "VDD.t515" 0 136.969 16225 731 0
rnode "VDD.t517" 0 214.331 16009 731 0
rnode "VDD.t1107" 0 148.383 15549 752 0
rnode "VDD.t1058" 0 149.561 15549 1112 0
rnode "VDD.t1077" 0 95.5772 15333 1112 0
rnode "VDD.t1119" 0 125.444 15117 1112 0
rnode "VDD.t1072" 0 149.561 13983 1112 0
rnode "VDD.t1111" 0 95.5772 14199 1112 0
rnode "VDD.t1056" 0 125.444 14415 1112 0
rnode "VDD.t1145" 0 79.2644 14199 752 0
rnode "VDD.n994" 0 16.5046 13991 491 0
rnode "VDD.t1057" 0 19.7898 14471 1112 0
rnode "VDD.t1055" 0 16.6896 14471 752 0
rnode "VDD.n995" 0 49.3985 14523 752 0
rnode "VDD.t1112" 0 6.7639 14143 1112 0
rnode "VDD.t1073" 0 6.7639 14039 1112 0
rnode "VDD.n996" 0 16.8302 14091 1112 0
rnode "VDD.t1146" 0 6.7639 14143 752 0
rnode "VDD.t1027" 0 6.7639 14039 752 0
rnode "VDD.n997" 0 13.5278 14091 752 0
rnode "VDD.n998" 0 27.71 14091 752 0
rnode "VDD.t1025" 0 6.7639 13251 731 0
rnode "VDD.t988" 0 6.7639 13147 731 0
rnode "VDD.n999" 0 14.9171 13199 731 0
rnode "VDD.t990" 0 6.7639 12819 731 0
rnode "VDD.t269" 0 6.7639 12715 731 0
rnode "VDD.n1000" 0 14.9171 12767 731 0
rnode "VDD.t271" 0 18.1574 12387 731 0
rnode "VDD.t643" 0 21.2686 12039 1764 0
rnode "VDD.t649" 0 16.6896 12039 1280 0
rnode "VDD.n1001" 0 70.9277 12091 1280 0
rnode "VDD.t645" 0 6.7639 11927 796 0
rnode "VDD.t647" 0 6.7639 11823 796 0
rnode "VDD.n1002" 0 13.5278 11875 796 0
rnode "VDD.n1003" 0 36.1723 11875 796 0
rnode "VDD.t1616" 0 21.2686 11391 1764 0
rnode "VDD.t1614" 0 16.6896 11391 1280 0
rnode "VDD.n1004" 0 68.8171 11443 1280 0
rnode "VDD.n1005" 0 73.7497 11135 534 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VDD" 0 26.5225 11743 488 0
rnode "VDD.n1006" 0 68.4845 13991 491 0
rnode "VDD.t1026" 0 148.383 13983 752 0
rnode "VDD.t1022" 0 214.331 13523 731 0
rnode "VDD.t1024" 0 136.969 13307 731 0
rnode "VDD.t987" 0 136.969 13091 731 0
rnode "VDD.t989" 0 136.969 12875 731 0
rnode "VDD.t268" 0 136.969 12659 731 0
rnode "VDD.t270" 0 214.331 12443 731 0
rnode "VDD.t644" 0 214.331 11983 796 0
rnode "VDD.t646" 0 75.7768 11767 796 0
rnode "VDD.t1109" 0 214.331 13523 1925 0
rnode "VDD.t1138" 0 136.969 13307 1925 0
rnode "VDD.t1835" 0 136.969 13091 1925 0
rnode "VDD.t1829" 0 136.969 12875 1925 0
rnode "VDD.t782" 0 136.969 12659 1925 0
rnode "VDD.t784" 0 214.331 12443 1925 0
rnode "VDD.t642" 0 168.403 11983 1764 0
rnode "VDD.t334" 0 80.7138 11767 1764 0
rnode "VDD.t1615" 0 195.308 11335 1764 0
rnode "VDD.t648" 0 237.099 11983 1280 0
rnode "VDD.t333" 0 113.639 11767 1280 0
rnode "VDD.n1007" 0 145.849 11659 1577 0
rnode "VDD.t1613" 0 371.586 11335 1280 0
rnode "VDD.t1624" 0 288.488 10004 1335 0
rnode "VDD.t1627" 0 288.488 10220 1335 0
rnode "VDD.t1622" 0 298.505 10436 1335 0
rnode "VDD.n1008" 0 514.195 10667 967 0
rnode "VDD.t332" 0 306.898 11335 796 0
rnode "VDD.t331" 0 102.41 11551 796 0
rnode "VDD.n1009" 0 174.831 11658 973 0
rnode "VDD.n1010" 0 26.2409 11744 497 0
rnode "VDD.n1011" 0 -2.57072 11744 497 0
rnode "VDD.n1012" 0 32.4725 11875 534 0
rnode "VDD.n1013" 0 56.2892 12335 532 0
rnode "VDD.n1014" 0 56.2999 12767 539 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VDD" 0 21.5739 13197 478 0
rnode "VDD.n1015" 0 33.7325 13199 539 0
rnode "VDD.t1110" 0 18.3158 13579 1925 0
rnode "VDD.t1139" 0 6.7639 13251 1925 0
rnode "VDD.t1836" 0 6.7639 13147 1925 0
rnode "VDD.n1016" 0 14.9171 13199 1925 0
rnode "VDD.t1830" 0 6.7639 12819 1925 0
rnode "VDD.t783" 0 6.7639 12715 1925 0
rnode "VDD.n1017" 0 14.9171 12767 1925 0
rnode "VDD.t785" 0 22.409 12387 1925 0
rnode "VDD.n1018" 0 96.3352 12767 1733 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VDD" 0 21.5739 13197 1672 0
rnode "VDD.n1019" 0 33.7325 13199 1733 0
rnode "VDD.n1020" 0 96.9081 13605 1686 0
rnode "VDD.n1021" 0 72.6363 13605 494 0
rnode "VDD.t1023" 0 18.2183 13579 731 0
rnode "VDD.n1022" 0 38.3862 13645 686 0
rnode "7b_counter_0.MDFF_4.VDD" 0 19.288 13991 491 0
rnode "7b_counter_0.MDFF_4.mux_magic_0.VDD" 0 4.67341 14042 490 0
rnode "VDD.n1023" 0 15.2507 14091 531 0
rnode "VDD.n1024" 0 32.4548 14241 487 0
rnode "VDD.n1025" 0 34.0806 14241 487 0
rnode "VDD.n1026" 0 68.4845 14241 487 0
rnode "VDD.t1054" 0 166.455 14415 752 0
rnode "VDD.n1027" 0 377.886 14766 973 0
rnode "VDD.t1050" 0 166.455 15117 752 0
rnode "VDD.n1028" 0 68.4845 15291 487 0
rnode "VDD.t1087" 0 79.2644 15333 752 0
rnode "VDD.n1029" 0 68.4845 15541 491 0
rnode "VDD.n1030" 0 16.5046 15541 491 0
rnode "7b_counter_0.MDFF_1.VDD" 0 19.2479 15541 491 0
rnode "VDD.t518" 0 18.2189 15953 731 0
rnode "VDD.n1031" 0 38.4398 15887 686 0
rnode "VDD.t2045" 0 6.7639 16385 1925 0
rnode "VDD.t1103" 0 6.7639 16281 1925 0
rnode "VDD.n1032" 0 14.9171 16333 1925 0
rnode "VDD.t635" 0 6.7639 16817 1925 0
rnode "VDD.t2037" 0 6.7639 16713 1925 0
rnode "VDD.n1033" 0 14.9171 16765 1925 0
rnode "VDD.t637" 0 22.409 17145 1925 0
rnode "VDD.n1034" 0 96.3352 16765 1733 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VDD" 0 21.5739 16335 1672 0
rnode "VDD.n1035" 0 33.7325 16333 1733 0
rnode "VDD.t1098" 0 18.3158 15953 1925 0
rnode "VDD.n1036" 0 96.9081 15927 1686 0
rnode "VDD.n1037" 0 72.6246 15927 494 0
rnode "VDD.n1038" 0 33.7325 16333 539 0
rnode "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VDD" 0 21.5739 16335 478 0
rnode "VDD.n1039" 0 56.2999 16765 539 0
rnode "VDD.n1040" 0 56.2892 17197 532 0
rnode "VDD.n1041" 0 32.4725 17657 534 0
rnode "VDD.n1042" 0 -2.57072 17788 497 0
rnode "VDD.n1043" 0 60.166 17788 497 0
rnode "VDD.t99" 0 129.677 17981 796 0
rnode "VDD.t101" 0 353.519 18197 796 0
rnode "VDD.t542" 0 328.472 19096 851 0
rnode "VDD.n1044" 0 135.464 19233 973 0
rnode "VDD.t540" 0 93.532 19312 851 0
rnode "VDD.t538" 0 136.969 19528 851 0
rnode "VDD.t575" 0 136.018 19744 851 0
rnode "VDD.n1045" 0 -83.2224 19957 513 0
rnode "VDD.n1046" 0 -85.1724 19957 513 0
rnode "7b_counter_0.MDFF_1.tspc2_magic_0.VDD" 0 39.1258 19959 512 0
rnode "VDD.n1047" 0 235.291 20528 569 0
rnode "VDD.t2055" 0 6.7639 20361 3915 0
rnode "VDD.t1141" 0 6.7639 20257 3915 0
rnode "VDD.n1048" 0 14.9171 20309 3915 0
rnode "VDD.t375" 0 6.7639 20793 3915 0
rnode "VDD.t2049" 0 6.7639 20689 3915 0
rnode "VDD.n1049" 0 14.9171 20741 3915 0
rnode "VDD.t377" 0 22.409 21121 3915 0
rnode "VDD.n1050" 0 96.3352 20741 4107 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VDD" 0 21.5739 20311 4168 0
rnode "VDD.n1051" 0 33.7325 20309 4107 0
rnode "VDD.t1128" 0 18.3158 19929 3915 0
rnode "VDD.n1052" 0 44.4049 19903 4154 0
rnode "VDD.n1053" 0 378.039 19866 4273 0
rnode "VDD.n1054" 0 32.8738 19903 5346 0
rnode "VDD.n1055" 0 37.5585 19877 5308 0
rnode "7b_counter_0.MDFF_1.mux_magic_2.VDD" 0 21.3593 19466 5355 0
rnode "VDD.n1056" 0 15.1746 19417 5310 0
rnode "VDD.t1094" 0 19.7898 19037 4728 0
rnode "VDD.t1121" 0 16.6896 19037 5088 0
rnode "VDD.n1057" 0 40.3461 18985 5088 0
rnode "VDD.t623" 0 21.2686 18141 4076 0
rnode "VDD.t622" 0 16.6896 18141 4560 0
rnode "VDD.n1058" 0 68.8171 18089 4560 0
rnode "VDD.n1059" 0 72.3929 18397 5306 0
rnode "VDD.n1060" 0 37.9455 18985 5310 0
rnode "VDD.n1061" 0 6.3609 19267 5353 0
rnode "VDD.n1062" 0 271.763 19267 5353 0
rnode "VDD.t1091" 0 60.3106 19309 5088 0
rnode "VDD.t154" 0 289.491 19312 6552 0
rnode "VDD.t1032" 0 289.491 19525 5088 0
rnode "VDD.t156" 0 293.512 19528 6552 0
rnode "VDD.t2163" 0 538.892 19744 6552 0
rnode "VDD.n1063" 0 83.8055 19957 5730 0
rnode "VDD.n1064" 0 -85.1724 19957 5730 0
rnode "VDD.n1065" 0 95.5463 18988 5786 0
rnode "VDD.n1066" 0 73.7497 18397 5751 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VDD" 0 26.5225 17789 5705 0
rnode "VDD.t96" 0 21.2686 17493 6981 0
rnode "VDD.t98" 0 16.6896 17493 6497 0
rnode "VDD.n1067" 0 70.9277 17441 6497 0
rnode "VDD.t94" 0 6.7639 17709 6013 0
rnode "VDD.t97" 0 6.7639 17605 6013 0
rnode "VDD.n1068" 0 13.5278 17657 6013 0
rnode "VDD.n1069" 0 36.1723 17657 6013 0
rnode "VDD.t92" 0 18.1574 17145 5948 0
rnode "VDD.t93" 0 6.7639 16817 5948 0
rnode "VDD.t1699" 0 6.7639 16713 5948 0
rnode "VDD.n1070" 0 14.9171 16765 5948 0
rnode "VDD.t1701" 0 6.7639 16385 5948 0
rnode "VDD.t27" 0 6.7639 16281 5948 0
rnode "VDD.n1071" 0 14.9171 16333 5948 0
rnode "VDD.t1781" 0 6.7639 16385 7142 0
rnode "VDD.t1709" 0 6.7639 16281 7142 0
rnode "VDD.n1072" 0 14.9171 16333 7142 0
rnode "VDD.t353" 0 6.7639 16817 7142 0
rnode "VDD.t1805" 0 6.7639 16713 7142 0
rnode "VDD.n1073" 0 14.9171 16765 7142 0
rnode "VDD.t351" 0 22.409 17145 7142 0
rnode "VDD.n1074" 0 96.3352 16765 6950 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VDD" 0 21.5739 16335 6889 0
rnode "VDD.n1075" 0 33.7325 16333 6950 0
rnode "VDD.t1707" 0 18.3158 15953 7142 0
rnode "VDD.n1076" 0 96.9081 15927 6903 0
rnode "VDD.n1077" 0 72.6246 15927 5711 0
rnode "VDD.n1078" 0 33.7325 16333 5756 0
rnode "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VDD" 0 21.5739 16335 5695 0
rnode "VDD.n1079" 0 56.2999 16765 5756 0
rnode "VDD.n1080" 0 56.2892 17197 5749 0
rnode "VDD.n1081" 0 32.4725 17657 5751 0
rnode "VDD.n1082" 0 -2.57072 17788 5714 0
rnode "VDD.n1083" 0 123.719 17788 5714 0
rnode "VDD.n1084" 0 -2.57072 17788 5343 0
rnode "VDD.n1085" 0 32.4725 17657 5306 0
rnode "VDD.n1086" 0 56.2892 17197 5308 0
rnode "VDD.n1087" 0 56.2999 16765 5301 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VDD" 0 21.5739 16335 5362 0
rnode "VDD.n1088" 0 33.7325 16333 5301 0
rnode "VDD.t364" 0 6.7639 16817 3915 0
rnode "VDD.t828" 0 6.7639 16713 3915 0
rnode "VDD.n1089" 0 22.5492 16765 3915 0
rnode "VDD.t860" 0 6.7639 16385 3915 0
rnode "VDD.t1132" 0 6.7639 16281 3915 0
rnode "VDD.n1090" 0 22.5492 16333 3915 0
rnode "VDD.t362" 0 25.6428 17145 3915 0
rnode "VDD.n1091" 0 104.443 16549 4114 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VDD" 0 28.534 16335 4168 0
rnode "VDD.t1130" 0 18.3158 15953 3915 0
rnode "VDD.n1092" 0 97.077 15927 4154 0
rnode "VDD.n1093" 0 72.1098 15927 5346 0
rnode "VDD.n1094" 0 37.5585 15901 5308 0
rnode "7b_counter_0.MDFF_1.mux_magic_3.VDD" 0 21.3593 15490 5355 0
rnode "VDD.n1095" 0 15.1746 15441 5310 0
rnode "VDD.t1096" 0 19.7898 15061 4728 0
rnode "VDD.t1122" 0 16.6896 15061 5088 0
rnode "VDD.n1096" 0 49.3985 15009 5088 0
rnode "VDD.n1097" 0 18.7546 15291 5353 0
rnode "VDD.n1098" 0 247.812 15291 5353 0
rnode "VDD.t1046" 0 302.686 15333 6329 0
rnode "VDD.n1099" 0 261.52 15541 5708 0
rnode "VDD.n1100" 0 16.5046 15541 5708 0
rnode "7b_counter_0.MDFF_6.VDD" 0 3.4683 15541 5708 0
rnode "VDD.n1101" 0 30.339 15547 5708 0
rnode "VDD.n1102" 0 3145.58 15547 5708 0
rnode "VDD.n1103" 0 1689.64 15154 11805 0
rnode "VDD.n1104" 0 15.4832 15154 11805 0
rnode "VDD.n1105" 0 17.552 15158 11920 0
rnode "VDD.n1106" 0 17.1374 15281 11810 0
rnode "VDD.n1107" 0 1.10796 15281 11810 0
rnode "VDD.n1108" 0 30.6844 15421 11812 0
rnode "VDD.n1109" 0 19.6251 15421 11812 0
rnode "VDD.n1110" 0 19.4869 15424 11929 0
rnode "VDD.n1111" 0 74.2333 15424 11929 0
rnode "VDD.n1112" 0 5517.95 15377 12195 0
rnode "VDD.n1113" 0 1797.8 22927 12122 0
rnode "VDD.n1114" 0 56.1924 22804 11936 0
rnode "VDD.n1115" 0 38.6417 22677 11931 0
rnode "VDD.n1116" 0 17.552 22681 12046 0
rnode "VDD.n1117" 0 32.0945 22947 12055 0
rnode "VDD.n1118" 0 28.4818 23091 12053 0
rnode "VDD.n1119" 0 28.993 23085 11934 0
rnode "VDD.n1120" 0 19.9015 23085 11934 0
rnode "VDD.n1121" 0 19.4869 22947 12055 0
rnode "VDD.n1122" 0 68.7563 22947 12055 0
rnode "VDD.n1123" 0 20.5309 22944 11938 0
rnode "VDD.n1124" 0 20.2418 22805 12049 0
rnode "VDD.n1125" 0 17.1374 22804 11936 0
rnode "VDD.n1126" 0 52.0942 22804 11936 0
rnode "VDD.n1127" 0 16.1548 22681 12046 0
rnode "VDD.n1128" 0 15.4832 22677 11931 0
rnode "VDD.n1129" 0 17.552 22681 12046 0
rnode "VDD.n1130" 0 15.5856 22681 12046 0
rnode "VDD.n1131" 0 15.9992 22805 12049 0
rnode "VDD.n1132" 0 19.3486 22805 12049 0
rnode "VDD.n1133" 0 19.6251 22944 11938 0
rnode "VDD.n1134" 0 4.90568 22944 11938 0
rnode "VDD.n1135" 0 1747.67 22951 11626 0
rnode "VDD.n1136" 0 1.66194 23099 -9880 0
rnode "VDD.n1137" 0 19.9055 23093 -9999 0
rnode "VDD.n1138" 0 19.4869 22955 -9878 0
rnode "VDD.n1139" 0 19.6251 22952 -9995 0
rnode "VDD.n1140" 0 19.3486 22813 -9884 0
rnode "VDD.n1141" 0 18.2564 22813 -9884 0
rnode "VDD.n1142" 0 32.0257 22713 -9948 0
rnode "VDD.n1143" 0 17.1374 22812 -9997 0
rnode "VDD.n1144" 0 17.552 22689 -9887 0
rnode "VDD.n1145" 0 27.9275 23099 -9880 0
rnode "VDD.n1146" 0 19.9015 23093 -9999 0
rnode "VDD.n1147" 0 28.993 23093 -9999 0
rnode "VDD.n1148" 0 68.7563 22955 -9878 0
rnode "VDD.n1149" 0 20.5309 22952 -9995 0
rnode "VDD.n1150" 0 19.3486 22813 -9884 0
rnode "VDD.n1151" 0 20.2418 22813 -9884 0
rnode "VDD.n1152" 0 52.0942 22812 -9997 0
rnode "VDD.n1153" 0 16.1548 22689 -9887 0
rnode "VDD.n1154" 0 15.609 22685 -10002 0
rnode "VDD.n1155" 0 17.7007 22689 -9887 0
rnode "VDD.n1156" 0 17.1374 22812 -9997 0
rnode "VDD.n1157" 0 48.7462 22812 -9997 0
rnode "VDD.n1158" 0 13.5719 22952 -9995 0
rnode "VDD.n1159" 0 19.6251 22952 -9995 0
rnode "VDD.n1160" 0 19.4869 22955 -9878 0
rnode "VDD.n1161" 0 4316.89 22955 -9878 0
rnode "VDD.n1162" 0 5960.49 22932 5705 0
rnode "VDD.n1163" 0 53.0472 22932 5705 0
rnode "7b_counter_0.NOR_gate_0.VDD" 0 84.5877 22005 5704 0
rnode "VDD.n1164" 0 93.5227 21933 5704 0
rnode "VDD.t2169" 0 160.053 21957 5044 0
rnode "VDD.t2131" 0 235.179 22080 6500 0
rnode "VDD.t2168" 0 235.179 22173 5044 0
rnode "VDD.t2130" 0 658.108 22296 6500 0
rnode "VDD.t1230" 0 483.498 22935 6411 0
rnode "VDD.n1165" 0 137.721 23086 5709 0
rnode "VDD.n1166" 0 10.7347 23086 5709 0
rnode "VDD.n1167" 0 6.95828 23086 5709 0
rnode "7b_counter_0.3_inp_NOR_0.VDD" 0 30.5828 23087 5707 0
rnode "VDD.n1168" 0 7.88 23193 5709 0
rnode "VDD.n1169" 0 113.471 23297 5709 0
rnode "VDD.t1673" 0 408.064 23367 6411 0
rnode "VDD.t1530" 0 418.265 23937 6500 0
rnode "VDD.n1170" 0 310.939 24023 5644 0
rnode "VDD.t706" 0 144.348 24175 4505 0
rnode "VDD.t1202" 0 195.672 24203 4989 0
rnode "VDD.t1201" 0 175.623 24419 4989 0
rnode "VDD.n1171" 0 21.51 24422 5327 0
rnode "VDD.n1172" 0 -85.1724 24422 5327 0
rnode "VDD.n1173" 0 95.5463 25391 5271 0
rnode "VDD.n1174" 0 73.7497 25982 5306 0
rnode "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VDD" 0 26.5225 26590 5352 0
rnode "VDD.n1175" 0 -2.57072 26591 5343 0
rnode "VDD.n1176" 0 135.925 26591 5343 0
rnode "VDD.t127" 0 159.604 26614 5044 0
rnode "VDD.t671" 0 518.591 26830 4739 0
rnode "VDD.t502" 0 1423.88 27060 5549 0
rnode "VDD.n1177" 0 354.217 28293 5735 0
rnode "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" 0 25.3031 28294 5735 0
rnode "VDD.n1178" 0 56.1596 28708 5773 0
rnode "VDD.n1179" 0 41.2642 28909 5765 0
rnode "VDD.n1180" 0 27.6223 29171 5688 0
rnode "VDD.n1181" 0 24.1918 29341 5765 0
rnode "VDD.n1182" 0 -10.9275 29358 5727 0
rnode "VDD.n1183" 0 176.997 29358 5727 0
rnode "VDD.t682" 0 230.102 29449 5982 0
rnode "VDD.t676" 0 142.531 29665 5982 0
rnode "VDD.n1184" 0 130.881 29895 5934 0
rnode "VDD.n1185" 0 314.521 30279 5938 0
rnode "VDD.t31" 0 321.61 30490 5990 0
rnode "VDD.t1457" 0 302.034 30509 5034 0
rnode "VDD.t32" 0 302.034 30706 5990 0
rnode "VDD.t1473" 0 58.7288 30725 5034 0
rnode "VDD.n1186" 0 293.716 30748 5333 0
rnode "VDD.n1187" 0 23.6761 30748 5333 0
rnode "OR_magic_1.VDD" 0 15.3823 30749 5342 0
rnode "VDD.n1188" 0 129.048 31023 5335 0
rnode "VDD.t1565" 0 6.7639 31268 2738 0
rnode "VDD.t1575" 0 6.7639 31164 2738 0
rnode "VDD.n1189" 0 15.1664 31216 2738 0
rnode "VDD.n1190" 0 35.9066 31216 2955 0
rnode "VDD.t1882" 0 116.433 32408 2738 0
rnode "VDD.t1883" 0 6.7639 32352 2738 0
rnode "VDD.t1887" 0 6.7639 32248 2738 0
rnode "VDD.n1191" 0 15.1664 32300 2738 0
rnode "VDD.t1879" 0 18.322 32680 2738 0
rnode "VDD.t255" 0 18.322 33871 2738 0
rnode "VDD.t249" 0 6.7639 34303 2738 0
rnode "VDD.t253" 0 6.7639 34199 2738 0
rnode "VDD.n1192" 0 15.1664 34251 2738 0
rnode "VDD.t251" 0 22.391 34631 2738 0
rnode "VDD.n1193" 0 95.0482 34251 2955 0
rnode "VDD.t1572" 0 116.433 35622 2737 0
rnode "VDD.t1573" 0 6.7639 35566 2737 0
rnode "VDD.t1577" 0 6.7639 35462 2737 0
rnode "VDD.n1194" 0 15.1664 35514 2737 0
rnode "VDD.t1569" 0 18.322 35894 2737 0
rnode "VDD.t1168" 0 18.322 37134 2745 0
rnode "VDD.t1164" 0 6.7639 37566 2745 0
rnode "VDD.t1166" 0 6.7639 37462 2745 0
rnode "VDD.n1195" 0 15.1664 37514 2745 0
rnode "VDD.t1162" 0 18.322 37894 2745 0
rnode "VDD.t1158" 0 18.4221 37945 1051 0
rnode "VDD.t1156" 0 6.7639 37617 1051 0
rnode "VDD.t1154" 0 6.7639 37513 1051 0
rnode "VDD.n1196" 0 15.1664 37565 1051 0
rnode "VDD.n1197" 0 35.8942 37565 834 0
rnode "VDD.t1157" 0 227.678 37889 1051 0
rnode "VDD.t1155" 0 103.398 37673 1051 0
rnode "VDD.t1876" 0 116.433 36349 1059 0
rnode "VDD.t1889" 0 18.322 36837 1059 0
rnode "VDD.t1160" 0 18.3127 37185 1051 0
rnode "VDD.n1198" 0 51.5205 37133 835 0
rnode "VDD.n1199" 0 59.2681 36889 842 0
rnode "divide_by_2_1.tg_magic_2.inverter_magic_0.VDD" 0 25.3031 36475 804 0
rnode "VDD.t1881" 0 6.7639 36509 1059 0
rnode "VDD.t1877" 0 6.7639 36405 1059 0
rnode "VDD.n1200" 0 15.1664 36457 1059 0
rnode "VDD.t1891" 0 18.322 36077 1059 0
rnode "VDD.t257" 0 18.322 34688 1051 0
rnode "VDD.n1201" 0 46.913 34740 834 0
rnode "VDD.t1890" 0 230.818 36133 1059 0
rnode "VDD.t776" 0 230.818 35673 1059 0
rnode "VDD.t777" 0 147.505 35457 1059 0
rnode "VDD.t778" 0 184.04 35241 1059 0
rnode "VDD.t262" 0 114.849 34200 1051 0
rnode "divide_by_2_1.inverter_magic_4.VDD" 0 18.5554 34326 796 0
rnode "VDD.t259" 0 6.7639 34360 1051 0
rnode "VDD.t263" 0 6.7639 34256 1051 0
rnode "VDD.n1202" 0 15.1664 34308 1051 0
rnode "VDD.t261" 0 18.322 33928 1051 0
rnode "VDD.t1579" 0 18.322 33623 1059 0
rnode "VDD.t1567" 0 6.7639 33295 1059 0
rnode "VDD.t1559" 0 6.7639 33191 1059 0
rnode "VDD.n1203" 0 15.1664 33243 1059 0
rnode "VDD.n1204" 0 43.0247 33243 842 0
rnode "divide_by_2_1.tg_magic_0.VDD" 0 1.03595 33257 788 0
rnode "VDD.t260" 0 213.305 33984 1051 0
rnode "VDD.t1578" 0 216.226 33567 1059 0
rnode "VDD.t1566" 0 104.824 33351 1059 0
rnode "VDD.t389" 0 230.818 32027 1059 0
rnode "VDD.t390" 0 147.505 32243 1059 0
rnode "VDD.t388" 0 230.818 32459 1059 0
rnode "VDD.t1560" 0 230.818 32919 1059 0
rnode "VDD.t1558" 0 116.433 33135 1059 0
rnode "VDD.n1205" 0 62.0214 33260 804 0
rnode "VDD.n1206" 0 -11.4884 33260 804 0
rnode "divide_by_2_1.tg_magic_0.inverter_magic_0.VDD" 0 25.3031 33261 804 0
rnode "VDD.n1207" 0 56.1596 33675 842 0
rnode "VDD.n1208" 0 48.8654 33876 834 0
rnode "VDD.n1209" 0 35.9066 34308 834 0
rnode "VDD.n1210" 0 -10.9275 34325 796 0
rnode "VDD.n1211" 0 61.0179 34325 796 0
rnode "VDD.t258" 0 103.398 34416 1051 0
rnode "VDD.t256" 0 168.918 34632 1051 0
rnode "VDD.n1212" 0 202.202 34918 774 0
rnode "divide_by_2_1.VDD" 0 45.1546 34918 774 0
rnode "VDD.n1213" 0 90.0036 36025 842 0
rnode "VDD.n1214" 0 43.0247 36457 842 0
rnode "divide_by_2_1.tg_magic_2.VDD" 0 1.03595 36471 788 0
rnode "VDD.n1215" 0 -11.4884 36474 804 0
rnode "VDD.n1216" 0 62.0214 36474 804 0
rnode "VDD.t1880" 0 104.824 36565 1059 0
rnode "VDD.t1888" 0 230.818 36781 1059 0
rnode "VDD.t1159" 0 227.678 37241 1051 0
rnode "VDD.t1153" 0 114.849 37457 1051 0
rnode "VDD.n1217" 0 61.0179 37582 796 0
rnode "VDD.n1218" 0 -10.9275 37582 796 0
rnode "divide_by_2_1.inverter_magic_3.VDD" 0 17.8841 37583 796 0
rnode "VDD.n1219" 0 134.973 37982 793 0
rnode "VDD.n1220" 0 141.428 37946 2962 0
rnode "VDD.n1221" 0 41.1212 37514 2962 0
rnode "VDD.t1161" 0 227.678 37838 2745 0
rnode "VDD.t1163" 0 114.849 37622 2745 0
rnode "VDD.t1568" 0 230.818 35838 2737 0
rnode "VDD.t378" 0 230.818 36298 2737 0
rnode "VDD.t379" 0 147.505 36514 2737 0
rnode "VDD.t380" 0 230.818 36730 2737 0
rnode "VDD.t1167" 0 227.678 37190 2745 0
rnode "VDD.t1165" 0 103.398 37406 2745 0
rnode "VDD.n1222" 0 61.0179 37497 3000 0
rnode "VDD.n1223" 0 -10.7184 37497 3000 0
rnode "divide_by_2_1.inverter_magic_2.VDD" 0 12.4477 37496 3000 0
rnode "VDD.t1926" 0 6.7639 32652 9055 0
rnode "VDD.t1928" 0 6.7639 32548 9055 0
rnode "VDD.n1224" 0 18.4309 32600 9055 0
rnode "VDD.t1930" 0 6.7639 32652 9531 0
rnode "VDD.t1931" 0 6.7639 32548 9531 0
rnode "VDD.n1225" 0 13.5278 32600 9531 0
rnode "VDD.n1226" 0 32.6537 32600 9531 0
rnode "VDD.n1227" 0 58.6359 32600 9765 0
rnode "VDD" 0 503.478 33355 9801 0
rnode "VDD.n1228" 0 494.509 37276 3059 0
rnode "VDD.n1229" 0 74.0776 37082 2962 0
rnode "VDD.n1230" 0 90.8376 35946 2954 0
rnode "VDD.n1231" 0 43.0247 35514 2954 0
rnode "divide_by_2_1.tg_magic_1.VDD" 0 1.03595 35500 3008 0
rnode "VDD.t1581" 0 22.0553 35134 2737 0
rnode "divide_by_2_1.tg_magic_1.inverter_magic_0.VDD" 0 74.2188 35496 2992 0
rnode "VDD.n1232" 0 -11.4884 35497 2992 0
rnode "VDD.n1233" 0 62.0214 35497 2992 0
rnode "VDD.t1576" 0 104.824 35406 2737 0
rnode "VDD.t1580" 0 283.776 35190 2737 0
rnode "VDD.t250" 0 283.492 34575 2738 0
rnode "VDD.t248" 0 116.235 34359 2738 0
rnode "VDD.t1878" 0 230.818 32624 2738 0
rnode "VDD.t1610" 0 230.818 33084 2738 0
rnode "VDD.t1611" 0 147.505 33300 2738 0
rnode "VDD.t1612" 0 214.099 33516 2738 0
rnode "VDD.t254" 0 213.738 33927 2738 0
rnode "VDD.t252" 0 104.645 34143 2738 0
rnode "VDD.n1234" 0 61.8948 34234 2993 0
rnode "VDD.n1235" 0 -10.6232 34234 2993 0
rnode "divide_by_2_1.inverter_magic_6.VDD" 0 25.5446 34233 2993 0
rnode "VDD.n1236" 0 86.5352 33819 2955 0
rnode "VDD.n1237" 0 89.368 32732 2955 0
rnode "VDD.n1238" 0 43.0247 32300 2955 0
rnode "divide_by_2_1.tg_magic_3.VDD" 0 1.03595 32286 3009 0
rnode "VDD.t1885" 0 18.322 31920 2738 0
rnode "VDD.t1563" 0 18.322 31596 2738 0
rnode "VDD.n1239" 0 50.8613 31648 2955 0
rnode "VDD.n1240" 0 58.8837 31868 2955 0
rnode "divide_by_2_1.tg_magic_3.inverter_magic_0.VDD" 0 25.3031 32282 2993 0
rnode "VDD.n1241" 0 -11.4884 32283 2993 0
rnode "VDD.n1242" 0 62.0214 32283 2993 0
rnode "VDD.t1886" 0 104.824 32192 2738 0
rnode "VDD.t1884" 0 222.623 31976 2738 0
rnode "VDD.t1562" 0 222.623 31540 2738 0
rnode "VDD.t1564" 0 116.433 31324 2738 0
rnode "VDD.t1570" 0 230.818 30892 2738 0
rnode "VDD.t1574" 0 104.824 31108 2738 0
rnode "VDD.n1243" 0 62.0214 31199 2993 0
rnode "VDD.n1244" 0 -10.9275 31199 2993 0
rnode "divide_by_2_1.inverter_magic_5.VDD" 0 18.4207 31198 2993 0
rnode "VDD.t1571" 0 18.3417 30836 2738 0
rnode "VDD.n1245" 0 44.5995 30787 2992 0
rnode "VDD.n1246" 0 -78.3625 30787 2992 0
rnode "VDD.n1247" 0 -108.312 32241 764 0
rnode "VDD.n1248" 0 69.5142 32277 -431 0
rnode "VDD.n1249" 0 36.111 32652 -513 0
rnode "VDD.t1938" 0 6.7639 33136 -1906 0
rnode "VDD.t1796" 0 6.7639 33032 -1906 0
rnode "VDD.n1250" 0 14.9171 33084 -1906 0
rnode "VDD.t926" 0 6.7639 33568 -1906 0
rnode "VDD.t1944" 0 6.7639 33464 -1906 0
rnode "VDD.n1251" 0 14.9171 33516 -1906 0
rnode "VDD.t924" 0 22.409 33896 -1906 0
rnode "VDD.n1252" 0 96.3352 33516 -1714 0
rnode "mux_magic_0.AND2_magic_1.VDD" 0 21.5739 33086 -1653 0
rnode "VDD.n1253" 0 33.7325 33084 -1714 0
rnode "VDD.t1812" 0 18.3158 32704 -1906 0
rnode "VDD.n1254" 0 96.9081 32678 -1667 0
rnode "VDD.n1255" 0 72.1098 32678 -475 0
rnode "VDD.n1256" 0 33.7325 33084 -520 0
rnode "mux_magic_0.AND2_magic_0.VDD" 0 21.5739 33086 -459 0
rnode "VDD.n1257" 0 56.2999 33516 -520 0
rnode "VDD.n1258" 0 56.2892 33948 -513 0
rnode "VDD.n1259" 0 32.4725 34408 -515 0
rnode "VDD.n1260" 0 -2.57072 34539 -478 0
rnode "VDD.n1261" 0 189.733 34539 -478 0
rnode "VDD.t399" 0 219.141 34516 -777 0
rnode "VDD.t610" 0 408.943 34300 -777 0
rnode "VDD.n1262" 0 356.736 34070 -681 0
rnode "VDD.t589" 0 141.408 33840 -712 0
rnode "VDD.t587" 0 136.969 33624 -712 0
rnode "VDD.t1149" 0 136.969 33408 -712 0
rnode "VDD.t1151" 0 136.969 33192 -712 0
rnode "VDD.t704" 0 136.969 32976 -712 0
rnode "VDD.t702" 0 214.331 32760 -712 0
rnode "VDD.t1776" 0 363.892 32300 -733 0
rnode "VDD.t1784" 0 138.882 32084 -733 0
rnode "VDD.t1778" 0 341.283 31868 -733 0
rnode "VDD.n1263" 0 102.565 32042 -468 0
rnode "VDD.n1264" 0 4.71372 32042 -468 0
rnode "VDD.t1810" 0 19.7898 31812 -1093 0
rnode "VDD.t1779" 0 16.6896 31812 -733 0
rnode "VDD.n1265" 0 45.2789 31760 -733 0
rnode "VDD.n1266" 0 109.502 31801 -461 0
rnode "VDD.t1209" 0 28.4585 30791 -746 0
rnode "VDD.t1215" 0 6.7639 30463 -746 0
rnode "VDD.t1213" 0 6.7639 30359 -746 0
rnode "VDD.n1267" 0 15.1664 30411 -746 0
rnode "VDD.t1211" 0 28.4863 30031 -746 0
rnode "VDD.n1268" 0 34.9393 30411 -529 0
rnode "DFF_magic_0.inverter_magic_2.VDD" 0 68.1578 30393 -491 0
rnode "VDD.t1208" 0 227.678 30735 -746 0
rnode "VDD.t1214" 0 114.849 30519 -746 0
rnode "VDD.t2156" 0 104.645 27040 -753 0
rnode "VDD.t2155" 0 6.7639 27200 -753 0
rnode "VDD.t2157" 0 6.7639 27096 -753 0
rnode "VDD.n1269" 0 15.1664 27148 -753 0
rnode "VDD.t2151" 0 22.391 27528 -753 0
rnode "VDD.n1270" 0 95.0482 27148 -536 0
rnode "VDD.t2153" 0 18.322 26768 -753 0
rnode "VDD.t962" 0 18.322 25577 -753 0
rnode "VDD.t966" 0 6.7639 25249 -753 0
rnode "VDD.t1893" 0 6.7639 25145 -753 0
rnode "VDD.n1271" 0 15.1664 25197 -753 0
rnode "VDD.t968" 0 18.322 24817 -753 0
rnode "VDD.t838" 0 18.322 24493 -753 0
rnode "VDD.n1272" 0 50.8613 24545 -536 0
rnode "VDD.n1273" 0 58.8837 24765 -536 0
rnode "DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" 0 25.3031 25179 -498 0
rnode "VDD.t2152" 0 213.738 26824 -753 0
rnode "VDD.t228" 0 214.099 26413 -753 0
rnode "VDD.t229" 0 147.505 26197 -753 0
rnode "VDD.t227" 0 230.818 25981 -753 0
rnode "VDD.t961" 0 230.818 25521 -753 0
rnode "VDD.t965" 0 116.433 25305 -753 0
rnode "VDD.t837" 0 219.653 24437 -753 0
rnode "VDD.t967" 0 222.676 24873 -753 0
rnode "VDD.t1892" 0 104.824 25089 -753 0
rnode "VDD.n1274" 0 62.0214 25180 -498 0
rnode "VDD.n1275" 0 -11.4884 25180 -498 0
rnode "DFF_magic_0.tg_magic_3.VDD" 0 1.03595 25183 -482 0
rnode "VDD.n1276" 0 43.0247 25197 -536 0
rnode "VDD.n1277" 0 89.368 25629 -536 0
rnode "VDD.n1278" 0 86.5352 26716 -536 0
rnode "DFF_magic_0.inverter_magic_6.VDD" 0 25.5446 27130 -498 0
rnode "VDD.n1279" 0 -10.6232 27131 -498 0
rnode "VDD.n1280" 0 61.8948 27131 -498 0
rnode "VDD.t2154" 0 116.235 27256 -753 0
rnode "VDD.t2150" 0 283.492 27472 -753 0
rnode "VDD.t885" 0 283.776 28087 -754 0
rnode "VDD.t833" 0 104.824 28303 -754 0
rnode "VDD.t824" 0 6.7639 28463 -754 0
rnode "VDD.t834" 0 6.7639 28359 -754 0
rnode "VDD.n1281" 0 15.1664 28411 -754 0
rnode "VDD.t1918" 0 18.322 28791 -754 0
rnode "VDD.n1282" 0 103.562 28843 -537 0
rnode "VDD.n1283" 0 43.0247 28411 -537 0
rnode "DFF_magic_0.tg_magic_1.VDD" 0 1.03595 28397 -483 0
rnode "VDD.t886" 0 22.0553 28031 -754 0
rnode "DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" 0 74.2188 28393 -499 0
rnode "VDD.n1284" 0 -11.4884 28394 -499 0
rnode "VDD.n1285" 0 62.0214 28394 -499 0
rnode "VDD.t823" 0 116.433 28519 -754 0
rnode "VDD.t1917" 0 230.818 28735 -754 0
rnode "VDD.t89" 0 230.818 29195 -754 0
rnode "VDD.t90" 0 147.505 29411 -754 0
rnode "VDD.t91" 0 230.818 29627 -754 0
rnode "VDD.t1210" 0 227.678 30087 -746 0
rnode "VDD.t1212" 0 103.398 30303 -746 0
rnode "VDD.n1286" 0 61.0179 30394 -491 0
rnode "VDD.n1287" 0 -10.5605 30394 -491 0
rnode "VDD.n1288" 0 34.1618 30417 -516 0
rnode "VDD.n1289" 0 214.861 30507 -475 0
rnode "VDD.n1290" 0 137.299 30879 -2698 0
rnode "DFF_magic_0.inverter_magic_3.VDD" 0 17.8841 30480 -2695 0
rnode "VDD.t1470" 0 227.678 30786 -2440 0
rnode "VDD.t1459" 0 103.398 30570 -2440 0
rnode "VDD.t969" 0 230.818 29678 -2432 0
rnode "VDD.t1466" 0 227.678 30138 -2440 0
rnode "VDD.t1461" 0 114.849 30354 -2440 0
rnode "VDD.n1291" 0 61.0179 30479 -2695 0
rnode "VDD.n1292" 0 -10.9275 30479 -2695 0
rnode "VDD.n1293" 0 35.8942 30462 -2657 0
rnode "VDD.n1294" 0 51.5205 30030 -2656 0
rnode "VDD.n1295" 0 59.2681 29786 -2649 0
rnode "DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" 0 25.3031 29372 -2687 0
rnode "VDD.t960" 0 6.7639 29406 -2432 0
rnode "VDD.t958" 0 6.7639 29302 -2432 0
rnode "VDD.n1296" 0 15.1664 29354 -2432 0
rnode "VDD.n1297" 0 43.0247 29354 -2649 0
rnode "DFF_magic_0.tg_magic_2.VDD" 0 1.03595 29368 -2703 0
rnode "VDD.n1298" 0 -11.4884 29371 -2687 0
rnode "VDD.n1299" 0 62.0214 29371 -2687 0
rnode "VDD.t957" 0 116.433 29246 -2432 0
rnode "VDD.t963" 0 230.818 29030 -2432 0
rnode "VDD.t1206" 0 230.818 28570 -2432 0
rnode "VDD.t1205" 0 147.505 28354 -2432 0
rnode "VDD.t1207" 0 184.04 28138 -2432 0
rnode "VDD.t788" 0 168.918 27529 -2440 0
rnode "VDD.n1300" 0 202.202 27815 -2717 0
rnode "DFF_magic_0.VDD" 0 45.1546 27815 -2717 0
rnode "VDD.n1301" 0 46.913 27637 -2657 0
rnode "DFF_magic_0.inverter_magic_4.VDD" 0 18.5554 27223 -2695 0
rnode "VDD.t793" 0 6.7639 27257 -2440 0
rnode "VDD.t791" 0 6.7639 27153 -2440 0
rnode "VDD.n1302" 0 15.1664 27205 -2440 0
rnode "VDD.t787" 0 18.322 26825 -2440 0
rnode "VDD.t895" 0 18.322 26520 -2432 0
rnode "VDD.n1303" 0 56.1596 26572 -2649 0
rnode "VDD.n1304" 0 48.8654 26773 -2657 0
rnode "VDD.n1305" 0 35.9066 27205 -2657 0
rnode "VDD.n1306" 0 -10.9275 27222 -2695 0
rnode "VDD.n1307" 0 61.0179 27222 -2695 0
rnode "VDD.t790" 0 114.849 27097 -2440 0
rnode "VDD.t786" 0 213.305 26881 -2440 0
rnode "VDD.t894" 0 216.226 26464 -2432 0
rnode "VDD.t873" 0 104.824 26248 -2432 0
rnode "VDD.t738" 0 230.818 24924 -2432 0
rnode "VDD.t736" 0 147.505 25140 -2432 0
rnode "VDD.t737" 0 230.818 25356 -2432 0
rnode "VDD.t839" 0 230.818 25816 -2432 0
rnode "VDD.t819" 0 116.433 26032 -2432 0
rnode "VDD.n1308" 0 62.0214 26157 -2687 0
rnode "VDD.n1309" 0 -11.4884 26157 -2687 0
rnode "DFF_magic_0.tg_magic_0.VDD" 0 1.03595 26154 -2703 0
rnode "VDD.n1310" 0 43.0247 26140 -2649 0
rnode "VDD.n1311" 0 -141.053 25708 -2649 0
rnode "VDD.n1312" 0 -114.529 23684 -499 0
rnode "DFF_magic_0.inverter_magic_5.VDD" 0 18.4207 24095 -498 0
rnode "VDD.n1313" 0 -10.9275 24096 -498 0
rnode "VDD.n1314" 0 61.0179 24096 -498 0
rnode "VDD.t815" 0 103.398 24005 -753 0
rnode "VDD.t853" 0 545.618 23789 -753 0
rnode "VDD.t1015" 0 545.618 22385 -753 0
rnode "VDD.t1011" 0 114.849 22169 -753 0
rnode "VDD.t863" 0 230.818 20385 -761 0
rnode "VDD.t1020" 0 230.818 20845 -761 0
rnode "VDD.t1019" 0 147.505 21061 -761 0
rnode "VDD.t1021" 0 230.818 21277 -761 0
rnode "VDD.t1017" 0 227.678 21737 -753 0
rnode "VDD.t1013" 0 103.398 21953 -753 0
rnode "VDD.n1315" 0 61.0179 22044 -498 0
rnode "VDD.n1316" 0 -10.5605 22044 -498 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VDD" 0 68.1578 22043 -498 0
rnode "VDD.n1317" 0 103.562 20493 -544 0
rnode "VDD.n1318" 0 43.0247 20061 -544 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_1.VDD" 0 1.03595 20047 -490 0
rnode "VDD.t822" 0 22.0553 19681 -761 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" 0 74.2188 20043 -506 0
rnode "VDD.n1319" 0 -11.4884 20044 -506 0
rnode "VDD.n1320" 0 62.0214 20044 -506 0
rnode "VDD.t1896" 0 104.824 19953 -761 0
rnode "VDD.t821" 0 283.776 19737 -761 0
rnode "VDD.t798" 0 283.492 19122 -760 0
rnode "VDD.t800" 0 116.235 18906 -760 0
rnode "VDD.t1494" 0 230.818 17171 -760 0
rnode "VDD.t149" 0 230.818 17631 -760 0
rnode "VDD.t150" 0 147.505 17847 -760 0
rnode "VDD.t151" 0 214.099 18063 -760 0
rnode "VDD.t794" 0 213.738 18474 -760 0
rnode "VDD.t796" 0 104.645 18690 -760 0
rnode "VDD.n1321" 0 61.8948 18781 -505 0
rnode "VDD.n1322" 0 -10.6232 18781 -505 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VDD" 0 25.5446 18780 -505 0
rnode "VDD.n1323" 0 86.5352 18366 -543 0
rnode "VDD.n1324" 0 89.368 17279 -543 0
rnode "VDD.n1325" 0 43.0247 16847 -543 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.VDD" 0 1.03595 16833 -489 0
rnode "VDD.t1501" 0 18.322 16467 -760 0
rnode "VDD.t1914" 0 18.322 16143 -760 0
rnode "VDD.n1326" 0 50.8613 16195 -543 0
rnode "VDD.n1327" 0 58.8837 16415 -543 0
rnode "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" 0 25.3031 16829 -505 0
rnode "VDD.n1328" 0 -11.4884 16830 -505 0
rnode "VDD.n1329" 0 62.0214 16830 -505 0
rnode "VDD.t1498" 0 104.824 16739 -760 0
rnode "VDD.t1500" 0 222.676 16523 -760 0
rnode "VDD.t1913" 0 219.653 16087 -760 0
rnode "VDD.t1911" 0 114.849 15871 -760 0
rnode "VDD.t857" 0 227.678 15439 -760 0
rnode "VDD.t817" 0 103.398 15655 -760 0
rnode "VDD.n1330" 0 61.0179 15746 -505 0
rnode "VDD.n1331" 0 -10.9275 15746 -505 0
rnode "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VDD" 0 18.4207 15745 -505 0
rnode "VDD.t858" 0 18.3417 15383 -760 0
rnode "VDD.n1332" 0 44.6 15334 -506 0
rnode "VDD.n1333" 0 -178.123 15333 -546 0
rnode "VDD.t219" 0 27.971 14489 -718 0
rnode "VDD.n1334" 0 43.2914 14597 -718 0
rnode "VDD.n1335" 0 31.5094 14598 -532 0
rnode "VDD.n1336" 0 44.8923 14381 -532 0
rnode "VDD.n1337" 0 27.2445 14037 -532 0
rnode "p2_gen_magic_0.3_inp_AND_magic_0.VDD" 0 9.44901 13920 -493 0
rnode "VDD.t125" 0 6.7639 11596 -1200 0
rnode "VDD.t308" 0 6.7639 11492 -1200 0
rnode "VDD.n1338" 0 29.826 11544 -1200 0
rnode "VDD.t741" 0 6.7639 12028 -1200 0
rnode "VDD.t2070" 0 6.7639 11924 -1200 0
rnode "VDD.n1339" 0 13.5278 11976 -1200 0
rnode "VDD.n1340" 0 39.2934 11976 -1200 0
rnode "VDD.t126" 0 6.7639 11596 -770 0
rnode "VDD.t307" 0 6.7639 11492 -770 0
rnode "VDD.n1341" 0 29.0148 11544 -770 0
rnode "VDD.n1342" 0 37.6501 11975 -777 0
rnode "VDD.t740" 0 6.7639 12028 -770 0
rnode "VDD.t2071" 0 6.7639 11924 -770 0
rnode "VDD.n1343" 0 13.5278 11976 -770 0
rnode "VDD.n1344" 0 8.04177 11976 -770 0
rnode "VDD.n1345" 0 27.2445 11976 -532 0
rnode "VDD.n1346" 0 45.4405 12320 -532 0
rnode "VDD.t213" 0 27.971 12428 -718 0
rnode "VDD.t215" 0 34.7312 12484 -718 0
rnode "VDD.n1347" 0 44.9891 12536 -718 0
rnode "VDD.n1348" 0 74.425 12537 -532 0
rnode "VDD.n1349" 0 65.1965 13831 -494 0
rnode "VDD.n1350" 0 99.6142 13831 -494 0
rnode "VDD.t121" 0 197.636 13713 -770 0
rnode "VDD.t742" 0 760.366 13497 -770 0
rnode "VDD.t214" 0 835.558 12428 -718 0
rnode "VDD.t739" 0 331.315 12084 -770 0
rnode "VDD.t2069" 0 185.802 11868 -770 0
rnode "VDD.t306" 0 400.006 11436 -770 0
rnode "VDD.t124" 0 197.636 11652 -770 0
rnode "VDD.n1351" 0 99.6142 11770 -494 0
rnode "VDD.n1352" 0 21.6749 11770 -494 0
rnode "p2_gen_magic_0.VDD" 0 140.274 10891 -467 0
rnode "VDD.n1353" 0 75.9057 10168 -629 0
rnode "VDD.n1354" 0 99.8894 8895 -727 0
rnode "VDD.n1355" 0 13.1143 8508 -693 0
rnode "VDD.n1356" 0 193.277 8508 -693 0
rnode "VDD.t1257" 0 146.509 8289 -961 0
rnode "VDD.t1238" 0 114.849 8073 -961 0
rnode "VDD.t2058" 0 301.1 6963 -961 0
rnode "VDD.t1255" 0 301.1 7641 -961 0
rnode "VDD.t1247" 0 103.398 7857 -961 0
rnode "VDD.n1357" 0 61.0179 7948 -706 0
rnode "VDD.n1358" 0 20.1372 7948 -706 0
rnode "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD" 0 75.4597 7947 -706 0
rnode "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD" 0 51.7635 6621 -706 0
rnode "VDD.n1359" 0 63.7286 6622 -706 0
rnode "VDD.n1360" 0 61.0179 6622 -706 0
rnode "VDD.t2038" 0 103.398 6531 -961 0
rnode "VDD.t2050" 0 229.878 6315 -961 0
rnode "VDD.t372" 0 409.363 5846 -930 0
rnode "VDD.t373" 0 259.137 5630 -930 0
rnode "VDD.t325" 0 259.137 5414 -930 0
rnode "VDD.t323" 0 310.025 5198 -930 0
rnode "VDD.t1839" 0 146.509 4700 -961 0
rnode "VDD.n1361" 0 193.277 4919 -693 0
rnode "VDD.n1362" 0 35.0238 4919 -693 0
rnode "p2_gen_magic_0.xnor_magic_4.VDD" 0 31.8684 4918 -689 0
rnode "VDD.n1363" 0 20.1372 4359 -706 0
rnode "VDD.n1364" 0 61.0179 4359 -706 0
rnode "VDD.t1855" 0 103.398 4268 -961 0
rnode "VDD.t1837" 0 269.441 4052 -961 0
rnode "VDD.t2088" 0 269.441 3468 -961 0
rnode "VDD.t2092" 0 114.849 3252 -961 0
rnode "VDD.t804" 0 259.137 1919 -930 0
rnode "VDD.t547" 0 259.137 2135 -930 0
rnode "VDD.t546" 0 409.363 2351 -930 0
rnode "VDD.t2086" 0 229.878 2820 -961 0
rnode "VDD.t2072" 0 103.398 3036 -961 0
rnode "VDD.n1365" 0 61.0179 3127 -706 0
rnode "VDD.n1366" 0 58.3793 3127 -706 0
rnode "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD" 0 73.6562 3126 -706 0
rnode "VDD.n1367" 0 102.239 1811 -727 0
rnode "VDD.n1368" 0 13.1143 1424 -693 0
rnode "VDD.n1369" 0 193.277 1424 -693 0
rnode "VDD.t1674" 0 146.509 1205 -961 0
rnode "VDD.t1682" 0 114.849 989 -961 0
rnode "VDD.t1678" 0 227.678 557 -961 0
rnode "VDD.t1671" 0 103.398 773 -961 0
rnode "VDD.n1370" 0 61.0179 864 -706 0
rnode "VDD.n1371" 0 20.1372 864 -706 0
rnode "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD" 0 1.36579 863 -706 0
rnode "VDD.n1372" 0 183.46 840 -727 0
rnode "VDD.n1373" 0 473.66 431 -4155 0
rnode "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD" 0 27.7129 845 -4193 0
rnode "VDD.n1374" 0 -10.5303 846 -4193 0
rnode "VDD.n1375" 0 61.0179 846 -4193 0
rnode "VDD.t2137" 0 114.849 971 -3938 0
rnode "VDD.t2142" 0 146.509 1187 -3938 0
rnode "VDD.n1376" 0 193.277 1406 -4206 0
rnode "VDD.n1377" 0 17.7809 1406 -4206 0
rnode "VDD.n1378" 0 78.4786 1793 -4172 0
rnode "VDD.n1379" 0 102.669 2694 -4155 0
rnode "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD" 0 27.9545 3108 -4193 0
rnode "VDD.n1380" 0 -10.5186 3109 -4193 0
rnode "VDD.n1381" 0 61.0179 3109 -4193 0
rnode "VDD.t1806" 0 114.849 3234 -3938 0
rnode "VDD.t1791" 0 269.441 3450 -3938 0
rnode "VDD.t1431" 0 269.441 4034 -3938 0
rnode "VDD.t1444" 0 103.398 4250 -3938 0
rnode "VDD.n1382" 0 61.0179 4341 -4193 0
rnode "VDD.n1383" 0 -10.5303 4341 -4193 0
rnode "VDD.n1384" 0 45.7313 4358 -4155 0
rnode "VDD.n1385" 0 58.6306 4790 -4152 0
rnode "p2_gen_magic_0.xnor_magic_5.VDD" 0 7.6059 4900 -4210 0
rnode "VDD.n1386" 0 17.7809 4901 -4206 0
rnode "VDD.n1387" 0 193.277 4901 -4206 0
rnode "VDD.t173" 0 310.025 5180 -3485 0
rnode "VDD.t175" 0 259.137 5396 -3485 0
rnode "VDD.t108" 0 259.137 5612 -3485 0
rnode "VDD.t107" 0 409.363 5828 -3485 0
rnode "VDD.t1961" 0 229.878 6297 -3938 0
rnode "VDD.t1957" 0 103.398 6513 -3938 0
rnode "VDD.n1388" 0 61.0179 6604 -4193 0
rnode "VDD.n1389" 0 -10.5186 6604 -4193 0
rnode "VDD.n1390" 0 46.0757 6621 -4155 0
rnode "VDD.n1391" 0 75.2692 7053 -4155 0
rnode "VDD.n1392" 0 73.705 7413 -4155 0
rnode "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD" 0 27.7129 7827 -4193 0
rnode "VDD.n1393" 0 -10.5303 7828 -4193 0
rnode "VDD.n1394" 0 61.0179 7828 -4193 0
rnode "VDD.t2012" 0 114.849 7953 -3938 0
rnode "VDD.t2007" 0 146.509 8169 -3938 0
rnode "VDD.n1395" 0 193.277 8388 -4206 0
rnode "VDD.n1396" 0 17.7809 8388 -4206 0
rnode "VDD.n1397" 0 78.4786 8775 -4172 0
rnode "VDD.n1398" 0 102.669 9676 -4155 0
rnode "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD" 0 27.9545 10090 -4193 0
rnode "VDD.n1399" 0 -10.5186 10091 -4193 0
rnode "VDD.n1400" 0 61.0179 10091 -4193 0
rnode "VDD.t1825" 0 114.849 10216 -3938 0
rnode "VDD.t1821" 0 321.982 10432 -3938 0
rnode "VDD.t1548" 0 321.982 11172 -3938 0
rnode "VDD.t1534" 0 103.398 11388 -3938 0
rnode "VDD.n1401" 0 61.0179 11479 -4193 0
rnode "VDD.n1402" 0 -10.5303 11479 -4193 0
rnode "VDD.n1403" 0 45.7313 11496 -4155 0
rnode "VDD.n1404" 0 58.6306 11928 -4152 0
rnode "p2_gen_magic_0.xnor_magic_2.VDD" 0 7.6059 12038 -4210 0
rnode "VDD.n1405" 0 17.7721 12039 -4206 0
rnode "VDD.n1406" 0 193.277 12039 -4206 0
rnode "VDD.t138" 0 310.025 12318 -3485 0
rnode "VDD.t140" 0 259.137 12534 -3485 0
rnode "VDD.t407" 0 259.137 12750 -3485 0
rnode "VDD.t408" 0 409.363 12966 -3485 0
rnode "VDD.t1175" 0 229.878 13435 -3938 0
rnode "VDD.t1185" 0 103.398 13651 -3938 0
rnode "VDD.n1407" 0 61.0179 13742 -4193 0
rnode "VDD.n1408" 0 -10.5186 13742 -4193 0
rnode "VDD.n1409" 0 46.0757 13759 -4155 0
rnode "VDD.n1410" 0 72.6107 14191 -4155 0
rnode "VDD.n1411" 0 58.7543 14592 -4171 0
rnode "VDD.n1412" 0 34.9258 15024 -4164 0
rnode "p2_gen_magic_0.AND2_magic_1.VDD" 0 21.5739 15026 -4225 0
rnode "VDD.n1413" 0 38.4354 15456 -4164 0
rnode "VDD.n1414" 0 31.6257 15492 -4214 0
rnode "VDD.n1415" 0 2890.99 15492 -4214 0
rnode "VDD.n1416" 0 1577.73 15424 -9908 0
rnode "VDD.n1417" 0 28.993 15562 -10029 0
rnode "VDD.n1418" 0 19.9015 15562 -10029 0
rnode "VDD.n1419" 0 17.552 15158 -9917 0
rnode "VDD.n1420" 0 17.552 15158 -9917 0
rnode "VDD.n1421" 0 19.4869 15424 -9908 0
rnode "VDD.n1422" 0 68.7563 15424 -9908 0
rnode "VDD.n1423" 0 20.5309 15421 -10025 0
rnode "VDD.n1424" 0 20.2418 15282 -9914 0
rnode "VDD.n1425" 0 17.1374 15281 -10027 0
rnode "VDD.n1426" 0 52.0942 15281 -10027 0
rnode "VDD.n1427" 0 16.1548 15158 -9917 0
rnode "VDD.n1428" 0 15.487 15154 -10032 0
rnode "VDD.n1429" 0 31.018 15562 -10029 0
rnode "VDD.n1430" 0 19.9015 15562 -10029 0
rnode "VDD.n1431" 0 27.9275 15568 -9910 0
rnode "VDD.n1432" 0 1.66194 15568 -9910 0
rnode "VDD.n1433" 0 1.93835 15282 -9914 0
rnode "VDD.n1434" 0 19.3486 15282 -9914 0
rnode "VDD.n1435" 0 19.6251 15421 -10025 0
rnode "VDD.n1436" 0 21.0512 15421 -10025 0
rnode "VDD.n1437" 0 2577.1 15139 -9951 0
rnode "VDD.n1438" 0 28.993 5676 -10111 0
rnode "VDD.n1439" 0 27.9275 5682 -9992 0
rnode "VDD.n1440" 0 1499.02 5682 -9992 0
rnode "VDD.n1441" 0 39.8866 5676 -10111 0
rnode "VDD.n1442" 0 39.055 5538 -9990 0
rnode "VDD.n1443" 0 19.4869 5538 -9990 0
rnode "VDD.n1444" 0 19.4869 5538 -9990 0
rnode "VDD.n1445" 0 19.6251 5535 -10107 0
rnode "VDD.n1446" 0 20.5309 5535 -10107 0
rnode "VDD.n1447" 0 20.2418 5396 -9996 0
rnode "VDD.n1448" 0 52.0942 5395 -10109 0
rnode "VDD.n1449" 0 16.1548 5272 -9999 0
rnode "VDD.n1450" 0 15.4951 5268 -10114 0
rnode "VDD.n1451" 0 88.6237 5395 -10109 0
rnode "VDD.n1452" 0 17.1374 5395 -10109 0
rnode "VDD.n1453" 0 19.3486 5396 -9996 0
rnode "VDD.n1454" 0 6.37019 5396 -9996 0
rnode "VDD.n1455" 0 1620.39 5452 -9976 0
rnode "VDD.n1456" 0 4273.03 5452 -4229 0
rnode "VDD.n1457" 0 4100.97 5179 5322 0
rnode "VDD.n1458" 0 1807.49 5184 10544 0
rnode "VDD.n1459" 0 75.3912 5184 10544 0
rnode "VDD.t1752" 0 214.331 9547 9132 0
rnode "VDD.t1758" 0 136.969 9331 9132 0
rnode "VDD.t1403" 0 136.969 9115 9132 0
rnode "VDD.t1401" 0 136.969 8899 9132 0
rnode "VDD.t327" 0 136.969 8683 9132 0
rnode "VDD.t329" 0 214.331 8467 9132 0
rnode "VDD.t283" 0 168.01 8007 9293 0
rnode "VDD.t1597" 0 80.5257 7791 9293 0
rnode "VDD.t1599" 0 194.852 7359 9293 0
rnode "VDD.t1736" 0 363.892 10007 10305 0
rnode "VDD.t487" 0 214.331 9547 10326 0
rnode "VDD.t485" 0 136.969 9331 10326 0
rnode "VDD.t669" 0 136.969 9115 10326 0
rnode "VDD.t667" 0 136.969 8899 10326 0
rnode "VDD.t491" 0 136.969 8683 10326 0
rnode "VDD.t489" 0 214.331 8467 10326 0
rnode "VDD.t287" 0 451.822 8007 10261 0
rnode "VDD.t285" 0 159.741 7791 10261 0
rnode "VDD.t284" 0 21.2686 8063 9293 0
rnode "VDD.t288" 0 16.6896 8063 9777 0
rnode "VDD.n1460" 0 70.9277 8115 9777 0
rnode "VDD.t289" 0 6.7639 7951 10261 0
rnode "VDD.t286" 0 6.7639 7847 10261 0
rnode "VDD.n1461" 0 13.5278 7899 10261 0
rnode "VDD.n1462" 0 36.1723 7899 10261 0
rnode "VDD.t490" 0 18.1574 8411 10326 0
rnode "VDD.t486" 0 6.7639 9275 10326 0
rnode "VDD.t670" 0 6.7639 9171 10326 0
rnode "VDD.n1463" 0 22.5492 9223 10326 0
rnode "VDD.t668" 0 6.7639 8843 10326 0
rnode "VDD.t492" 0 6.7639 8739 10326 0
rnode "VDD.n1464" 0 22.5492 8791 10326 0
rnode "VDD.n1465" 0 57.6551 9007 10525 0
rnode "VDD.n1466" 0 66.2758 8359 10525 0
rnode "VDD.n1467" 0 32.4725 7899 10523 0
rnode "VDD.t1600" 0 21.2686 7415 9293 0
rnode "VDD.t1598" 0 16.6896 7415 9777 0
rnode "VDD.n1468" 0 84.5015 7467 9777 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VDD" 0 66.984 7767 10569 0
rnode "VDD.n1469" 0 -2.57072 7768 10560 0
rnode "VDD.n1470" 0 63.8651 7768 10560 0
rnode "VDD.n1471" 0 236.364 7683 9479 0
rnode "VDD.t1596" 0 216.554 7575 10261 0
rnode "VDD.t1595" 0 1066.16 7359 10261 0
rnode "VDD.t61" 0 1065.35 5980 10205 0
rnode "VDD.t458" 0 288.488 5764 9721 0
rnode "VDD.t460" 0 162.942 5548 9721 0
rnode "VDD.t1193" 0 162.942 5520 10205 0
rnode "VDD.t1199" 0 146.247 5304 10205 0
rnode "VDD.t20" 0 195.308 3541 9292 0
rnode "VDD.t1360" 0 214.331 1353 9131 0
rnode "VDD.t1334" 0 136.969 1569 9131 0
rnode "VDD.t1949" 0 136.969 1785 9131 0
rnode "VDD.t1969" 0 136.969 2001 9131 0
rnode "VDD.t136" 0 136.969 2217 9131 0
rnode "VDD.t134" 0 214.331 2433 9131 0
rnode "VDD.t920" 0 168.403 2893 9292 0
rnode "VDD.t16" 0 80.7138 3109 9292 0
rnode "VDD.t18" 0 159.603 3109 10260 0
rnode "VDD.t21" 0 21.2686 3485 9292 0
rnode "VDD.t19" 0 16.6896 3485 9776 0
rnode "VDD.n1472" 0 68.8171 3433 9776 0
rnode "VDD.t1198" 0 17.7843 4384 9721 0
rnode "VDD.t1605" 0 6.7639 4816 9721 0
rnode "VDD.t1196" 0 6.7639 4712 9721 0
rnode "VDD.n1473" 0 20.4253 4764 9721 0
rnode "VDD.n1474" 0 59.7021 4332 9923 0
rnode "VDD.t1601" 0 16.6896 4384 10205 0
rnode "VDD.n1475" 0 17.9034 4332 10205 0
rnode "VDD.t1604" 0 6.7639 4816 10205 0
rnode "VDD.t1602" 0 6.7639 4712 10205 0
rnode "VDD.n1476" 0 20.4253 4764 10205 0
rnode "VDD.n1477" 0 39.1537 4332 10407 0
rnode "VDD.n1478" 0 87.5293 4332 10487 0
rnode "VDD.n1479" 0 73.7497 3741 10522 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VDD" 0 26.5225 3133 10568 0
rnode "VDD.t921" 0 21.2686 2837 9292 0
rnode "VDD.t918" 0 16.6896 2837 9776 0
rnode "VDD.n1480" 0 70.9277 2785 9776 0
rnode "VDD.t922" 0 6.7639 3053 10260 0
rnode "VDD.t919" 0 6.7639 2949 10260 0
rnode "VDD.n1481" 0 13.5278 3001 10260 0
rnode "VDD.n1482" 0 36.1723 3001 10260 0
rnode "VDD.t916" 0 18.1574 2489 10325 0
rnode "VDD.t914" 0 6.7639 2161 10325 0
rnode "VDD.t60" 0 6.7639 2057 10325 0
rnode "VDD.n1483" 0 22.5492 2109 10325 0
rnode "VDD.t65" 0 6.7639 1729 10325 0
rnode "VDD.t496" 0 6.7639 1625 10325 0
rnode "VDD.n1484" 0 22.5492 1677 10325 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.VDD" 0 4.87781 834 10571 0
rnode "VDD.t1383" 0 6.7639 837 9944 0
rnode "VDD.t1332" 0 6.7639 733 9944 0
rnode "VDD.n1485" 0 16.8302 785 9944 0
rnode "VDD.t1324" 0 6.7639 837 10304 0
rnode "VDD.t1356" 0 6.7639 733 10304 0
rnode "VDD.n1486" 0 13.5278 785 10304 0
rnode "VDD.n1487" 0 30.7508 785 10304 0
rnode "VDD.n1488" 0 12.2303 780 10526 0
rnode "VDD.t1343" 0 19.7898 405 9944 0
rnode "VDD.t1381" 0 16.6896 405 10304 0
rnode "VDD.n1489" 0 49.3985 353 10304 0
rnode "VDD.n1490" 0 32.2301 635 10569 0
rnode "VDD.n1491" 0 14.2553 635 10569 0
rnode "VDD.t917" 0 451.43 2893 10260 0
rnode "VDD.t915" 0 214.331 2433 10325 0
rnode "VDD.t913" 0 136.969 2217 10325 0
rnode "VDD.t59" 0 136.969 2001 10325 0
rnode "VDD.t64" 0 136.969 1785 10325 0
rnode "VDD.t495" 0 136.969 1569 10325 0
rnode "VDD.t493" 0 214.331 1353 10325 0
rnode "VDD.t1323" 0 251.925 893 10304 0
rnode "VDD.t1342" 0 341.283 461 10304 0
rnode "VDD.n1492" 0 116.273 635 10569 0
rnode "VDD.t1331" 0 134.575 677 10304 0
rnode "VDD.n1493" 0 116.273 885 10565 0
rnode "VDD.n1494" 0 16.5794 885 10565 0
rnode "7b_counter_0.MDFF_3.VDD" 0 19.1731 885 10565 0
rnode "VDD.t494" 0 18.172 1297 10325 0
rnode "VDD.n1495" 0 38.2813 1231 10369 0
rnode "VDD.t137" 0 6.7639 2161 9131 0
rnode "VDD.t1970" 0 6.7639 2057 9131 0
rnode "VDD.n1496" 0 22.5492 2109 9131 0
rnode "VDD.t1950" 0 6.7639 1729 9131 0
rnode "VDD.t1335" 0 6.7639 1625 9131 0
rnode "VDD.n1497" 0 22.5492 1677 9131 0
rnode "VDD.t135" 0 25.6428 2489 9131 0
rnode "VDD.n1498" 0 104.443 1893 9330 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VDD" 0 28.534 1679 9384 0
rnode "VDD.t1361" 0 18.3158 1297 9131 0
rnode "VDD.n1499" 0 97.077 1271 9370 0
rnode "VDD.n1500" 0 73.0724 1271 10562 0
rnode "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VDD" 0 28.534 1679 10578 0
rnode "VDD.n1501" 0 57.6551 1893 10524 0
rnode "VDD.n1502" 0 66.2758 2541 10524 0
rnode "VDD.n1503" 0 32.4725 3001 10522 0
rnode "VDD.n1504" 0 -2.57072 3132 10559 0
rnode "VDD.n1505" 0 63.8035 3132 10559 0
rnode "VDD.n1506" 0 236.503 3217 9479 0
rnode "VDD.t15" 0 216.366 3325 10260 0
rnode "VDD.t17" 0 726.829 3541 10260 0
rnode "VDD.t1197" 0 726.829 4440 10205 0
rnode "VDD.t1195" 0 288.488 4656 10205 0
rnode "VDD.t1603" 0 288.488 4872 10205 0
rnode "VDD.t1194" 0 286.484 5088 10205 0
rnode "VDD.n1507" 0 -7.46305 5301 10543 0
rnode "VDD.n1508" 0 -143.553 5301 10543 0
rnode "7b_counter_0.MDFF_3.tspc2_magic_0.VDD" 0 39.1258 5303 10544 0
rnode "VDD.n1509" 0 235.278 5872 10487 0
rnode "VDD.t1952" 0 6.7639 5705 7141 0
rnode "VDD.t1337" 0 6.7639 5601 7141 0
rnode "VDD.n1510" 0 14.9171 5653 7141 0
rnode "VDD.t724" 0 6.7639 6137 7141 0
rnode "VDD.t1972" 0 6.7639 6033 7141 0
rnode "VDD.n1511" 0 14.9171 6085 7141 0
rnode "VDD.t726" 0 22.409 6465 7141 0
rnode "VDD.n1512" 0 96.3352 6085 6949 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VDD" 0 21.5739 5655 6888 0
rnode "VDD.n1513" 0 33.7325 5653 6949 0
rnode "VDD.t1365" 0 18.3158 5273 7141 0
rnode "VDD.n1514" 0 44.4043 5247 6902 0
rnode "VDD.n1515" 0 378.059 5247 6902 0
rnode "VDD.n1516" 0 32.8668 5247 5710 0
rnode "VDD.n1517" 0 37.5585 5221 5748 0
rnode "7b_counter_0.MDFF_3.mux_magic_2.VDD" 0 21.3593 4810 5701 0
rnode "VDD.n1518" 0 15.1746 4761 5746 0
rnode "VDD.t1355" 0 19.7898 4381 6328 0
rnode "VDD.t1348" 0 16.6896 4381 5968 0
rnode "VDD.n1519" 0 40.3461 4329 5968 0
rnode "VDD.t592" 0 21.2686 3485 6980 0
rnode "VDD.t593" 0 16.6896 3485 6496 0
rnode "VDD.n1520" 0 68.8171 3433 6496 0
rnode "VDD.t630" 0 21.2686 2837 6980 0
rnode "VDD.t633" 0 16.6896 2837 6496 0
rnode "VDD.n1521" 0 70.9277 2785 6496 0
rnode "VDD.t628" 0 6.7639 3053 6012 0
rnode "VDD.t632" 0 6.7639 2949 6012 0
rnode "VDD.n1522" 0 13.5278 3001 6012 0
rnode "VDD.n1523" 0 36.1723 3001 6012 0
rnode "VDD.n1524" 0 32.4725 3001 5750 0
rnode "VDD.t591" 0 175.276 3541 6980 0
rnode "VDD.t1349" 0 214.331 1353 7141 0
rnode "VDD.t1312" 0 136.969 1569 7141 0
rnode "VDD.t883" 0 136.969 1785 7141 0
rnode "VDD.t869" 0 136.969 2001 7141 0
rnode "VDD.t57" 0 136.969 2217 7141 0
rnode "VDD.t55" 0 214.331 2433 7141 0
rnode "VDD.t629" 0 151.131 2893 6980 0
rnode "VDD.t401" 0 72.4355 3109 6980 0
rnode "VDD.t1347" 0 1190.91 4437 6328 0
rnode "VDD.t404" 0 1561.6 3541 6496 0
rnode "VDD.t403" 0 420.878 3325 6012 0
rnode "VDD.n1525" 0 0 3217 6570 0
rnode "VDD.t749" 0 195.308 3541 4076 0
rnode "VDD.t1362" 0 214.331 1353 3915 0
rnode "VDD.t1338" 0 136.969 1569 3915 0
rnode "VDD.t1171" 0 136.969 1785 3915 0
rnode "VDD.t1189" 0 136.969 2001 3915 0
rnode "VDD.t321" 0 136.969 2217 3915 0
rnode "VDD.t319" 0 214.331 2433 3915 0
rnode "VDD.t930" 0 168.403 2893 4076 0
rnode "VDD.t748" 0 80.7138 3109 4076 0
rnode "VDD.n1526" 0 152.698 3217 4263 0
rnode "VDD.n1527" 0 459.347 3217 6570 0
rnode "VDD.n1528" 0 0 3217 6570 0
rnode "VDD.t750" 0 21.2686 3485 4076 0
rnode "VDD.t751" 0 16.6896 3485 4560 0
rnode "VDD.n1529" 0 68.8171 3433 4560 0
rnode "VDD.t2027" 0 17.7843 4384 4505 0
rnode "VDD.t440" 0 6.7639 4816 4505 0
rnode "VDD.t2024" 0 6.7639 4712 4505 0
rnode "VDD.n1530" 0 20.4253 4764 4505 0
rnode "VDD.n1531" 0 59.7021 4332 4707 0
rnode "VDD.t439" 0 16.6896 4384 4989 0
rnode "VDD.n1532" 0 17.9034 4332 4989 0
rnode "VDD.t437" 0 6.7639 4816 4989 0
rnode "VDD.t442" 0 6.7639 4712 4989 0
rnode "VDD.n1533" 0 20.4253 4764 4989 0
rnode "VDD.n1534" 0 39.1537 4332 5191 0
rnode "VDD.n1535" 0 87.1867 4332 5271 0
rnode "VDD.n1536" 0 73.7497 3741 5306 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VDD" 0 26.5225 3133 5352 0
rnode "VDD.t931" 0 21.2686 2837 4076 0
rnode "VDD.t928" 0 16.6896 2837 4560 0
rnode "VDD.n1537" 0 70.9277 2785 4560 0
rnode "VDD.t927" 0 6.7639 3053 5044 0
rnode "VDD.t929" 0 6.7639 2949 5044 0
rnode "VDD.n1538" 0 13.5278 3001 5044 0
rnode "VDD.n1539" 0 36.1723 3001 5044 0
rnode "VDD.t387" 0 18.1574 2489 5109 0
rnode "VDD.t385" 0 6.7639 2161 5109 0
rnode "VDD.t1866" 0 6.7639 2057 5109 0
rnode "VDD.n1540" 0 22.5492 2109 5109 0
rnode "VDD.t1867" 0 6.7639 1729 5109 0
rnode "VDD.t267" 0 6.7639 1625 5109 0
rnode "VDD.n1541" 0 22.5492 1677 5109 0
rnode "VDD.t265" 0 18.172 1297 5109 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.VDD" 0 2.41568 834 5355 0
rnode "VDD.n1542" 0 34.494 635 5353 0
rnode "VDD.t402" 0 360.697 3109 6496 0
rnode "VDD.t631" 0 982.939 2893 6496 0
rnode "VDD.t386" 0 518.948 2433 5947 0
rnode "VDD.t384" 0 331.635 2217 5947 0
rnode "VDD.t1446" 0 331.635 2001 5947 0
rnode "VDD.t1449" 0 331.635 1785 5947 0
rnode "VDD.t266" 0 331.635 1569 5947 0
rnode "VDD.t264" 0 518.948 1353 5947 0
rnode "VDD.t1375" 0 359.272 893 5968 0
rnode "VDD.t1379" 0 149.561 893 6328 0
rnode "VDD.t1327" 0 149.561 461 6328 0
rnode "VDD.t1369" 0 149.561 893 4728 0
rnode "VDD.t1317" 0 149.561 461 4728 0
rnode "VDD.t1325" 0 486.435 461 5968 0
rnode "VDD.t1380" 0 6.7639 837 6328 0
rnode "VDD.t1322" 0 6.7639 733 6328 0
rnode "VDD.n1543" 0 16.8302 785 6328 0
rnode "VDD.t1376" 0 6.7639 837 5968 0
rnode "VDD.t1321" 0 6.7639 733 5968 0
rnode "VDD.n1544" 0 13.5278 785 5968 0
rnode "VDD.n1545" 0 27.7367 785 5968 0
rnode "VDD.t727" 0 18.1574 1297 5947 0
rnode "VDD.t1450" 0 6.7639 1729 5947 0
rnode "VDD.t728" 0 6.7639 1625 5947 0
rnode "VDD.n1546" 0 14.9171 1677 5947 0
rnode "VDD.t729" 0 6.7639 2161 5947 0
rnode "VDD.t1447" 0 6.7639 2057 5947 0
rnode "VDD.n1547" 0 14.9171 2109 5947 0
rnode "VDD.t730" 0 18.1574 2489 5947 0
rnode "VDD.n1548" 0 56.2892 2541 5748 0
rnode "VDD.n1549" 0 56.2999 2109 5755 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VDD" 0 21.5739 1679 5694 0
rnode "VDD.n1550" 0 33.7325 1677 5755 0
rnode "VDD.t884" 0 6.7639 1729 7141 0
rnode "VDD.t1313" 0 6.7639 1625 7141 0
rnode "VDD.n1551" 0 14.9171 1677 7141 0
rnode "VDD.t58" 0 6.7639 2161 7141 0
rnode "VDD.t870" 0 6.7639 2057 7141 0
rnode "VDD.n1552" 0 14.9171 2109 7141 0
rnode "VDD.t56" 0 22.409 2489 7141 0
rnode "VDD.n1553" 0 96.3352 2109 6949 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VDD" 0 21.5739 1679 6888 0
rnode "VDD.n1554" 0 33.7325 1677 6949 0
rnode "VDD.t1350" 0 18.3158 1297 7141 0
rnode "VDD.n1555" 0 96.9081 1271 6902 0
rnode "VDD.n1556" 0 72.1098 1271 5710 0
rnode "VDD.n1557" 0 37.5585 1245 5748 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.VDD" 0 21.3593 834 5701 0
rnode "VDD.n1558" 0 8.48507 785 5746 0
rnode "VDD.t1370" 0 6.7639 837 4728 0
rnode "VDD.t1307" 0 6.7639 733 4728 0
rnode "VDD.n1559" 0 16.8302 785 4728 0
rnode "VDD.t1384" 0 6.7639 837 5088 0
rnode "VDD.t1333" 0 6.7639 733 5088 0
rnode "VDD.n1560" 0 13.5278 785 5088 0
rnode "VDD.n1561" 0 33.1628 785 5088 0
rnode "VDD.n1562" 0 3.20534 833 5310 0
rnode "VDD.t1318" 0 19.7898 405 4728 0
rnode "VDD.t1346" 0 16.6896 405 5088 0
rnode "VDD.n1563" 0 49.3985 353 5088 0
rnode "VDD.n1564" 0 32.2301 635 5353 0
rnode "VDD.n1565" 0 25.6833 780 5356 0
rnode "VDD.n1566" 0 23.4931 779 5705 0
rnode "VDD.t1328" 0 19.7898 405 6328 0
rnode "VDD.t1326" 0 16.6896 405 5968 0
rnode "VDD.n1567" 0 49.3985 353 5968 0
rnode "VDD.n1568" 0 18.4759 635 5703 0
rnode "VDD.n1569" 0 152.11 635 5703 0
rnode "VDD.t1306" 0 383.073 677 6189 0
rnode "VDD.n1570" 0 165.818 885 5349 0
rnode "VDD.n1571" 0 16.8531 885 5349 0
rnode "7b_counter_0.MDFF_0.VDD" 0 19.1731 885 5349 0
rnode "VDD.n1572" 0 38.2813 1225 5310 0
rnode "VDD.t322" 0 6.7639 2161 3915 0
rnode "VDD.t1190" 0 6.7639 2057 3915 0
rnode "VDD.n1573" 0 22.5492 2109 3915 0
rnode "VDD.t1172" 0 6.7639 1729 3915 0
rnode "VDD.t1339" 0 6.7639 1625 3915 0
rnode "VDD.n1574" 0 22.5492 1677 3915 0
rnode "VDD.t320" 0 25.6428 2489 3915 0
rnode "VDD.n1575" 0 104.443 1893 4114 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VDD" 0 28.534 1679 4168 0
rnode "VDD.t1363" 0 18.3158 1297 3915 0
rnode "VDD.n1576" 0 97.077 1271 4154 0
rnode "VDD.n1577" 0 73.0724 1271 5346 0
rnode "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VDD" 0 28.534 1679 5362 0
rnode "VDD.n1578" 0 57.6551 1893 5308 0
rnode "VDD.n1579" 0 66.2758 2541 5308 0
rnode "VDD.n1580" 0 32.4725 3001 5306 0
rnode "VDD.n1581" 0 -2.57072 3132 5343 0
rnode "VDD.n1582" 0 123.655 3132 5713 0
rnode "VDD.n1583" 0 -2.57072 3132 5713 0
rnode "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VDD" 0 26.5225 3133 5704 0
rnode "VDD.n1584" 0 72.3929 3741 5750 0
rnode "VDD.n1585" 0 37.9455 4329 5746 0
rnode "VDD.n1586" 0 6.3609 4611 5703 0
rnode "VDD.n1587" 0 271.638 4611 5703 0
rnode "VDD.t1308" 0 60.2839 4653 6328 0
rnode "VDD.t441" 0 289.364 4656 4989 0
rnode "VDD.t1371" 0 289.364 4869 6328 0
rnode "VDD.t436" 0 293.384 4872 4989 0
rnode "VDD.t2023" 0 538.64 5088 4989 0
rnode "VDD.n1588" 0 83.6836 5301 5327 0
rnode "VDD.n1589" 0 -143.21 5301 5327 0
rnode "7b_counter_0.MDFF_0.tspc2_magic_0.VDD" 0 39.1258 5303 5328 0
rnode "VDD.n1590" 0 235.278 5872 5271 0
rnode "VDD.t1174" 0 6.7639 5705 1925 0
rnode "VDD.t1345" 0 6.7639 5601 1925 0
rnode "VDD.n1591" 0 14.9171 5653 1925 0
rnode "VDD.t1553" 0 6.7639 6137 1925 0
rnode "VDD.t1192" 0 6.7639 6033 1925 0
rnode "VDD.n1592" 0 14.9171 6085 1925 0
rnode "VDD.t1551" 0 22.409 6465 1925 0
rnode "VDD.n1593" 0 96.3352 6085 1733 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VDD" 0 21.5739 5655 1672 0
rnode "VDD.n1594" 0 33.7325 5653 1733 0
rnode "VDD.t1367" 0 18.3158 5273 1925 0
rnode "VDD.n1595" 0 44.4043 5247 1686 0
rnode "VDD.n1596" 0 378.059 5247 1686 0
rnode "VDD.n1597" 0 32.8668 5247 494 0
rnode "VDD.n1598" 0 33.7325 5653 539 0
rnode "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VDD" 0 21.5739 5655 478 0
rnode "VDD.n1599" 0 56.2999 6085 539 0
rnode "VDD.n1600" 0 56.2892 6517 532 0
rnode "VDD.n1601" 0 32.4725 6977 534 0
rnode "VDD.n1602" 0 -2.57072 7108 497 0
rnode "VDD.n1603" 0 63.8035 7108 497 0
rnode "VDD.n1604" 0 236.503 7193 1577 0
rnode "VDD.t659" 0 216.366 7301 796 0
rnode "VDD.t311" 0 1065.13 7517 1280 0
rnode "VDD.t991" 0 1065.13 8896 1335 0
rnode "VDD.t655" 0 288.488 9112 1335 0
rnode "VDD.t657" 0 162.942 9328 1335 0
rnode "VDD.t2121" 0 162.942 9356 851 0
rnode "VDD.t2122" 0 146.247 9572 851 0
rnode "VDD.n1605" 0 -7.46305 9575 513 0
rnode "VDD.n1606" 0 -85.1724 9575 513 0
rnode "7b_counter_0.MDFF_4.tspc2_magic_0.VDD" 0 39.1258 9573 512 0
rnode "VDD.n1607" 0 235.291 9004 569 0
rnode "VDD.n1608" 0 378.039 9666 4153 0
rnode "VDD.n1609" 0 33.0426 9629 5346 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VDD" 0 28.534 9221 5362 0
rnode "VDD.n1610" 0 57.6551 9007 5308 0
rnode "VDD.n1611" 0 66.2758 8359 5308 0
rnode "VDD.n1612" 0 32.4725 7899 5306 0
rnode "VDD.t168" 0 21.2686 7415 4076 0
rnode "VDD.t169" 0 16.6896 7415 4560 0
rnode "VDD.n1613" 0 84.5015 7467 4560 0
rnode "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VDD" 0 66.984 7767 5352 0
rnode "VDD.n1614" 0 -2.57072 7768 5343 0
rnode "VDD.n1615" 0 112.532 7768 5343 0
rnode "VDD.t582" 0 267.439 7791 5044 0
rnode "VDD.t584" 0 756.439 8007 5044 0
rnode "VDD.t576" 0 756.439 8467 5109 0
rnode "VDD.t578" 0 480.047 8683 5109 0
rnode "VDD.t50" 0 241.701 8896 6552 0
rnode "VDD.t604" 0 241.701 8899 5109 0
rnode "VDD.t618" 0 241.701 9112 6552 0
rnode "VDD.t602" 0 241.701 9115 5109 0
rnode "VDD.t620" 0 241.701 9328 6552 0
rnode "VDD.t523" 0 31.3306 9331 5109 0
rnode "VDD.t197" 0 241.701 9356 6068 0
rnode "VDD.t525" 0 241.701 9547 5109 0
rnode "VDD.t203" 0 31.3306 9572 6068 0
rnode "VDD.n1616" 0 83.8055 9575 5730 0
rnode "VDD.n1617" 0 -126.148 9575 5730 0
rnode "7b_counter_0.MDFF_5.tspc2_magic_0.VDD" 0 39.1258 9573 5729 0
rnode "VDD.n1618" 0 235.291 9004 5786 0
rnode "VDD.t1753" 0 18.3158 9603 9132 0
rnode "VDD.t1759" 0 6.7639 9275 9132 0
rnode "VDD.t1404" 0 6.7639 9171 9132 0
rnode "VDD.n1619" 0 22.5492 9223 9132 0
rnode "VDD.t1402" 0 6.7639 8843 9132 0
rnode "VDD.t328" 0 6.7639 8739 9132 0
rnode "VDD.n1620" 0 22.5492 8791 9132 0
rnode "VDD.t330" 0 25.6428 8411 9132 0
rnode "VDD.n1621" 0 104.443 9007 9331 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VDD" 0 28.534 9221 9385 0
rnode "VDD.n1622" 0 44.5737 9629 9371 0
rnode "VDD.n1623" 0 378.039 9666 9490 0
rnode "VDD.n1624" 0 33.0426 9629 10563 0
rnode "VDD.n1625" 0 37.5585 9655 10525 0
rnode "7b_counter_0.MDFF_5.mux_magic_2.VDD" 0 21.3593 10066 10572 0
rnode "VDD.n1626" 0 15.1746 10115 10527 0
rnode "VDD.n1627" 0 6.3609 10265 10570 0
rnode "VDD.n1628" 0 102.565 10265 10570 0
rnode "VDD.t1748" 0 548.156 10439 10305 0
rnode "VDD.t45" 0 882.358 11335 10261 0
rnode "VDD.t43" 0 375.016 11551 10261 0
rnode "VDD.n1629" 0 189.733 11744 10560 0
rnode "VDD.n1630" 0 -2.57072 11744 10560 0
rnode "VDD.n1631" 0 32.4725 11875 10523 0
rnode "VDD.n1632" 0 66.2758 12335 10525 0
rnode "VDD.n1633" 0 57.6551 12983 10525 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VDD" 0 28.534 13197 10579 0
rnode "VDD.t1725" 0 18.3158 13579 9132 0
rnode "VDD.t1761" 0 6.7639 13251 9132 0
rnode "VDD.t880" 0 6.7639 13147 9132 0
rnode "VDD.n1634" 0 22.5492 13199 9132 0
rnode "VDD.t846" 0 6.7639 12819 9132 0
rnode "VDD.t2020" 0 6.7639 12715 9132 0
rnode "VDD.n1635" 0 22.5492 12767 9132 0
rnode "VDD.t2022" 0 25.6428 12387 9132 0
rnode "VDD.n1636" 0 104.443 12983 9331 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VDD" 0 28.534 13197 9385 0
rnode "VDD.n1637" 0 97.077 13605 9371 0
rnode "VDD.n1638" 0 72.2787 13605 10563 0
rnode "VDD.n1639" 0 37.5585 13631 10525 0
rnode "7b_counter_0.MDFF_5.mux_magic_3.VDD" 0 21.3593 14042 10572 0
rnode "VDD.n1640" 0 15.1746 14091 10527 0
rnode "VDD.n1641" 0 18.7546 14241 10570 0
rnode "VDD.n1642" 0 102.565 14241 10570 0
rnode "VDD.t1746" 0 471.552 14415 10305 0
rnode "VDD.t1710" 0 471.552 15117 10305 0
rnode "VDD.t1751" 0 6.7639 15493 9945 0
rnode "VDD.t1757" 0 6.7639 15389 9945 0
rnode "VDD.n1643" 0 16.8302 15441 9945 0
rnode "VDD.t1727" 0 6.7639 15493 10305 0
rnode "VDD.t1772" 0 6.7639 15389 10305 0
rnode "VDD.n1644" 0 13.5278 15441 10305 0
rnode "VDD.n1645" 0 27.7367 15441 10305 0
rnode "VDD.t8" 0 18.1574 15953 10326 0
rnode "VDD.t856" 0 6.7639 16385 10326 0
rnode "VDD.t10" 0 6.7639 16281 10326 0
rnode "VDD.n1646" 0 14.9171 16333 10326 0
rnode "VDD.t14" 0 6.7639 16817 10326 0
rnode "VDD.t844" 0 6.7639 16713 10326 0
rnode "VDD.n1647" 0 14.9171 16765 10326 0
rnode "VDD.t12" 0 18.1574 17145 10326 0
rnode "VDD.n1648" 0 56.2892 17197 10525 0
rnode "VDD.n1649" 0 56.2999 16765 10518 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VDD" 0 21.5739 16335 10579 0
rnode "VDD.n1650" 0 33.7325 16333 10518 0
rnode "VDD.t609" 0 6.7639 16817 9132 0
rnode "VDD.t908" 0 6.7639 16713 9132 0
rnode "VDD.n1651" 0 22.5492 16765 9132 0
rnode "VDD.t1908" 0 6.7639 16385 9132 0
rnode "VDD.t1721" 0 6.7639 16281 9132 0
rnode "VDD.n1652" 0 22.5492 16333 9132 0
rnode "VDD.t607" 0 25.6428 17145 9132 0
rnode "VDD.n1653" 0 104.443 16549 9331 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VDD" 0 28.534 16335 9385 0
rnode "VDD.t1719" 0 18.3158 15953 9132 0
rnode "VDD.n1654" 0 97.077 15927 9371 0
rnode "VDD.n1655" 0 72.1098 15927 10563 0
rnode "VDD.n1656" 0 37.5585 15901 10525 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.VDD" 0 21.3593 15490 10572 0
rnode "VDD.n1657" 0 15.1746 15441 10527 0
rnode "VDD.t1774" 0 19.7898 15061 9945 0
rnode "VDD.t1711" 0 16.6896 15061 10305 0
rnode "VDD.n1658" 0 49.3985 15009 10305 0
rnode "VDD.n1659" 0 18.7546 15291 10570 0
rnode "VDD.n1660" 0 102.565 15291 10570 0
rnode "VDD.t1756" 0 138.882 15333 10305 0
rnode "VDD.t1726" 0 363.892 15549 10305 0
rnode "VDD.t7" 0 214.331 16009 10326 0
rnode "VDD.t9" 0 136.969 16225 10326 0
rnode "VDD.t855" 0 136.969 16441 10326 0
rnode "VDD.t843" 0 136.969 16657 10326 0
rnode "VDD.t13" 0 136.969 16873 10326 0
rnode "VDD.t11" 0 141.408 17089 10326 0
rnode "VDD.t1718" 0 214.331 16009 9132 0
rnode "VDD.t1720" 0 136.969 16225 9132 0
rnode "VDD.t1907" 0 136.969 16441 9132 0
rnode "VDD.t907" 0 136.969 16657 9132 0
rnode "VDD.t608" 0 136.969 16873 9132 0
rnode "VDD.t606" 0 141.408 17089 9132 0
rnode "VDD.n1661" 0 356.736 17319 10357 0
rnode "VDD.t806" 0 408.943 17549 10261 0
rnode "VDD.t424" 0 219.141 17765 10261 0
rnode "VDD.n1662" 0 189.733 17788 10560 0
rnode "VDD.n1663" 0 -2.57072 17788 10560 0
rnode "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VDD" 0 26.5225 17789 10569 0
rnode "VDD.n1664" 0 72.3929 18397 10523 0
rnode "VDD.n1665" 0 37.9455 18985 10527 0
rnode "VDD.n1666" 0 6.3609 19267 10570 0
rnode "VDD.n1667" 0 102.565 19267 10570 0
rnode "VDD.t1739" 0 138.882 19309 10305 0
rnode "VDD.t1714" 0 363.892 19525 10305 0
rnode "VDD.t1554" 0 214.331 19985 10326 0
rnode "VDD.t1556" 0 136.969 20201 10326 0
rnode "VDD.t177" 0 136.969 20417 10326 0
rnode "VDD.t179" 0 136.969 20633 10326 0
rnode "VDD.t2175" 0 136.969 20849 10326 0
rnode "VDD.t2173" 0 141.408 21065 10326 0
rnode "VDD.t1716" 0 214.331 19985 9132 0
rnode "VDD.t1732" 0 136.969 20201 9132 0
rnode "VDD.t1797" 0 136.969 20417 9132 0
rnode "VDD.t1787" 0 136.969 20633 9132 0
rnode "VDD.t345" 0 136.969 20849 9132 0
rnode "VDD.t343" 0 141.408 21065 9132 0
rnode "VDD.n1668" 0 356.736 21295 10357 0
rnode "VDD.t410" 0 408.943 21525 10261 0
rnode "VDD.t348" 0 219.141 21741 10261 0
rnode "VDD.n1669" 0 189.733 21764 10560 0
rnode "VDD.n1670" 0 -2.57072 21764 10560 0
rnode "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VDD" 0 26.5225 21765 10569 0
rnode "VDD.n1671" 0 155.963 22373 10523 0
rnode "VDD.n1672" 0 129.222 24145 10949 0
rnode "VDD.n1673" 0 14.8169 24442 10945 0
rnode "VDD.n1674" 0 12.9366 24442 10945 0
rnode "VDD.n1675" 0 74.5051 24442 10945 0
rnode "VDD.t497" 0 66.9166 24579 10660 0
rnode "VDD.n1676" 0 71.7456 24636 10949 0
rnode "VDD.n1677" 0 54.844 24787 10945 0
rnode "VDD.n1678" 0 12.3397 24787 10945 0
rnode "VDD.n1679" 0 7.06353 24787 10945 0
rnode "VDD.n1680" 0 114.922 24790 10951 0
rnode "VDD.n1681" 0 194.354 27504 9841 0
rnode "VDD.n1682" 0 28.9347 27835 9765 0
rnode "VDD.n1683" 0 -2.69209 28018 9804 0
rnode "VDD.n1684" 0 270.952 28018 9804 0
rnode "VDD.t998" 0 368.19 28403 9531 0
rnode "VDD.t996" 0 264.656 28619 9531 0
rnode "VDD.t994" 0 406.173 28835 9531 0
rnode "VDD.n1685" 0 372.359 29282 9801 0
rnode "7b_counter_0.VDD" 0 20.8169 29282 9801 0
rnode "VDD.n1686" 0 28.5381 29348 9761 0
rnode "VDD.n1687" 0 33.3157 29780 9765 0
rnode "VDD.n1688" 0 -2.69209 29963 9804 0
rnode "VDD.n1689" 0 270.952 29963 9804 0
rnode "VDD.t1413" 0 368.19 30348 9531 0
rnode "VDD.t1411" 0 264.656 30564 9531 0
rnode "VDD.t1409" 0 502.356 30780 9531 0
rnode "VDD.t1277" 0 502.356 31384 9531 0
rnode "VDD.t1275" 0 264.656 31600 9531 0
rnode "VDD.t1273" 0 178.275 31816 9531 0
rnode "VDD.n1690" 0 270.952 31891 9804 0
rnode "VDD.n1691" 0 -2.69209 31891 9804 0
rnode "7b_counter_0.buffer_magic_0.VDD" 0 12.2247 31893 9802 0
resist "VDD.n1152" "VDD.n1151" 0.000361446
resist "VDD.n1448" "VDD.n1447" 0.000361446
resist "VDD.n809" "VDD.n808" 0.000361446
resist "VDD.n1126" "VDD.n1124" 0.000361446
resist "VDD.n1426" "VDD.n1424" 0.000361446
resist "VDD.n836" "VDD.n835" 0.000361446
resist "VDD.n1429" "VDD.n170" 0.000377358
resist "VDD.n1436" "VDD.n170" 0.000377358
resist "VDD.n1432" "VDD.n1416" 0.000377358
resist "VDD.n1107" "VDD.n826" 0.000377358
resist "VDD.n1108" "VDD.n1107" 0.000377358
resist "VDD.n1111" "VDD.n819" 0.000377358
resist "VDD.n1158" "VDD.n1157" 0.000377358
resist "VDD.n1161" "VDD.n1136" 0.000377358
resist "VDD.n814" "VDD.n799" 0.000377358
resist "VDD.n815" "VDD.n814" 0.000377358
resist "VDD.n818" "VDD.n792" 0.000377358
resist "VDD.n1156" "VDD.n1140" 0.000378151
resist "VDD.n1150" "VDD.n1143" 0.000378151
resist "VDD.n1453" "VDD.n1452" 0.000378151
resist "VDD.n162" "VDD.n161" 0.000378151
resist "VDD.n813" "VDD.n796" 0.000378151
resist "VDD.n807" "VDD.n800" 0.000378151
resist "VDD.n1132" "VDD.n791" 0.000378151
resist "VDD.n1125" "VDD.n790" 0.000378151
resist "VDD.n1434" "VDD.n174" 0.000378151
resist "VDD.n1425" "VDD.n173" 0.000378151
resist "VDD.n1106" "VDD.n823" 0.000378151
resist "VDD.n834" "VDD.n827" 0.000378151
resist "VDD.n1433" "VDD.n169" 0.000566038
resist "VDD.n1103" "VDD.n826" 0.000566038
resist "VDD.n825" "VDD.n824" 0.000566038
resist "VDD.n1454" "VDD.n159" 0.000566038
resist "VDD.n799" "VDD.n156" 0.000566038
resist "VDD.n798" "VDD.n797" 0.000566038
resist "VDD.n1442" "VDD.n158" 0.000566038
resist "VDD.n559" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" 0.000703125
resist "VDD.n556" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VDD" 0.000743802
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VDD" "VDD.n286" 0.00075
resist "VDD.n1433" "VDD.n1432" 0.000754717
resist "VDD.n824" "VDD.n819" 0.000754717
resist "VDD.n1141" "VDD.n1136" 0.000754717
resist "VDD.n797" "VDD.n792" 0.000754717
resist "VDD.n549" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VDD" 0.000756303
resist "VDD.n552" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" 0.000756303
resist "VDD.n514" "p3_gen_magic_0.xnor_magic_1.VDD" 0.000762712
resist "p3_gen_magic_0.xnor_magic_5.VDD" "VDD.n502" 0.000762712
resist "VDD.n491" "p3_gen_magic_0.xnor_magic_6.VDD" 0.000762712
resist "p3_gen_magic_0.xnor_magic_2.VDD" "VDD.n479" 0.000762712
resist "VDD.n1377" "p2_gen_magic_0.xnor_magic_1.VDD" 0.000762712
resist "VDD.n1386" "p2_gen_magic_0.xnor_magic_5.VDD" 0.000762712
resist "VDD.n1396" "p2_gen_magic_0.xnor_magic_6.VDD" 0.000762712
resist "VDD.n1405" "p2_gen_magic_0.xnor_magic_2.VDD" 0.000762712
resist "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD" "VDD.n510" 0.000775862
resist "VDD.n499" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD" 0.000775862
resist "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD" "VDD.n487" 0.000775862
resist "VDD.n476" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD" 0.000775862
resist "VDD.n1380" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD" 0.000775862
resist "VDD.n1389" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD" 0.000775862
resist "VDD.n1399" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD" 0.000775862
resist "VDD.n1408" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD" 0.000775862
resist "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD" "VDD.n517" 0.000782609
resist "VDD.n507" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD" 0.000782609
resist "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD" "VDD.n494" 0.000782609
resist "VDD.n484" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD" 0.000782609
resist "VDD.n1374" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD" 0.000782609
resist "VDD.n1383" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD" 0.000782609
resist "VDD.n1393" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD" 0.000782609
resist "VDD.n1402" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD" 0.000782609
resist "divide_by_2_1.inverter_magic_6.VDD" "VDD.n1235" 0.000849057
resist "p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VDD" "VDD.n1322" 0.000849057
resist "divide_by_2_0.inverter_magic_6.VDD" "VDD.n331" 0.000849057
resist "7b_counter_0.DFF_magic_0.inverter_magic_6.VDD" "VDD.n736" 0.000849057
resist "VDD.n1279" "DFF_magic_0.inverter_magic_6.VDD" 0.000849057
resist "VDD.n1232" "divide_by_2_1.tg_magic_1.inverter_magic_0.VDD" 0.000857143
resist "VDD.n1241" "divide_by_2_1.tg_magic_3.inverter_magic_0.VDD" 0.000857143
resist "VDD.n1284" "DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" 0.000857143
resist "VDD.n1328" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" 0.000857143
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" "VDD.n572" 0.000857143
resist "VDD.n581" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" 0.000857143
resist "VDD.n1319" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" 0.000857143
resist "VDD.n365" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" 0.000857143
resist "VDD.n376" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" 0.000857143
resist "divide_by_2_0.tg_magic_0.inverter_magic_0.VDD" "VDD.n307" 0.000857143
resist "VDD.n316" "divide_by_2_0.tg_magic_2.inverter_magic_0.VDD" 0.000857143
resist "VDD.n328" "divide_by_2_0.tg_magic_1.inverter_magic_0.VDD" 0.000857143
resist "VDD.n337" "divide_by_2_0.tg_magic_3.inverter_magic_0.VDD" 0.000857143
resist "VDD.n721" "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" 0.000857143
resist "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" "VDD.n1177" 0.000857143
resist "VDD.n742" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" 0.000857143
resist "VDD.n733" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" 0.000857143
resist "VDD.n1275" "DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" 0.000857143
resist "VDD.n1309" "DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" 0.000857143
resist "VDD.n1298" "DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" 0.000857143
resist "divide_by_2_1.tg_magic_0.inverter_magic_0.VDD" "VDD.n1206" 0.000857143
resist "VDD.n1215" "divide_by_2_1.tg_magic_2.inverter_magic_0.VDD" 0.000857143
resist "VDD.n520" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD" 0.000918367
resist "VDD.n523" "p3_gen_magic_0.xnor_magic_3.VDD" 0.000918367
resist "VDD.n525" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD" 0.000918367
resist "VDD.n528" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD" 0.000918367
resist "VDD.n529" "p3_gen_magic_0.xnor_magic_4.VDD" 0.000918367
resist "VDD.n532" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD" 0.000918367
resist "VDD.n533" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD" 0.000918367
resist "VDD.n536" "p3_gen_magic_0.xnor_magic_0.VDD" 0.000918367
resist "VDD.n403" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD" 0.000918367
resist "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD" "VDD.n1371" 0.000918367
resist "VDD.n1368" "p2_gen_magic_0.xnor_magic_3.VDD" 0.000918367
resist "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD" "VDD.n1366" 0.000918367
resist "VDD.n1363" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD" 0.000918367
resist "p2_gen_magic_0.xnor_magic_4.VDD" "VDD.n1362" 0.000918367
resist "VDD.n1359" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD" 0.000918367
resist "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD" "VDD.n1358" 0.000918367
resist "VDD.n1355" "p2_gen_magic_0.xnor_magic_0.VDD" 0.000918367
resist "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD" "VDD.n250" 0.000918367
resist "divide_by_2_1.inverter_magic_2.VDD" "VDD.n1223" 0.000927835
resist "divide_by_2_0.inverter_magic_2.VDD" "VDD.n324" 0.000927835
resist "7b_counter_0.DFF_magic_0.inverter_magic_2.VDD" "VDD.n729" 0.000927835
resist "VDD.n1287" "DFF_magic_0.inverter_magic_2.VDD" 0.00107143
resist "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VDD" "VDD.n1316" 0.00107143
resist "VDD.n1149" "VDD.n1148" 0.00108434
resist "VDD.n1446" "VDD.n165" 0.00108434
resist "VDD.n806" "VDD.n805" 0.00108434
resist "VDD.n1123" "VDD.n1122" 0.00108434
resist "VDD.n1423" "VDD.n1422" 0.00108434
resist "VDD.n833" "VDD.n832" 0.00108434
resist "VDD.n352" "VDD.n284" 0.00109756
resist "VDD.n1562" "7b_counter_0.MDFF_0.mux_magic_0.VDD" 0.001125
resist "VDD.n1441" "VDD.n1440" 0.00113208
resist "VDD.n1160" "VDD.n1159" 0.00113445
resist "VDD.n1139" "VDD.n1138" 0.00113445
resist "VDD.n1443" "VDD.n160" 0.00113445
resist "VDD.n1445" "VDD.n1444" 0.00113445
resist "VDD.n817" "VDD.n816" 0.00113445
resist "VDD.n795" "VDD.n794" 0.00113445
resist "VDD.n1133" "VDD.n788" 0.00113445
resist "VDD.n1121" "VDD.n789" 0.00113445
resist "VDD.n1435" "VDD.n171" 0.00113445
resist "VDD.n1421" "VDD.n172" 0.00113445
resist "VDD.n1110" "VDD.n1109" 0.00113445
resist "VDD.n822" "VDD.n821" 0.00113445
resist "7b_counter_0.NAND_magic_0.VDD" "VDD.n28" 0.00113924
resist "7b_counter_0.3_inp_NOR_0.VDD" "VDD.n1167" 0.00115385
resist "divide_by_2_1.inverter_magic_5.VDD" "VDD.n1244" 0.00116883
resist "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VDD" "VDD.n1331" 0.00116883
resist "VDD.n576" "p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VDD" 0.00116883
resist "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VDD" "VDD.n584" 0.00116883
resist "VDD.n359" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VDD" 0.00116883
resist "VDD.n373" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VDD" 0.00116883
resist "p3_gen_magic_0.inverter_magic_0.VDD" "VDD.n463" 0.00116883
resist "VDD.n311" "divide_by_2_0.inverter_magic_4.VDD" 0.00116883
resist "divide_by_2_0.inverter_magic_3.VDD" "VDD.n319" 0.00116883
resist "divide_by_2_0.inverter_magic_5.VDD" "VDD.n340" 0.00116883
resist "7b_counter_0.DFF_magic_0.inverter_magic_3.VDD" "VDD.n724" 0.00116883
resist "VDD.n1182" "7b_counter_0.DFF_magic_0.inverter_magic_4.VDD" 0.00116883
resist "VDD.n759" "7b_counter_0.inverter_magic_0.VDD" 0.00116883
resist "7b_counter_0.DFF_magic_0.inverter_magic_5.VDD" "VDD.n745" 0.00116883
resist "VDD.n1313" "DFF_magic_0.inverter_magic_5.VDD" 0.00116883
resist "VDD.n1306" "DFF_magic_0.inverter_magic_4.VDD" 0.00116883
resist "VDD.n1292" "DFF_magic_0.inverter_magic_3.VDD" 0.00116883
resist "VDD.n1210" "divide_by_2_1.inverter_magic_4.VDD" 0.00116883
resist "divide_by_2_1.inverter_magic_3.VDD" "VDD.n1218" 0.00116883
resist "VDD.n1260" "mux_magic_0.OR_magic_0.VDD" 0.0012
resist "VDD.n345" "OR_magic_2.VDD" 0.0012
resist "VDD.n963" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VDD" 0.0012
resist "VDD.n1084" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VDD" 0.0012
resist "VDD.n1175" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VDD" 0.0012
resist "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VDD" "VDD.n679" 0.0012
resist "VDD.n690" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VDD" 0.0012
resist "OR_magic_1.VDD" "VDD.n1187" 0.0012
resist "VDD.n1082" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VDD" 0.0012
resist "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VDD" "VDD.n1670" 0.0012
resist "VDD.n1504" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VDD" 0.0012
resist "VDD.n148" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VDD" 0.0012
resist "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VDD" "VDD.n884" 0.0012
resist "VDD.n902" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VDD" 0.0012
resist "VDD.n1630" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VDD" 0.0012
resist "VDD.n1469" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VDD" 0.0012
resist "VDD.n1614" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VDD" 0.0012
resist "VDD.n1011" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VDD" 0.0012
resist "VDD.n125" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VDD" 0.0012
resist "VDD.n1602" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VDD" 0.0012
resist "VDD.n1581" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VDD" 0.0012
resist "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VDD" "VDD.n1583" 0.0012
resist "VDD.n1042" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VDD" 0.0012
resist "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VDD" "VDD.n1663" 0.0012
resist "VDD.n771" "7b_counter_0.NOR_gate_1.VDD" 0.00125
resist "VDD.n1153" "VDD.n1144" 0.00125605
resist "VDD.n1449" "VDD.n164" 0.00125605
resist "VDD.n810" "VDD.n801" 0.00125605
resist "VDD.n1127" "VDD.n1116" 0.00125605
resist "VDD.n1427" "VDD.n1420" 0.00125605
resist "VDD.n837" "VDD.n828" 0.00125605
resist "VDD.n1155" "VDD.n1154" 0.00151261
resist "VDD.n1450" "VDD.n163" 0.00151261
resist "VDD.n812" "VDD.n811" 0.00151261
resist "VDD.n1129" "VDD.n1128" 0.00151261
resist "VDD.n1428" "VDD.n1419" 0.00151261
resist "VDD.n1105" "VDD.n1104" 0.00151261
resist "VDD.n1172" "7b_counter_0.MDFF_7.tspc2_magic_0.VDD" 0.00152542
resist "VDD.n1064" "7b_counter_0.MDFF_6.tspc2_magic_0.VDD" 0.00152542
resist "7b_counter_0.MDFF_3.tspc2_magic_0.VDD" "VDD.n1508" 0.00152542
resist "7b_counter_0.MDFF_5.tspc2_magic_0.VDD" "VDD.n1617" 0.00152542
resist "7b_counter_0.MDFF_4.tspc2_magic_0.VDD" "VDD.n1606" 0.00152542
resist "7b_counter_0.MDFF_0.tspc2_magic_0.VDD" "VDD.n1589" 0.00152542
resist "7b_counter_0.MDFF_1.tspc2_magic_0.VDD" "VDD.n1046" 0.00152542
resist "VDD.n1113" "VDD.n787" 0.00160714
resist "VDD.n1147" "VDD.n1146" 0.00163389
resist "VDD.n1438" "VDD.n166" 0.00163389
resist "VDD.n804" "VDD.n803" 0.00163389
resist "VDD.n1120" "VDD.n1119" 0.00163389
resist "VDD.n1418" "VDD.n1417" 0.00163389
resist "VDD.n831" "VDD.n830" 0.00163389
resist "VDD.n1135" "VDD.n1134" 0.00164062
resist "mux_magic_0.AND2_magic_0.VDD" "VDD.n1256" 0.00209302
resist "VDD.n1253" "mux_magic_0.AND2_magic_1.VDD" 0.00209302
resist "VDD.n471" "p3_gen_magic_0.AND2_magic_1.VDD" 0.00209302
resist "VDD.n467" "p3_gen_magic_0.AND2_magic_0.VDD" 0.00209302
resist "p2_gen_magic_0.AND2_magic_1.VDD" "VDD.n1412" 0.00209302
resist "VDD.n179" "p2_gen_magic_0.AND2_magic_0.VDD" 0.00209302
resist "VDD.n967" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VDD" 0.00209302
resist "VDD.n1088" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VDD" 0.00209302
resist "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VDD" "VDD.n632" 0.00209302
resist "VDD.n666" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VDD" 0.00209302
resist "VDD.n694" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VDD" 0.00209302
resist "VDD.n670" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VDD" 0.00209302
resist "VDD.n699" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VDD" 0.00209302
resist "VDD.n629" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VDD" 0.00209302
resist "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VDD" "VDD.n1078" 0.00209302
resist "VDD.n1075" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VDD" 0.00209302
resist "VDD.n945" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VDD" 0.00209302
resist "VDD.n152" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VDD" 0.00209302
resist "VDD.n906" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VDD" 0.00209302
resist "VDD.n910" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VDD" 0.00209302
resist "VDD.n1015" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VDD" 0.00209302
resist "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VDD" "VDD.n121" 0.00209302
resist "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VDD" "VDD.n1598" 0.00209302
resist "VDD.n1550" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VDD" 0.00209302
resist "VDD.n1554" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VDD" 0.00209302
resist "VDD.n1594" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VDD" 0.00209302
resist "VDD.n118" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VDD" 0.00209302
resist "VDD.n1051" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VDD" 0.00209302
resist "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VDD" "VDD.n1038" 0.00209302
resist "VDD.n1035" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VDD" 0.00209302
resist "VDD.n1019" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VDD" 0.00209302
resist "VDD.n1513" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VDD" 0.00209302
resist "VDD.n1650" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VDD" 0.00209302
resist "VDD.n939" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VDD" 0.00209302
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VDD" "VDD.n559" 0.00210938
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VDD" "VDD.n552" 0.00226891
resist "VDD.n1145" "VDD.n1137" 0.00226891
resist "VDD.n1439" "VDD.n167" 0.00226891
resist "VDD.n802" "VDD.n793" 0.00226891
resist "VDD.n1118" "VDD.n786" 0.00226891
resist "VDD.n1431" "VDD.n1430" 0.00226891
resist "VDD.n829" "VDD.n820" 0.00226891
resist "VDD.n1688" "7b_counter_0.buffer_magic_2.VDD" 0.00236842
resist "7b_counter_0.buffer_magic_0.VDD" "VDD.n1691" 0.00236842
resist "VDD.n1683" "7b_counter_0.buffer_magic_1.VDD" 0.00236842
resist "VDD.n1232" "divide_by_2_1.tg_magic_1.VDD" 0.00257143
resist "VDD.n1241" "divide_by_2_1.tg_magic_3.VDD" 0.00257143
resist "VDD.n1284" "DFF_magic_0.tg_magic_1.VDD" 0.00257143
resist "VDD.n1328" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.VDD" 0.00257143
resist "VDD.n572" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.VDD" 0.00257143
resist "VDD.n581" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.VDD" 0.00257143
resist "VDD.n1319" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.VDD" 0.00257143
resist "VDD.n365" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VDD" 0.00257143
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VDD" "VDD.n376" 0.00257143
resist "VDD.n307" "divide_by_2_0.tg_magic_0.VDD" 0.00257143
resist "VDD.n316" "divide_by_2_0.tg_magic_2.VDD" 0.00257143
resist "VDD.n328" "divide_by_2_0.tg_magic_1.VDD" 0.00257143
resist "VDD.n337" "divide_by_2_0.tg_magic_3.VDD" 0.00257143
resist "VDD.n721" "7b_counter_0.DFF_magic_0.tg_magic_2.VDD" 0.00257143
resist "VDD.n1177" "7b_counter_0.DFF_magic_0.tg_magic_0.VDD" 0.00257143
resist "VDD.n742" "7b_counter_0.DFF_magic_0.tg_magic_3.VDD" 0.00257143
resist "VDD.n733" "7b_counter_0.DFF_magic_0.tg_magic_1.VDD" 0.00257143
resist "DFF_magic_0.tg_magic_3.VDD" "VDD.n1275" 0.00257143
resist "DFF_magic_0.tg_magic_0.VDD" "VDD.n1309" 0.00257143
resist "VDD.n1298" "DFF_magic_0.tg_magic_2.VDD" 0.00257143
resist "VDD.n1206" "divide_by_2_1.tg_magic_0.VDD" 0.00257143
resist "VDD.n1215" "divide_by_2_1.tg_magic_2.VDD" 0.00257143
resist "VDD.n1142" "VDD.n168" 0.00329268
resist "VDD.n1680" "VDD.n1679" 0.00341772
resist "VDD.n1134" "VDD.n787" 0.00351562
resist "VDD.n1455" "VDD.n1454" 0.00377358
resist "VDD.n1101" "7b_counter_0.MDFF_6.VDD" 0.00519231
resist "VDD.n1437" "VDD.n169" 0.00641509
resist "VDD.n1566" "VDD.n1558" 0.00675
resist "VDD.n385" "VDD.n383" 0.00828947
resist "VDD.n393" "VDD.n391" 0.00828947
resist "VDD.n257" "VDD.n255" 0.00828947
resist "VDD.n1344" "VDD.n1342" 0.00828947
resist "VDD.n756" "VDD.n754" 0.00828947
resist "VDD.n1158" "VDD.n1142" 0.00886793
resist "VDD.n560" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.VDD" 0.00984375
resist "VDD.n553" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.VDD" 0.0105882
resist "divide_by_2_1.tg_magic_1.VDD" "VDD.n1231" 0.012
resist "divide_by_2_1.tg_magic_3.VDD" "VDD.n1238" 0.012
resist "DFF_magic_0.tg_magic_1.VDD" "VDD.n1283" 0.012
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.VDD" "VDD.n1325" 0.012
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_0.VDD" "VDD.n570" 0.012
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_2.VDD" "VDD.n580" 0.012
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_1.VDD" "VDD.n1318" 0.012
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.VDD" "VDD.n364" 0.012
resist "VDD.n377" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.VDD" 0.012
resist "divide_by_2_0.tg_magic_0.VDD" "VDD.n305" 0.012
resist "divide_by_2_0.tg_magic_2.VDD" "VDD.n315" 0.012
resist "divide_by_2_0.tg_magic_1.VDD" "VDD.n327" 0.012
resist "divide_by_2_0.tg_magic_3.VDD" "VDD.n334" 0.012
resist "7b_counter_0.DFF_magic_0.tg_magic_2.VDD" "VDD.n720" 0.012
resist "VDD.n705" "7b_counter_0.DFF_magic_0.tg_magic_0.VDD" 0.012
resist "7b_counter_0.DFF_magic_0.tg_magic_3.VDD" "VDD.n739" 0.012
resist "7b_counter_0.DFF_magic_0.tg_magic_1.VDD" "VDD.n732" 0.012
resist "VDD.n1276" "DFF_magic_0.tg_magic_3.VDD" 0.012
resist "VDD.n1310" "DFF_magic_0.tg_magic_0.VDD" 0.012
resist "DFF_magic_0.tg_magic_2.VDD" "VDD.n1297" 0.012
resist "divide_by_2_1.tg_magic_0.VDD" "VDD.n1204" 0.012
resist "divide_by_2_1.tg_magic_2.VDD" "VDD.n1214" 0.012
resist "VDD.n1142" "VDD.n1141" 0.0120755
resist "VDD.n556" "VDD.n272" 0.0126446
resist "VDD.n286" "VDD.n283" 0.01275
resist "VDD.n549" "VDD.n277" 0.0128571
resist "VDD.n510" "VDD.n436" 0.0131897
resist "VDD.n499" "VDD.n497" 0.0131897
resist "VDD.n487" "VDD.n449" 0.0131897
resist "VDD.n476" "VDD.n474" 0.0131897
resist "VDD.n1380" "VDD.n211" 0.0131897
resist "VDD.n1390" "VDD.n1389" 0.0131897
resist "VDD.n1399" "VDD.n194" 0.0131897
resist "VDD.n1409" "VDD.n1408" 0.0131897
resist "VDD.n517" "VDD.n431" 0.0133043
resist "VDD.n507" "VDD.n504" 0.0133043
resist "VDD.n494" "VDD.n444" 0.0133043
resist "VDD.n484" "VDD.n481" 0.0133043
resist "VDD.n1374" "VDD.n217" 0.0133043
resist "VDD.n1384" "VDD.n1383" 0.0133043
resist "VDD.n1393" "VDD.n200" 0.0133043
resist "VDD.n1403" "VDD.n1402" 0.0133043
resist "VDD.n1437" "VDD.n1436" 0.0139623
resist "VDD.n1235" "VDD.n1193" 0.014434
resist "VDD.n1322" "VDD.n263" 0.014434
resist "VDD.n331" "VDD.n294" 0.014434
resist "VDD.n736" "VDD.n711" 0.014434
resist "VDD.n1279" "VDD.n1270" 0.014434
resist "VDD.n1117" "VDD.n787" 0.0144643
resist "VDD.n1455" "VDD.n158" 0.0156604
resist "VDD.n1223" "VDD.n1221" 0.0157732
resist "VDD.n324" "VDD.n322" 0.0157732
resist "VDD.n729" "VDD.n727" 0.0157732
resist "VDD.n1244" "VDD.n1190" 0.0198701
resist "VDD.n1331" "VDD.n260" 0.0198701
resist "VDD.n576" "VDD.n575" 0.0198701
resist "VDD.n584" "VDD.n268" 0.0198701
resist "VDD.n360" "VDD.n359" 0.0198701
resist "VDD.n373" "VDD.n372" 0.0198701
resist "VDD.n463" "VDD.n461" 0.0198701
resist "VDD.n311" "VDD.n310" 0.0198701
resist "VDD.n319" "VDD.n298" 0.0198701
resist "VDD.n340" "VDD.n291" 0.0198701
resist "VDD.n724" "VDD.n715" 0.0198701
resist "VDD.n1182" "VDD.n1181" 0.0198701
resist "VDD.n759" "VDD.n758" 0.0198701
resist "VDD.n745" "VDD.n708" 0.0198701
resist "VDD.n1313" "VDD.n588" 0.0198701
resist "VDD.n1306" "VDD.n1305" 0.0198701
resist "VDD.n1293" "VDD.n1292" 0.0198701
resist "VDD.n1210" "VDD.n1209" 0.0198701
resist "VDD.n1218" "VDD.n1197" 0.0198701
resist "VDD.n1108" "VDD.n825" 0.0203774
resist "VDD.n815" "VDD.n798" 0.0203774
resist "VDD.n1451" "VDD.n159" 0.0207547
resist "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD" "VDD.n519" 0.0211225
resist "VDD.n403" "VDD.n402" 0.0211225
resist "VDD.n1372" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VDD" 0.0211225
resist "VDD.n250" "VDD.n248" 0.0211225
resist "VDD.n1288" "VDD.n1287" 0.0246429
resist "VDD.n1316" "VDD.n586" 0.0246429
resist "VDD.n1442" "VDD.n1441" 0.0260377
resist "VDD.n913" "VDD.n912" 0.0280499
resist "VDD.n1022" "VDD.n1021" 0.0280499
resist "VDD.n631" "VDD.n625" 0.0280654
resist "VDD.n1077" "VDD.n838" 0.0290001
resist "VDD.n1037" "VDD.n1031" 0.0290001
resist "VDD.n1114" "VDD.n787" 0.0292969
resist "VDD.n1255" "VDD.n1249" 0.0296203
resist "VDD.n1055" "VDD.n1054" 0.0296203
resist "VDD.n1094" "VDD.n1093" 0.0296203
resist "VDD.n695" "VDD.n645" 0.0296203
resist "VDD.n673" "VDD.n672" 0.0296203
resist "VDD.n947" "VDD.n946" 0.0296203
resist "VDD.n1673" "VDD.n31" 0.0296203
resist "VDD.n1517" "VDD.n1516" 0.0296203
resist "VDD.n880" "VDD.n875" 0.0296203
resist "VDD.n1625" "VDD.n1624" 0.0296203
resist "VDD.n1639" "VDD.n1638" 0.0296203
resist "VDD.n1609" "VDD.n74" 0.0296203
resist "VDD.n120" "VDD.n114" 0.0296203
resist "VDD.n1597" "VDD.n130" 0.0296203
resist "VDD.n1557" "VDD.n1556" 0.0296203
resist "VDD.n1656" "VDD.n1655" 0.0296203
resist "VDD.n1115" "VDD.n1114" 0.0297656
resist "VDD.n353" "VDD.n283" 0.03
resist "VDD.n1500" "VDD.n1495" 0.0305814
resist "VDD.n1577" "VDD.n1572" 0.0305814
resist "VDD.n402" "VDD.n401" 0.0317647
resist "VDD.n248" "VDD.n247" 0.0317647
resist "VDD.n1414" "VDD.n1413" 0.0344922
resist "VDD.n538" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD" 0.0385714
resist "VDD.n1353" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VDD" 0.0385714
resist "VDD.n1248" "mux_magic_0.VDD" 0.0405
resist "VDD.n1288" "VDD.n1268" 0.0415385
resist "VDD.n586" "VDD.n266" 0.0415385
resist "7b_counter_0.MDFF_6.VDD" "7b_counter_0.MDFF_6.mux_magic_0.VDD" 0.0446265
resist "VDD.n842" "7b_counter_0.MDFF_6.mux_magic_0.VDD" 0.0464211
resist "VDD.n1156" "VDD.n1155" 0.0465126
resist "VDD.n1144" "VDD.n1143" 0.0465126
resist "VDD.n1452" "VDD.n163" 0.0465126
resist "VDD.n164" "VDD.n162" 0.0465126
resist "VDD.n813" "VDD.n812" 0.0465126
resist "VDD.n801" "VDD.n800" 0.0465126
resist "VDD.n1129" "VDD.n791" 0.0465126
resist "VDD.n1125" "VDD.n1116" 0.0465126
resist "VDD.n1419" "VDD.n174" 0.0465126
resist "VDD.n1425" "VDD.n1420" 0.0465126
resist "VDD.n1106" "VDD.n1105" 0.0465126
resist "VDD.n828" "VDD.n827" 0.0465126
resist "VDD.n1112" "VDD.n1111" 0.0501887
resist "VDD.n1151" "VDD.n1149" 0.050241
resist "VDD.n1447" "VDD.n1446" 0.050241
resist "VDD.n808" "VDD.n806" 0.050241
resist "VDD.n1124" "VDD.n1123" 0.050241
resist "VDD.n1424" "VDD.n1423" 0.050241
resist "VDD.n835" "VDD.n833" 0.050241
resist "VDD.n992" "VDD.n991" 0.0508605
resist "VDD.n1160" "VDD.n1137" 0.0521849
resist "VDD.n1146" "VDD.n1138" 0.0521849
resist "VDD.n1443" "VDD.n167" 0.0521849
resist "VDD.n1444" "VDD.n166" 0.0521849
resist "VDD.n817" "VDD.n793" 0.0521849
resist "VDD.n803" "VDD.n794" 0.0521849
resist "VDD.n788" "VDD.n786" 0.0521849
resist "VDD.n1121" "VDD.n1120" 0.0521849
resist "VDD.n1430" "VDD.n171" 0.0521849
resist "VDD.n1421" "VDD.n1418" 0.0521849
resist "VDD.n1110" "VDD.n820" 0.0521849
resist "VDD.n830" "VDD.n821" 0.0521849
resist "VDD.n1159" "VDD.n1140" 0.052563
resist "VDD.n1150" "VDD.n1139" 0.052563
resist "VDD.n1453" "VDD.n160" 0.052563
resist "VDD.n1445" "VDD.n161" 0.052563
resist "VDD.n816" "VDD.n796" 0.052563
resist "VDD.n807" "VDD.n795" 0.052563
resist "VDD.n1133" "VDD.n1132" 0.052563
resist "VDD.n790" "VDD.n789" 0.052563
resist "VDD.n1435" "VDD.n1434" 0.052563
resist "VDD.n173" "VDD.n172" 0.052563
resist "VDD.n1109" "VDD.n823" 0.052563
resist "VDD.n834" "VDD.n822" 0.052563
resist "VDD.n619" "7b_counter_0.MDFF_7.mux_magic_0.VDD" 0.0544444
resist "VDD.n914" "7b_counter_0.MDFF_5.mux_magic_0.VDD" 0.0544444
resist "VDD.n1023" "7b_counter_0.MDFF_4.mux_magic_0.VDD" 0.0544444
resist "VDD.n989" "7b_counter_0.MDFF_1.mux_magic_0.VDD" 0.0544444
resist "mux_magic_0.VDD" "VDD.n595" 0.055125
resist "VDD.n1056" "7b_counter_0.MDFF_1.mux_magic_2.VDD" 0.055125
resist "VDD.n1095" "7b_counter_0.MDFF_1.mux_magic_3.VDD" 0.055125
resist "VDD.n685" "7b_counter_0.MDFF_7.mux_magic_2.VDD" 0.055125
resist "VDD.n674" "7b_counter_0.MDFF_7.mux_magic_3.VDD" 0.055125
resist "7b_counter_0.MDFF_4.mux_magic_3.VDD" "VDD.n874" 0.055125
resist "VDD.n894" "7b_counter_0.MDFF_4.mux_magic_2.VDD" 0.055125
resist "VDD.n1626" "7b_counter_0.MDFF_5.mux_magic_2.VDD" 0.055125
resist "VDD.n1640" "7b_counter_0.MDFF_5.mux_magic_3.VDD" 0.055125
resist "7b_counter_0.MDFF_0.mux_magic_3.VDD" "VDD.n113" 0.055125
resist "7b_counter_0.MDFF_0.mux_magic_2.VDD" "VDD.n129" 0.055125
resist "VDD.n1558" "7b_counter_0.MDFF_3.mux_magic_3.VDD" 0.055125
resist "VDD.n1518" "7b_counter_0.MDFF_3.mux_magic_2.VDD" 0.055125
resist "VDD.n1657" "7b_counter_0.MDFF_6.mux_magic_3.VDD" 0.055125
resist "7b_counter_0.MDFF_6.mux_magic_2.VDD" "VDD.n40" 0.055125
resist "7b_counter_0.MDFF_7.VDD" "7b_counter_0.MDFF_7.mux_magic_0.VDD" 0.057375
resist "7b_counter_0.MDFF_3.VDD" "7b_counter_0.MDFF_3.mux_magic_0.VDD" 0.057375
resist "7b_counter_0.MDFF_5.mux_magic_0.VDD" "7b_counter_0.MDFF_5.VDD" 0.057375
resist "7b_counter_0.MDFF_4.mux_magic_0.VDD" "7b_counter_0.MDFF_4.VDD" 0.057375
resist "7b_counter_0.MDFF_0.VDD" "7b_counter_0.MDFF_0.mux_magic_0.VDD" 0.057375
resist "7b_counter_0.MDFF_1.VDD" "7b_counter_0.MDFF_1.mux_magic_0.VDD" 0.057375
resist "VDD.n1565" "VDD.n1562" 0.059625
resist "VDD.n1488" "7b_counter_0.MDFF_3.mux_magic_0.VDD" 0.06075
resist "VDD.n1686" "7b_counter_0.VDD" 0.07425
resist "p3_gen_magic_0.xnor_magic_1.VDD" "VDD.n513" 0.0838983
resist "VDD.n503" "p3_gen_magic_0.xnor_magic_5.VDD" 0.0838983
resist "p3_gen_magic_0.xnor_magic_6.VDD" "VDD.n490" 0.0838983
resist "VDD.n480" "p3_gen_magic_0.xnor_magic_2.VDD" 0.0838983
resist "VDD.n216" "p2_gen_magic_0.xnor_magic_1.VDD" 0.0838983
resist "p2_gen_magic_0.xnor_magic_5.VDD" "VDD.n1385" 0.0838983
resist "VDD.n199" "p2_gen_magic_0.xnor_magic_6.VDD" 0.0838983
resist "p2_gen_magic_0.xnor_magic_2.VDD" "VDD.n1404" 0.0838983
resist "7b_counter_0.MDFF_4.mux_magic_2.VDD" "VDD.n893" 0.086625
resist "VDD.n1508" "VDD.n1459" 0.0892373
resist "VDD.n1589" "VDD.n134" 0.0930509
resist "VDD.n620" "VDD.n610" 0.093375
resist "VDD.n1131" "VDD.n1113" 0.0980357
resist "VDD.n1131" "VDD.n1130" 0.0996429
resist "p3_gen_magic_0.3_inp_AND_magic_0.VDD" "VDD.n542" 0.101392
resist "VDD.n539" "p3_gen_magic_0.3_inp_AND_magic_1.VDD" 0.101392
resist "VDD.n1349" "p2_gen_magic_0.3_inp_AND_magic_0.VDD" 0.101392
resist "VDD.n1352" "p2_gen_magic_0.3_inp_AND_magic_1.VDD" 0.101392
resist "VDD.n765" "VDD.n764" 0.125316
resist "VDD.n287" "VDD.n269" 0.126002
resist "VDD.n355" "VDD.n354" 0.1275
resist "VDD.n543" "p3_gen_magic_0.3_inp_AND_magic_0.VDD" 0.133291
resist "p3_gen_magic_0.3_inp_AND_magic_1.VDD" "VDD.n396" 0.133291
resist "p2_gen_magic_0.3_inp_AND_magic_0.VDD" "VDD.n1337" 0.133291
resist "VDD.n1345" "p2_gen_magic_0.3_inp_AND_magic_1.VDD" 0.133291
resist "VDD.n763" "7b_counter_0.3_inp_AND_magic_0.VDD" 0.133291
resist "VDD.n349" "VDD.n345" 0.142692
resist "VDD.n395" "VDD.n386" 0.149443
resist "VDD.n1348" "VDD.n1346" 0.149443
resist "VDD.n1173" "VDD.n641" 0.156522
resist "VDD.n1065" "VDD.n932" 0.156522
resist "VDD.n1478" "VDD.n1477" 0.156522
resist "VDD.n864" "VDD.n863" 0.156522
resist "VDD.n87" "VDD.n86" 0.156522
resist "VDD.n1535" "VDD.n1534" 0.156522
resist "VDD.n976" "VDD.n975" 0.156522
resist "VDD.n1260" "VDD.n1259" 0.1572
resist "VDD.n964" "VDD.n963" 0.1572
resist "VDD.n1085" "VDD.n1084" 0.1572
resist "VDD.n1175" "VDD.n635" 0.1572
resist "VDD.n679" "VDD.n657" 0.1572
resist "VDD.n691" "VDD.n690" 0.1572
resist "VDD.n1082" "VDD.n1081" 0.1572
resist "VDD.n1670" "VDD.n36" 0.1572
resist "VDD.n1504" "VDD.n1503" 0.1572
resist "VDD.n149" "VDD.n148" 0.1572
resist "VDD.n884" "VDD.n883" 0.1572
resist "VDD.n903" "VDD.n902" 0.1572
resist "VDD.n1631" "VDD.n1630" 0.1572
resist "VDD.n1469" "VDD.n1467" 0.1572
resist "VDD.n1614" "VDD.n1612" 0.1572
resist "VDD.n1012" "VDD.n1011" 0.1572
resist "VDD.n125" "VDD.n124" 0.1572
resist "VDD.n1602" "VDD.n1601" 0.1572
resist "VDD.n1581" "VDD.n1580" 0.1572
resist "VDD.n1583" "VDD.n1524" 0.1572
resist "VDD.n1042" "VDD.n1041" 0.1572
resist "VDD.n1663" "VDD.n46" 0.1572
resist "VDD.n1568" "VDD.n1566" 0.162
resist "VDD.n1490" "VDD.n1488" 0.163125
resist "VDD.n1565" "VDD.n1564" 0.163125
resist "VDD.n844" "VDD.n842" 0.164178
resist "VDD.n276" "VDD.n275" 0.166387
resist "VDD.n354" "VDD.n353" 0.1665
resist "VDD.n620" "VDD.n619" 0.167944
resist "VDD.n915" "VDD.n914" 0.167944
resist "VDD.n1024" "VDD.n1023" 0.167944
resist "VDD.n992" "VDD.n989" 0.167944
resist "VDD.n1266" "VDD.n1264" 0.168029
resist "VDD.n1264" "VDD.n595" 0.16875
resist "VDD.n1061" "VDD.n1056" 0.16875
resist "VDD.n1097" "VDD.n1095" 0.16875
resist "VDD.n686" "VDD.n685" 0.16875
resist "VDD.n675" "VDD.n674" 0.16875
resist "VDD.n874" "VDD.n847" 0.16875
resist "VDD.n895" "VDD.n894" 0.16875
resist "VDD.n1627" "VDD.n1626" 0.16875
resist "VDD.n1641" "VDD.n1640" 0.16875
resist "VDD.n113" "VDD.n112" 0.16875
resist "VDD.n129" "VDD.n128" 0.16875
resist "VDD.n1586" "VDD.n1518" 0.16875
resist "VDD.n1659" "VDD.n1657" 0.16875
resist "VDD.n1666" "VDD.n40" 0.16875
resist "VDD.n1679" "VDD.n28" 0.172025
resist "VDD.n1167" "VDD.n780" 0.174066
resist "VDD.n1229" "VDD.n1228" 0.18
resist "VDD.n287" "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_2.VDD" 0.18099
resist "VDD.n546" "VDD.n544" 0.189261
resist "VDD.n1336" "VDD.n1335" 0.189261
resist "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.VDD" "VDD.n785" 0.1896
resist "VDD.n31" "7b_counter_0.NAND_magic_0.VDD" 0.190253
resist "VDD.n1181" "VDD.n1180" 0.198701
resist "VDD.n1289" "VDD.n1288" 0.202423
resist "VDD.n1228" "divide_by_2_1.inverter_magic_2.VDD" 0.204124
resist "VDD.n352" "VDD.n351" 0.210588
resist "VDD.n1688" "VDD.n1687" 0.216711
resist "VDD.n1691" "VDD.n5" 0.216711
resist "VDD.n1683" "VDD.n1682" 0.216711
resist "VDD.n564" "VDD.n563" 0.227771
resist "VDD.n1458" "VDD.n156" 0.239811
resist "VDD.n1240" "VDD.n1239" 0.243429
resist "VDD.n1327" "VDD.n1326" 0.243429
resist "VDD.n336" "VDD.n335" 0.243429
resist "VDD.n741" "VDD.n740" 0.243429
resist "VDD.n1273" "VDD.n1272" 0.243429
resist "VDD.n1501" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VDD" 0.243797
resist "VDD.n881" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VDD" 0.243797
resist "VDD.n1465" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VDD" 0.243797
resist "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VDD" "VDD.n1633" 0.243797
resist "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VDD" "VDD.n1636" 0.243797
resist "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VDD" "VDD.n1621" 0.243797
resist "VDD.n1610" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VDD" 0.243797
resist "VDD.n1578" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VDD" 0.243797
resist "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VDD" "VDD.n1575" 0.243797
resist "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VDD" "VDD.n77" 0.243797
resist "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VDD" "VDD.n878" 0.243797
resist "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VDD" "VDD.n1498" 0.243797
resist "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VDD" "VDD.n1653" 0.243797
resist "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VDD" "VDD.n1091" 0.243797
resist "VDD.n1130" "VDD.n1115" 0.244344
resist "VDD.n563" "VDD.n268" 0.247962
resist "VDD.n356" "VDD.n281" 0.261039
resist "VDD.n574" "VDD.n573" 0.280808
resist "VDD.n371" "VDD.n370" 0.280808
resist "VDD.n309" "VDD.n308" 0.280808
resist "VDD.n1179" "VDD.n1178" 0.280808
resist "VDD.n1304" "VDD.n1303" 0.280808
resist "VDD.n1208" "VDD.n1207" 0.280808
resist "VDD.n496" "VDD.n495" 0.281355
resist "VDD.n1392" "VDD.n1391" 0.281355
resist "VDD.n1617" "VDD.n67" 0.282966
resist "VDD.n565" "VDD.n564" 0.287341
resist "VDD.n362" "VDD.n361" 0.287341
resist "VDD.n300" "VDD.n299" 0.287341
resist "VDD.n717" "VDD.n716" 0.287341
resist "VDD.n1295" "VDD.n1294" 0.287341
resist "VDD.n1199" "VDD.n1198" 0.287341
resist "VDD.n506" "VDD.n505" 0.287615
resist "VDD.n210" "VDD.n209" 0.287615
resist "VDD.n206" "VDD.n157" 0.290204
resist "VDD.n284" "VDD.n281" 0.290721
resist "VDD.n561" "VDD.n560" 0.30375
resist "VDD.n641" "VDD.n639" 0.305217
resist "VDD.n932" "VDD.n930" 0.305217
resist "VDD.n1477" "VDD.n1475" 0.305217
resist "VDD.n863" "VDD.n861" 0.305217
resist "VDD.n86" "VDD.n84" 0.305217
resist "VDD.n1534" "VDD.n1532" 0.305217
resist "VDD.n975" "VDD.n973" 0.305217
resist "VDD.n1180" "VDD.n1179" 0.306234
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_6.VDD" "VDD.n555" 0.307934
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_5.VDD" "VDD.n548" 0.31084
resist "VDD.n275" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" 0.313109
resist "VDD.n1061" "VDD.n1060" 0.31725
resist "VDD.n686" "VDD.n681" 0.31725
resist "VDD.n895" "VDD.n889" 0.31725
resist "VDD.n1627" "VDD.n60" 0.31725
resist "VDD.n128" "VDD.n98" 0.31725
resist "VDD.n1586" "VDD.n1585" 0.31725
resist "VDD.n1666" "VDD.n1665" 0.31725
resist "VDD.n511" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD" 0.321207
resist "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD" "VDD.n498" 0.321207
resist "VDD.n488" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD" 0.321207
resist "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD" "VDD.n475" 0.321207
resist "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VDD" "VDD.n1379" 0.321207
resist "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VDD" "VDD.n202" 0.321207
resist "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VDD" "VDD.n1398" 0.321207
resist "VDD.n188" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VDD" 0.321207
resist "VDD.n479" "VDD.n454" 0.321518
resist "VDD.n1405" "VDD.n189" 0.321518
resist "VDD.n514" "VDD.n512" 0.323188
resist "VDD.n502" "VDD.n441" 0.323188
resist "VDD.n491" "VDD.n489" 0.323188
resist "VDD.n1378" "VDD.n1377" 0.323188
resist "VDD.n1386" "VDD.n206" 0.323188
resist "VDD.n1397" "VDD.n1396" 0.323188
resist "VDD.n518" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD" 0.324
resist "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD" "VDD.n506" 0.324
resist "VDD.n495" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD" 0.324
resist "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD" "VDD.n483" 0.324
resist "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VDD" "VDD.n1373" 0.324
resist "VDD.n209" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VDD" 0.324
resist "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VDD" "VDD.n1392" 0.324
resist "VDD.n192" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VDD" 0.324
resist "7b_counter_0.buffer_magic_2.VDD" "VDD.n13" 0.325658
resist "7b_counter_0.buffer_magic_0.VDD" "VDD.n1" 0.325658
resist "7b_counter_0.buffer_magic_1.VDD" "VDD.n23" 0.325658
resist "VDD.n277" "VDD.n276" 0.326723
resist "VDD.n554" "VDD.n553" 0.326723
resist "VDD.n505" "VDD.n436" 0.335172
resist "VDD.n497" "VDD.n496" 0.335172
resist "VDD.n482" "VDD.n449" 0.335172
resist "VDD.n474" "VDD.n473" 0.335172
resist "VDD.n211" "VDD.n210" 0.335172
resist "VDD.n1391" "VDD.n1390" 0.335172
resist "VDD.n194" "VDD.n193" 0.335172
resist "VDD.n1410" "VDD.n1409" 0.335172
resist "VDD.n513" "VDD.n431" 0.336634
resist "VDD.n504" "VDD.n503" 0.336634
resist "VDD.n490" "VDD.n444" 0.336634
resist "VDD.n481" "VDD.n480" 0.336634
resist "VDD.n217" "VDD.n216" 0.336634
resist "VDD.n1385" "VDD.n1384" 0.336634
resist "VDD.n200" "VDD.n199" 0.336634
resist "VDD.n1404" "VDD.n1403" 0.336634
resist "VDD.n893" "VDD.n67" 0.336706
resist "VDD.n1673" "VDD.n1672" 0.338354
resist "VDD.n893" "VDD.n74" 0.345364
resist "p2_gen_magic_0.DFF_magic_0.VDD" "VDD.n567" 0.348437
resist "VDD.n368" "p3_gen_magic_0.neg_DFF_magic_0.VDD" 0.348437
resist "divide_by_2_0.VDD" "VDD.n302" 0.348437
resist "VDD.n607" "7b_counter_0.DFF_magic_0.VDD" 0.348437
resist "VDD.n1301" "DFF_magic_0.VDD" 0.348437
resist "divide_by_2_1.VDD" "VDD.n1201" 0.348437
resist "VDD.n1236" "divide_by_2_1.inverter_magic_6.VDD" 0.351509
resist "VDD.n1323" "p2_gen_magic_0.DFF_magic_0.inverter_magic_6.VDD" 0.351509
resist "VDD.n332" "divide_by_2_0.inverter_magic_6.VDD" 0.351509
resist "VDD.n737" "7b_counter_0.DFF_magic_0.inverter_magic_6.VDD" 0.351509
resist "DFF_magic_0.inverter_magic_6.VDD" "VDD.n1278" 0.351509
resist "divide_by_2_1.tg_magic_3.inverter_magic_0.VDD" "VDD.n1240" 0.354857
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" "VDD.n1327" 0.354857
resist "VDD.n573" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" 0.354857
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" "VDD.n565" 0.354857
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" "VDD.n362" 0.354857
resist "VDD.n370" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" 0.354857
resist "VDD.n308" "divide_by_2_0.tg_magic_0.inverter_magic_0.VDD" 0.354857
resist "divide_by_2_0.tg_magic_2.inverter_magic_0.VDD" "VDD.n300" 0.354857
resist "divide_by_2_0.tg_magic_3.inverter_magic_0.VDD" "VDD.n336" 0.354857
resist "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" "VDD.n717" 0.354857
resist "VDD.n1178" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" 0.354857
resist "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" "VDD.n741" 0.354857
resist "DFF_magic_0.tg_magic_3.inverter_magic_0.VDD" "VDD.n1273" 0.354857
resist "VDD.n1303" "DFF_magic_0.tg_magic_0.inverter_magic_0.VDD" 0.354857
resist "DFF_magic_0.tg_magic_2.inverter_magic_0.VDD" "VDD.n1295" 0.354857
resist "VDD.n1207" "divide_by_2_1.tg_magic_0.inverter_magic_0.VDD" 0.354857
resist "divide_by_2_1.tg_magic_2.inverter_magic_0.VDD" "VDD.n1199" 0.354857
resist "VDD.n524" "VDD.n523" 0.355408
resist "VDD.n537" "VDD.n536" 0.355408
resist "VDD.n1368" "VDD.n1367" 0.355408
resist "VDD.n1355" "VDD.n1354" 0.355408
resist "VDD.n422" "VDD.n414" 0.363913
resist "VDD.n241" "VDD.n233" 0.363913
resist "VDD.n1231" "VDD.n1230" 0.370286
resist "VDD.n1238" "VDD.n1237" 0.370286
resist "VDD.n1283" "VDD.n1282" 0.370286
resist "VDD.n1325" "VDD.n1324" 0.370286
resist "VDD.n570" "VDD.n258" 0.370286
resist "VDD.n580" "VDD.n579" 0.370286
resist "VDD.n1318" "VDD.n1317" 0.370286
resist "VDD.n364" "VDD.n279" 0.370286
resist "VDD.n378" "VDD.n377" 0.370286
resist "VDD.n305" "VDD.n289" 0.370286
resist "VDD.n315" "VDD.n314" 0.370286
resist "VDD.n327" "VDD.n326" 0.370286
resist "VDD.n334" "VDD.n333" 0.370286
resist "VDD.n720" "VDD.n719" 0.370286
resist "VDD.n706" "VDD.n705" 0.370286
resist "VDD.n739" "VDD.n738" 0.370286
resist "VDD.n732" "VDD.n731" 0.370286
resist "VDD.n1277" "VDD.n1276" 0.370286
resist "VDD.n1311" "VDD.n1310" 0.370286
resist "VDD.n1297" "VDD.n590" 0.370286
resist "VDD.n1204" "VDD.n602" 0.370286
resist "VDD.n1214" "VDD.n1213" 0.370286
resist "VDD.n469" "VDD.n468" 0.380506
resist "VDD.n181" "VDD.n180" 0.380506
resist "7b_counter_0.inverter_magic_0.VDD" "VDD.n748" 0.382208
resist "VDD.n325" "divide_by_2_0.inverter_magic_2.VDD" 0.384124
resist "VDD.n730" "7b_counter_0.DFF_magic_0.inverter_magic_2.VDD" 0.384124
resist "VDD.n1101" "VDD.n838" 0.389439
resist "VDD.n1188" "OR_magic_1.VDD" 0.390095
resist "VDD.n562" "VDD.n269" 0.391636
resist "VDD.n544" "VDD.n543" 0.391899
resist "VDD.n396" "VDD.n395" 0.391899
resist "VDD.n1337" "VDD.n1336" 0.391899
resist "VDD.n1346" "VDD.n1345" 0.391899
resist "VDD.n764" "VDD.n763" 0.391899
resist "VDD.n1682" "VDD.n1681" 0.391974
resist "VDD.n454" "VDD.n453" 0.395217
resist "VDD.n189" "VDD.n187" 0.395217
resist "7b_counter_0.NOR_gate_0.VDD" "VDD.n785" 0.39622
resist "VDD.n537" "VDD.n399" 0.397174
resist "VDD.n524" "VDD.n426" 0.397174
resist "VDD.n512" "VDD.n434" 0.397174
resist "VDD.n441" "VDD.n440" 0.397174
resist "VDD.n489" "VDD.n447" 0.397174
resist "VDD.n1354" "VDD.n245" 0.397174
resist "VDD.n1367" "VDD.n223" 0.397174
resist "VDD.n1378" "VDD.n214" 0.397174
resist "VDD.n206" "VDD.n205" 0.397174
resist "VDD.n1397" "VDD.n197" 0.397174
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_3.VDD" "VDD.n357" 0.398008
resist "VDD.n1221" "VDD.n1220" 0.400825
resist "VDD.n322" "VDD.n321" 0.400825
resist "VDD.n727" "VDD.n726" 0.400825
resist "VDD.n842" "VDD.n841" 0.405
resist "VDD.n1495" "7b_counter_0.MDFF_3.VDD" 0.405721
resist "VDD.n1572" "7b_counter_0.MDFF_0.VDD" 0.405721
resist "VDD.n1031" "7b_counter_0.MDFF_1.VDD" 0.408131
resist "7b_counter_0.MDFF_5.VDD" "VDD.n913" 0.40906
resist "7b_counter_0.MDFF_4.VDD" "VDD.n1022" 0.40906
resist "VDD.n625" "7b_counter_0.MDFF_7.VDD" 0.416545
resist "VDD.n546" "VDD.n545" 0.420929
resist "VDD.n1335" "VDD.n1334" 0.420929
resist "VDD.n465" "VDD.n464" 0.421051
resist "VDD.n619" "VDD.n618" 0.432391
resist "VDD.n914" "VDD.n852" 0.432391
resist "VDD.n1023" "VDD.n998" 0.432391
resist "VDD.n989" "VDD.n988" 0.432391
resist "7b_counter_0.MDFF_7.tspc2_magic_0.VDD" "VDD.n702" 0.433983
resist "7b_counter_0.MDFF_6.tspc2_magic_0.VDD" "VDD.n949" 0.433983
resist "VDD.n1509" "7b_counter_0.MDFF_3.tspc2_magic_0.VDD" 0.433983
resist "VDD.n1618" "7b_counter_0.MDFF_5.tspc2_magic_0.VDD" 0.433983
resist "VDD.n1607" "7b_counter_0.MDFF_4.tspc2_magic_0.VDD" 0.433983
resist "VDD.n1590" "7b_counter_0.MDFF_0.tspc2_magic_0.VDD" 0.433983
resist "VDD.n1047" "7b_counter_0.MDFF_1.tspc2_magic_0.VDD" 0.433983
resist "VDD.n595" "VDD.n594" 0.434348
resist "VDD.n1056" "VDD.n955" 0.434348
resist "VDD.n1060" "VDD.n1057" 0.434348
resist "VDD.n1095" "VDD.n920" 0.434348
resist "VDD.n685" "VDD.n684" 0.434348
resist "VDD.n681" "VDD.n652" 0.434348
resist "VDD.n674" "VDD.n661" 0.434348
resist "VDD.n874" "VDD.n873" 0.434348
resist "VDD.n889" "VDD.n886" 0.434348
resist "VDD.n894" "VDD.n892" 0.434348
resist "VDD.n60" "VDD.n57" 0.434348
resist "VDD.n1626" "VDD.n63" 0.434348
resist "VDD.n1640" "VDD.n50" 0.434348
resist "VDD.n113" "VDD.n108" 0.434348
resist "VDD.n98" "VDD.n97" 0.434348
resist "VDD.n129" "VDD.n96" 0.434348
resist "VDD.n1558" "VDD.n1545" 0.434348
resist "VDD.n1585" "VDD.n1519" 0.434348
resist "VDD.n1518" "VDD.n137" 0.434348
resist "VDD.n1657" "VDD.n1645" 0.434348
resist "VDD.n40" "VDD.n39" 0.434348
resist "VDD.n1665" "VDD.n41" 0.434348
resist "VDD.n473" "VDD.n472" 0.436123
resist "VDD.n1411" "VDD.n1410" 0.436123
resist "VDD.n543" "VDD.n385" 0.440938
resist "VDD.n396" "VDD.n393" 0.440938
resist "VDD.n1337" "VDD.n257" 0.440938
resist "VDD.n1345" "VDD.n1344" 0.440938
resist "VDD.n763" "VDD.n756" 0.440938
resist "VDD.n1686" "VDD.n17" 0.441685
resist "VDD.n1414" "VDD.n181" 0.443778
resist "VDD.n899" "VDD.n898" 0.446828
resist "VDD.n11" "VDD.n10" 0.449511
resist "VDD.n1257" "mux_magic_0.AND2_magic_0.VDD" 0.45
resist "mux_magic_0.AND2_magic_1.VDD" "VDD.n1252" 0.45
resist "p3_gen_magic_0.AND2_magic_1.VDD" "VDD.n470" 0.45
resist "p3_gen_magic_0.AND2_magic_0.VDD" "VDD.n466" 0.45
resist "VDD.n1413" "p2_gen_magic_0.AND2_magic_1.VDD" 0.45
resist "p2_gen_magic_0.AND2_magic_0.VDD" "VDD.n178" 0.45
resist "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.VDD" "VDD.n966" 0.45
resist "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.VDD" "VDD.n1087" 0.45
resist "VDD.n633" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.VDD" 0.45
resist "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.VDD" "VDD.n665" 0.45
resist "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.VDD" "VDD.n693" 0.45
resist "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_1.VDD" "VDD.n669" 0.45
resist "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_1.VDD" "VDD.n698" 0.45
resist "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_1.VDD" "VDD.n628" 0.45
resist "VDD.n1079" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.VDD" 0.45
resist "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_1.VDD" "VDD.n1074" 0.45
resist "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.VDD" "VDD.n944" 0.45
resist "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.VDD" "VDD.n151" 0.45
resist "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.VDD" "VDD.n905" 0.45
resist "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_1.VDD" "VDD.n909" 0.45
resist "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.VDD" "VDD.n1014" 0.45
resist "VDD.n122" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.VDD" 0.45
resist "VDD.n1599" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.VDD" 0.45
resist "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.VDD" "VDD.n1549" 0.45
resist "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_1.VDD" "VDD.n1553" 0.45
resist "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_1.VDD" "VDD.n1593" 0.45
resist "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_1.VDD" "VDD.n117" 0.45
resist "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_1.VDD" "VDD.n1050" 0.45
resist "VDD.n1039" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.VDD" 0.45
resist "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_1.VDD" "VDD.n1034" 0.45
resist "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_1.VDD" "VDD.n1018" 0.45
resist "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_1.VDD" "VDD.n1512" 0.45
resist "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.VDD" "VDD.n1649" 0.45
resist "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_1.VDD" "VDD.n938" 0.45
resist "VDD.n23" "VDD.n22" 0.45358
resist "VDD.n1" "VDD.n0" 0.45358
resist "VDD.n13" "VDD.n6" 0.45358
resist "VDD.n864" "VDD.n67" 0.456102
resist "VDD.n21" "VDD.n20" 0.457826
resist "VDD.n1682" "VDD.n26" 0.457826
resist "VDD.n1227" "VDD.n1226" 0.457826
resist "VDD.n5" "VDD.n4" 0.457826
resist "VDD.n12" "VDD.n9" 0.457826
resist "VDD.n1687" "VDD.n16" 0.457826
resist "VDD.n394" "VDD.n386" 0.458109
resist "VDD.n1348" "VDD.n1347" 0.458109
resist "VDD.n1256" "VDD.n1255" 0.460399
resist "VDD.n1254" "VDD.n1253" 0.460399
resist "VDD.n1054" "VDD.n967" 0.460399
resist "VDD.n1093" "VDD.n1088" 0.460399
resist "VDD.n632" "VDD.n631" 0.460399
resist "VDD.n672" "VDD.n666" 0.460399
resist "VDD.n695" "VDD.n694" 0.460399
resist "VDD.n671" "VDD.n670" 0.460399
resist "VDD.n700" "VDD.n699" 0.460399
resist "VDD.n630" "VDD.n629" 0.460399
resist "VDD.n1078" "VDD.n1077" 0.460399
resist "VDD.n1076" "VDD.n1075" 0.460399
resist "VDD.n947" "VDD.n945" 0.460399
resist "VDD.n1516" "VDD.n152" 0.460399
resist "VDD.n912" "VDD.n906" 0.460399
resist "VDD.n911" "VDD.n910" 0.460399
resist "VDD.n1021" "VDD.n1015" 0.460399
resist "VDD.n121" "VDD.n120" 0.460399
resist "VDD.n1598" "VDD.n1597" 0.460399
resist "VDD.n1556" "VDD.n1550" 0.460399
resist "VDD.n1555" "VDD.n1554" 0.460399
resist "VDD.n1595" "VDD.n1594" 0.460399
resist "VDD.n119" "VDD.n118" 0.460399
resist "VDD.n1052" "VDD.n1051" 0.460399
resist "VDD.n1038" "VDD.n1037" 0.460399
resist "VDD.n1036" "VDD.n1035" 0.460399
resist "VDD.n1020" "VDD.n1019" 0.460399
resist "VDD.n1514" "VDD.n1513" 0.460399
resist "VDD.n1655" "VDD.n1650" 0.460399
resist "VDD.n940" "VDD.n939" 0.460399
resist "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.VDD" "VDD.n1500" 0.46481
resist "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.VDD" "VDD.n880" 0.46481
resist "VDD.n1624" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.VDD" 0.46481
resist "VDD.n1638" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.VDD" 0.46481
resist "VDD.n1637" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_1.VDD" 0.46481
resist "VDD.n1622" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_1.VDD" 0.46481
resist "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.VDD" "VDD.n1609" 0.46481
resist "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.VDD" "VDD.n1577" 0.46481
resist "VDD.n1576" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_1.VDD" 0.46481
resist "VDD.n78" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_1.VDD" 0.46481
resist "VDD.n879" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_1.VDD" 0.46481
resist "VDD.n1499" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_1.VDD" 0.46481
resist "VDD.n1654" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_1.VDD" 0.46481
resist "VDD.n1092" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_1.VDD" 0.46481
resist "VDD.n464" "p3_gen_magic_0.inverter_magic_0.VDD" 0.465072
resist "VDD.n585" "p2_gen_magic_0.DFF_magic_0.inverter_magic_3.VDD" 0.466364
resist "VDD.n320" "divide_by_2_0.inverter_magic_3.VDD" 0.466364
resist "VDD.n725" "7b_counter_0.DFF_magic_0.inverter_magic_3.VDD" 0.466364
resist "DFF_magic_0.inverter_magic_3.VDD" "VDD.n1290" 0.466364
resist "VDD.n1219" "divide_by_2_1.inverter_magic_3.VDD" 0.466364
resist "VDD.n1245" "divide_by_2_1.inverter_magic_5.VDD" 0.48039
resist "VDD.n1332" "p2_gen_magic_0.DFF_magic_0.inverter_magic_5.VDD" 0.48039
resist "VDD.n341" "divide_by_2_0.inverter_magic_5.VDD" 0.48039
resist "VDD.n746" "7b_counter_0.DFF_magic_0.inverter_magic_5.VDD" 0.48039
resist "DFF_magic_0.inverter_magic_5.VDD" "VDD.n1312" 0.48039
resist "p2_gen_magic_0.DFF_magic_0.inverter_magic_4.VDD" "VDD.n567" 0.483896
resist "p3_gen_magic_0.neg_DFF_magic_0.inverter_magic_4.VDD" "VDD.n368" 0.483896
resist "divide_by_2_0.inverter_magic_4.VDD" "VDD.n302" 0.483896
resist "7b_counter_0.DFF_magic_0.inverter_magic_4.VDD" "VDD.n607" 0.483896
resist "DFF_magic_0.inverter_magic_4.VDD" "VDD.n1301" 0.483896
resist "divide_by_2_1.inverter_magic_4.VDD" "VDD.n1201" 0.483896
resist "VDD.n765" "VDD.n749" 0.485354
resist "VDD.n1249" "VDD.n1248" 0.487114
resist "VDD.n1258" "VDD.n1257" 0.490019
resist "VDD.n472" "VDD.n471" 0.490019
resist "VDD.n470" "VDD.n469" 0.490019
resist "VDD.n468" "VDD.n467" 0.490019
resist "VDD.n466" "VDD.n465" 0.490019
resist "VDD.n1412" "VDD.n1411" 0.490019
resist "VDD.n180" "VDD.n179" 0.490019
resist "VDD.n966" "VDD.n965" 0.490019
resist "VDD.n1087" "VDD.n1086" 0.490019
resist "VDD.n634" "VDD.n633" 0.490019
resist "VDD.n665" "VDD.n664" 0.490019
resist "VDD.n693" "VDD.n692" 0.490019
resist "VDD.n1080" "VDD.n1079" 0.490019
resist "VDD.n944" "VDD.n943" 0.490019
resist "VDD.n151" "VDD.n150" 0.490019
resist "VDD.n905" "VDD.n904" 0.490019
resist "VDD.n1014" "VDD.n1013" 0.490019
resist "VDD.n123" "VDD.n122" 0.490019
resist "VDD.n1600" "VDD.n1599" 0.490019
resist "VDD.n1549" "VDD.n1548" 0.490019
resist "VDD.n1040" "VDD.n1039" 0.490019
resist "VDD.n1649" "VDD.n1648" 0.490019
resist "VDD.n1259" "VDD.n599" 0.493757
resist "VDD.n964" "VDD.n960" 0.493757
resist "VDD.n1085" "VDD.n925" 0.493757
resist "VDD.n635" "VDD.n613" 0.493757
resist "VDD.n657" "VDD.n656" 0.493757
resist "VDD.n691" "VDD.n650" 0.493757
resist "VDD.n1081" "VDD.n1069" 0.493757
resist "VDD.n36" "VDD.n35" 0.493757
resist "VDD.n1503" "VDD.n1482" 0.493757
resist "VDD.n149" "VDD.n142" 0.493757
resist "VDD.n883" "VDD.n868" 0.493757
resist "VDD.n903" "VDD.n857" 0.493757
resist "VDD.n1631" "VDD.n55" 0.493757
resist "VDD.n1467" "VDD.n1462" 0.493757
resist "VDD.n1612" "VDD.n71" 0.493757
resist "VDD.n1012" "VDD.n1003" 0.493757
resist "VDD.n124" "VDD.n103" 0.493757
resist "VDD.n1601" "VDD.n91" 0.493757
resist "VDD.n1580" "VDD.n1539" 0.493757
resist "VDD.n1524" "VDD.n1523" 0.493757
resist "VDD.n1041" "VDD.n983" 0.493757
resist "VDD.n46" "VDD.n45" 0.493757
resist "VDD.n361" "VDD.n360" 0.50459
resist "VDD.n299" "VDD.n298" 0.50459
resist "VDD.n716" "VDD.n715" 0.50459
resist "VDD.n1294" "VDD.n1293" 0.50459
resist "VDD.n1198" "VDD.n1197" 0.50459
resist "VDD.n1239" "VDD.n1190" 0.504935
resist "VDD.n1326" "VDD.n260" 0.504935
resist "VDD.n575" "VDD.n574" 0.504935
resist "VDD.n372" "VDD.n371" 0.504935
resist "VDD.n310" "VDD.n309" 0.504935
resist "VDD.n335" "VDD.n291" 0.504935
resist "VDD.n740" "VDD.n708" 0.504935
resist "VDD.n1272" "VDD.n588" 0.504935
resist "VDD.n1305" "VDD.n1304" 0.504935
resist "VDD.n1209" "VDD.n1208" 0.504935
resist "VDD.n1687" "VDD.n1686" 0.509033
resist "VDD.n349" "VDD.n348" 0.509217
resist "VDD.n13" "VDD.n12" 0.511579
resist "VDD.n11" "VDD.n5" 0.511579
resist "VDD.n1227" "VDD.n1" 0.511579
resist "VDD.n23" "VDD.n21" 0.511579
resist "VDD.n520" "p3_gen_magic_0.xnor_magic_3.VDD" 0.513367
resist "p3_gen_magic_0.xnor_magic_4.VDD" "VDD.n528" 0.513367
resist "VDD.n533" "p3_gen_magic_0.xnor_magic_0.VDD" 0.513367
resist "VDD.n1371" "p2_gen_magic_0.xnor_magic_3.VDD" 0.513367
resist "VDD.n1363" "p2_gen_magic_0.xnor_magic_4.VDD" 0.513367
resist "VDD.n1358" "p2_gen_magic_0.xnor_magic_0.VDD" 0.513367
resist "7b_counter_0.MDFF_1.mux_magic_2.VDD" "VDD.n1055" 0.527614
resist "7b_counter_0.MDFF_1.mux_magic_3.VDD" "VDD.n1094" 0.527614
resist "7b_counter_0.MDFF_7.mux_magic_2.VDD" "VDD.n645" 0.527614
resist "7b_counter_0.MDFF_7.mux_magic_3.VDD" "VDD.n673" 0.527614
resist "VDD.n875" "7b_counter_0.MDFF_4.mux_magic_3.VDD" 0.527614
resist "7b_counter_0.MDFF_5.mux_magic_2.VDD" "VDD.n1625" 0.527614
resist "7b_counter_0.MDFF_5.mux_magic_3.VDD" "VDD.n1639" 0.527614
resist "VDD.n114" "7b_counter_0.MDFF_0.mux_magic_3.VDD" 0.527614
resist "VDD.n130" "7b_counter_0.MDFF_0.mux_magic_2.VDD" 0.527614
resist "7b_counter_0.MDFF_3.mux_magic_3.VDD" "VDD.n1557" 0.527614
resist "7b_counter_0.MDFF_3.mux_magic_2.VDD" "VDD.n1517" 0.527614
resist "7b_counter_0.MDFF_6.mux_magic_3.VDD" "VDD.n1656" 0.527614
resist "VDD.n946" "7b_counter_0.MDFF_6.mux_magic_2.VDD" 0.527614
resist "VDD.n202" "VDD.n157" 0.529741
resist "VDD.n639" "VDD.n638" 0.551739
resist "VDD.n702" "VDD.n644" 0.551739
resist "VDD.n930" "VDD.n929" 0.551739
resist "VDD.n949" "VDD.n935" 0.551739
resist "VDD.n1509" "VDD.n155" 0.551739
resist "VDD.n1475" "VDD.n1474" 0.551739
resist "VDD.n1618" "VDD.n66" 0.551739
resist "VDD.n861" "VDD.n860" 0.551739
resist "VDD.n1607" "VDD.n81" 0.551739
resist "VDD.n84" "VDD.n83" 0.551739
resist "VDD.n1590" "VDD.n133" 0.551739
resist "VDD.n1532" "VDD.n1531" 0.551739
resist "VDD.n973" "VDD.n972" 0.551739
resist "VDD.n1047" "VDD.n970" 0.551739
resist "VDD.n1180" "VDD.n610" 0.55875
resist "VDD.n483" "VDD.n482" 0.560558
resist "VDD.n193" "VDD.n192" 0.560558
resist "OR_magic_2.VDD" "VDD.n343" 0.565131
resist "7b_counter_0.NOR_gate_1.VDD" "VDD.n767" 0.565511
resist "VDD.n1681" "VDD.n27" 0.569116
resist "VDD.n1266" "VDD.n1265" 0.582189
resist "VDD.n780" "VDD.n779" 0.589891
resist "7b_counter_0.VDD" "VDD.n21" 0.639414
resist "VDD.n1535" "VDD.n134" 0.646017
resist "VDD.n562" "VDD.n561" 0.648702
resist "VDD.n1478" "VDD.n1459" 0.649831
resist "VDD.n1187" "VDD.n606" 0.650957
resist "VDD.n1259" "VDD.n1258" 0.651813
resist "VDD.n965" "VDD.n964" 0.651813
resist "VDD.n1086" "VDD.n1085" 0.651813
resist "VDD.n635" "VDD.n634" 0.651813
resist "VDD.n664" "VDD.n657" 0.651813
resist "VDD.n692" "VDD.n691" 0.651813
resist "VDD.n1081" "VDD.n1080" 0.651813
resist "VDD.n943" "VDD.n36" 0.651813
resist "VDD.n1503" "VDD.n1502" 0.651813
resist "VDD.n150" "VDD.n149" 0.651813
resist "VDD.n883" "VDD.n882" 0.651813
resist "VDD.n904" "VDD.n903" 0.651813
resist "VDD.n1632" "VDD.n1631" 0.651813
resist "VDD.n1467" "VDD.n1466" 0.651813
resist "VDD.n1612" "VDD.n1611" 0.651813
resist "VDD.n1013" "VDD.n1012" 0.651813
resist "VDD.n124" "VDD.n123" 0.651813
resist "VDD.n1601" "VDD.n1600" 0.651813
resist "VDD.n1580" "VDD.n1579" 0.651813
resist "VDD.n1548" "VDD.n1524" 0.651813
resist "VDD.n1041" "VDD.n1040" 0.651813
resist "VDD.n1648" "VDD.n46" 0.651813
resist "VDD.n610" "VDD.n609" 0.658223
resist "VDD.n991" "VDD.n990" 0.694144
resist "VDD.n539" "p3_gen_magic_0.VDD" 0.703133
resist "p2_gen_magic_0.VDD" "VDD.n1352" 0.703133
resist "VDD.n529" "VDD.n423" 0.70898
resist "VDD.n1362" "VDD.n242" 0.70898
resist "VDD.n12" "VDD.n11" 0.715263
resist "VDD.n1247" "VDD.n602" 0.717556
resist "VDD.n1059" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.VDD" 0.7296
resist "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.VDD" "VDD.n1174" 0.7296
resist "VDD.n680" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.VDD" 0.7296
resist "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.VDD" "VDD.n1066" 0.7296
resist "VDD.n1671" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.VDD" 0.7296
resist "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.VDD" "VDD.n1479" 0.7296
resist "VDD.n888" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.VDD" 0.7296
resist "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.VDD" "VDD.n865" 0.7296
resist "VDD.n59" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.VDD" 0.7296
resist "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.VDD" "VDD.n1005" 0.7296
resist "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.VDD" "VDD.n100" 0.7296
resist "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.VDD" "VDD.n1536" 0.7296
resist "VDD.n1584" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.VDD" 0.7296
resist "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.VDD" "VDD.n980" 0.7296
resist "VDD.n1664" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.VDD" 0.7296
resist "VDD.n1502" "VDD.n1501" 0.738228
resist "VDD.n882" "VDD.n881" 0.738228
resist "VDD.n1466" "VDD.n1465" 0.738228
resist "VDD.n1633" "VDD.n1632" 0.738228
resist "VDD.n1611" "VDD.n1610" 0.738228
resist "VDD.n1579" "VDD.n1578" 0.738228
resist "VDD.n1173" "VDD.n1172" 0.739068
resist "VDD.n1065" "VDD.n1064" 0.739068
resist "VDD.n1606" "VDD.n87" 0.739068
resist "VDD.n1046" "VDD.n976" 0.739068
resist "7b_counter_0.NOR_gate_0.VDD" "VDD.n783" 0.750264
resist "VDD.n1097" "VDD.n1096" 0.751598
resist "VDD.n675" "VDD.n658" 0.751598
resist "VDD.n844" "VDD.n843" 0.751598
resist "VDD.n847" "VDD.n846" 0.751598
resist "VDD.n915" "VDD.n849" 0.751598
resist "VDD.n1641" "VDD.n47" 0.751598
resist "VDD.n1024" "VDD.n995" 0.751598
resist "VDD.n112" "VDD.n109" 0.751598
resist "VDD.n1564" "VDD.n1563" 0.751598
resist "VDD.n1568" "VDD.n1567" 0.751598
resist "VDD.n1490" "VDD.n1489" 0.751598
resist "VDD.n1659" "VDD.n1658" 0.751598
resist "VDD.n771" "VDD.n770" 0.762764
resist "VDD.n383" "VDD.n381" 0.778181
resist "VDD.n391" "VDD.n389" 0.778181
resist "VDD.n255" "VDD.n253" 0.778181
resist "VDD.n1342" "VDD.n1340" 0.778181
resist "VDD.n754" "VDD.n752" 0.778181
resist "VDD.n779" "VDD.n778" 0.81
resist "VDD.n475" "VDD.n454" 0.81202
resist "VDD.n189" "VDD.n188" 0.81202
resist "VDD.n1174" "VDD.n1173" 0.817042
resist "VDD.n1066" "VDD.n1065" 0.817042
resist "VDD.n1479" "VDD.n1478" 0.817042
resist "VDD.n865" "VDD.n864" 0.817042
resist "VDD.n1005" "VDD.n87" 0.817042
resist "VDD.n1536" "VDD.n1535" 0.817042
resist "VDD.n980" "VDD.n976" 0.817042
resist "VDD.n512" "VDD.n511" 0.819945
resist "VDD.n498" "VDD.n441" 0.819945
resist "VDD.n489" "VDD.n488" 0.819945
resist "VDD.n1379" "VDD.n1378" 0.819945
resist "VDD.n1398" "VDD.n1397" 0.819945
resist "VDD.n423" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD" 0.854082
resist "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VDD" "VDD.n242" 0.854082
resist "VDD.n1582" "VDD.n1528" 0.863347
resist "VDD.n1488" "VDD.n1487" 0.882391
resist "VDD.n1415" "VDD.n175" 0.887736
resist "VDD" "VDD.n1227" 0.894079
resist "VDD.n644" "VDD.n643" 0.946957
resist "VDD.n778" "VDD.n777" 0.946957
resist "VDD.n777" "VDD.n776" 0.946957
resist "VDD.n776" "VDD.n775" 0.946957
resist "VDD.n935" "VDD.n934" 0.946957
resist "VDD.n155" "VDD.n154" 0.946957
resist "VDD.n66" "VDD.n65" 0.946957
resist "VDD.n81" "VDD.n80" 0.946957
resist "VDD.n133" "VDD.n132" 0.946957
resist "VDD.n970" "VDD.n969" 0.946957
resist "VDD.n1060" "VDD.n1059" 0.968646
resist "VDD.n681" "VDD.n680" 0.968646
resist "VDD.n889" "VDD.n888" 0.968646
resist "VDD.n60" "VDD.n59" 0.968646
resist "VDD.n100" "VDD.n98" 0.968646
resist "VDD.n1585" "VDD.n1584" 0.968646
resist "VDD.n1665" "VDD.n1664" 0.968646
resist "VDD.n1102" "VDD.n175" 0.98434
resist "VDD.n1458" "VDD.n1457" 0.985283
resist "VDD.n1416" "VDD.n1415" 1.07434
resist "VDD.n1456" "VDD.n1455" 1.08434
resist "VDD.n555" "VDD.n554" 1.10244
resist "VDD.n1162" "VDD.n1135" 1.11717
resist "VDD.n525" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD" 1.13051
resist "VDD.n1366" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VDD" 1.13051
resist "VDD.n1103" "VDD.n1102" 1.15038
resist "VDD.n538" "VDD.n537" 1.16908
resist "VDD.n1354" "VDD.n1353" 1.16908
resist "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD" "VDD.n524" 1.20765
resist "VDD.n1367" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VDD" 1.20765
resist "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD" "VDD.n532" 1.21684
resist "VDD.n1359" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VDD" 1.21684
resist "VDD.n747" "VDD.n706" 1.22881
resist "VDD.t152" "VDD.t1093" 1.29983
resist "VDD.t154" "VDD.t1091" 1.29983
resist "VDD.t156" "VDD.t1032" 1.29983
resist "VDD.t1060" "VDD.t448" 1.29983
resist "VDD.t1044" "VDD.t200" 1.29983
resist "VDD.t1030" "VDD.t198" 1.29983
resist "VDD.t1347" "VDD.t438" 1.30039
resist "VDD.t441" "VDD.t1308" 1.30039
resist "VDD.t436" "VDD.t1371" 1.30039
resist "VDD.n519" "VDD.n429" 1.335
resist "VDD.n1372" "VDD.n220" 1.335
resist "VDD.n1248" "VDD.n1247" 1.47329
resist "VDD.n351" "VDD.n287" 1.5393
resist "VDD.n1063" "VDD.t2164" 1.55682
resist "VDD.t1871" "VDD.t1647" 1.55682
resist "VDD.t1869" "VDD.t274" 1.55682
resist "VDD.t1696" "VDD.t272" 1.55682
resist "VDD.t604" "VDD.t50" 1.55682
resist "VDD.t602" "VDD.t618" 1.55682
resist "VDD.t523" "VDD.t620" 1.55682
resist "VDD.n1616" "VDD.t203" 1.55682
resist "VDD.n1588" "VDD.t2026" 1.55763
resist "VDD.t145" "VDD.t242" 1.55763
resist "VDD.t147" "VDD.t66" 1.55763
resist "VDD.t1864" "VDD.t68" 1.55763
resist "VDD.n1237" "VDD.n1236" 1.61627
resist "VDD.n1324" "VDD.n1323" 1.61627
resist "VDD.n333" "VDD.n332" 1.61627
resist "VDD.n738" "VDD.n737" 1.61627
resist "VDD.n1278" "VDD.n1277" 1.61627
resist "VDD.n1195" "VDD.t1166" 1.625
resist "VDD.n1195" "VDD.t1164" 1.625
resist "VDD.n1194" "VDD.t1577" 1.625
resist "VDD.n1194" "VDD.t1573" 1.625
resist "VDD.n1191" "VDD.t1887" 1.625
resist "VDD.n1191" "VDD.t1883" 1.625
resist "VDD.n1192" "VDD.t253" 1.625
resist "VDD.n1192" "VDD.t249" 1.625
resist "VDD.n1189" "VDD.t1575" 1.625
resist "VDD.n1189" "VDD.t1565" 1.625
resist "VDD.n592" "VDD.t1799" 1.625
resist "VDD.n592" "VDD.t1786" 1.625
resist "VDD.n593" "VDD.t1785" 1.625
resist "VDD.n593" "VDD.t1777" 1.625
resist "VDD.n600" "VDD.t1150" 1.625
resist "VDD.n600" "VDD.t588" 1.625
resist "VDD.n601" "VDD.t705" 1.625
resist "VDD.n601" "VDD.t1152" 1.625
resist "VDD.n598" "VDD.t611" 1.625
resist "VDD.n598" "VDD.t613" 1.625
resist "VDD.n1251" "VDD.t1944" 1.625
resist "VDD.n1251" "VDD.t926" 1.625
resist "VDD.n1250" "VDD.t1796" 1.625
resist "VDD.n1250" "VDD.t1938" 1.625
resist "VDD.n1267" "VDD.t1213" 1.625
resist "VDD.n1267" "VDD.t1215" 1.625
resist "VDD.n1281" "VDD.t834" 1.625
resist "VDD.n1281" "VDD.t824" 1.625
resist "VDD.n259" "VDD.t818" 1.625
resist "VDD.n259" "VDD.t1912" 1.625
resist "VDD.n261" "VDD.t1499" 1.625
resist "VDD.n261" "VDD.t1493" 1.625
resist "VDD.n262" "VDD.t797" 1.625
resist "VDD.n262" "VDD.t801" 1.625
resist "VDD.n569" "VDD.t1903" 1.625
resist "VDD.n569" "VDD.t878" 1.625
resist "VDD.n568" "VDD.t1006" 1.625
resist "VDD.n568" "VDD.t1004" 1.625
resist "VDD.n566" "VDD.t1497" 1.625
resist "VDD.n566" "VDD.t1491" 1.625
resist "VDD.n267" "VDD.t2068" 1.625
resist "VDD.n267" "VDD.t2063" 1.625
resist "VDD.n265" "VDD.t1014" 1.625
resist "VDD.n265" "VDD.t1012" 1.625
resist "VDD.n264" "VDD.t1897" 1.625
resist "VDD.n264" "VDD.t1910" 1.625
resist "VDD.n282" "VDD.t1483" 1.625
resist "VDD.n282" "VDD.t1485" 1.625
resist "VDD.n280" "VDD.t1976" 1.625
resist "VDD.n280" "VDD.t1980" 1.625
resist "VDD.n363" "VDD.t872" 1.625
resist "VDD.n363" "VDD.t830" 1.625
resist "VDD.n369" "VDD.t2113" 1.625
resist "VDD.n369" "VDD.t2115" 1.625
resist "VDD.n278" "VDD.t2101" 1.625
resist "VDD.n278" "VDD.t2111" 1.625
resist "VDD.n379" "VDD.t652" 1.625
resist "VDD.n379" "VDD.t468" 1.625
resist "VDD.n380" "VDD.t1874" 1.625
resist "VDD.n380" "VDD.t480" 1.625
resist "VDD.n382" "VDD.t651" 1.625
resist "VDD.n382" "VDD.t469" 1.625
resist "VDD.n384" "VDD.t1875" 1.625
resist "VDD.n384" "VDD.t479" 1.625
resist "VDD.n387" "VDD.t701" 1.625
resist "VDD.n387" "VDD.t1619" 1.625
resist "VDD.n388" "VDD.t1419" 1.625
resist "VDD.n388" "VDD.t765" 1.625
resist "VDD.n390" "VDD.t700" 1.625
resist "VDD.n390" "VDD.t1618" 1.625
resist "VDD.n392" "VDD.t1420" 1.625
resist "VDD.n392" "VDD.t766" 1.625
resist "VDD.n400" "VDD.t1408" 1.625
resist "VDD.n400" "VDD.t1394" 1.625
resist "VDD.n397" "VDD.t1250" 1.625
resist "VDD.n397" "VDD.t1244" 1.625
resist "VDD.n398" "VDD.t1935" 1.625
resist "VDD.n398" "VDD.t1936" 1.625
resist "VDD.n406" "VDD.t1237" 1.625
resist "VDD.n406" "VDD.t1226" 1.625
resist "VDD.n405" "VDD.t2057" 1.625
resist "VDD.n405" "VDD.t2043" 1.625
resist "VDD.n412" "VDD.t1857" 1.625
resist "VDD.n412" "VDD.t1849" 1.625
resist "VDD.n413" "VDD.t25" 1.625
resist "VDD.n413" "VDD.t23" 1.625
resist "VDD.n415" "VDD.t1846" 1.625
resist "VDD.n415" "VDD.t1844" 1.625
resist "VDD.n416" "VDD.t2091" 1.625
resist "VDD.n416" "VDD.t2085" 1.625
resist "VDD.n424" "VDD.t1695" 1.625
resist "VDD.n424" "VDD.t1681" 1.625
resist "VDD.n425" "VDD.t1636" 1.625
resist "VDD.n425" "VDD.t1634" 1.625
resist "VDD.n427" "VDD.t1687" 1.625
resist "VDD.n427" "VDD.t1677" 1.625
resist "VDD.n430" "VDD.t2129" 1.625
resist "VDD.n430" "VDD.t2126" 1.625
resist "VDD.n433" "VDD.t770" 1.625
resist "VDD.n433" "VDD.t768" 1.625
resist "VDD.n432" "VDD.t2146" 1.625
resist "VDD.n432" "VDD.t2132" 1.625
resist "VDD.n435" "VDD.t2035" 1.625
resist "VDD.n435" "VDD.t2033" 1.625
resist "VDD.n437" "VDD.t1435" 1.625
resist "VDD.n437" "VDD.t1428" 1.625
resist "VDD.n439" "VDD.t301" 1.625
resist "VDD.n439" "VDD.t299" 1.625
resist "VDD.n438" "VDD.t1456" 1.625
resist "VDD.n438" "VDD.t1440" 1.625
resist "VDD.n442" "VDD.t1968" 1.625
resist "VDD.n442" "VDD.t1960" 1.625
resist "VDD.n443" "VDD.t2011" 1.625
resist "VDD.n443" "VDD.t2004" 1.625
resist "VDD.n446" "VDD.t599" 1.625
resist "VDD.n446" "VDD.t601" 1.625
resist "VDD.n445" "VDD.t2001" 1.625
resist "VDD.n445" "VDD.t1995" 1.625
resist "VDD.n448" "VDD.t1828" 1.625
resist "VDD.n448" "VDD.t1820" 1.625
resist "VDD.n450" "VDD.t1523" 1.625
resist "VDD.n450" "VDD.t1545" 1.625
resist "VDD.n452" "VDD.t237" 1.625
resist "VDD.n452" "VDD.t239" 1.625
resist "VDD.n451" "VDD.t1529" 1.625
resist "VDD.n451" "VDD.t1524" 1.625
resist "VDD.n455" "VDD.t1182" 1.625
resist "VDD.n455" "VDD.t1178" 1.625
resist "VDD.n456" "VDD.t553" 1.625
resist "VDD.n456" "VDD.t104" 1.625
resist "VDD.n457" "VDD.t106" 1.625
resist "VDD.n457" "VDD.t464" 1.625
resist "VDD.n458" "VDD.t1922" 1.625
resist "VDD.n458" "VDD.t912" 1.625
resist "VDD.n459" "VDD.t910" 1.625
resist "VDD.n459" "VDD.t1609" 1.625
resist "VDD.n460" "VDD.t1783" 1.625
resist "VDD.n460" "VDD.t1809" 1.625
resist "VDD.n273" "VDD.t848" 1.625
resist "VDD.n273" "VDD.t826" 1.625
resist "VDD.n274" "VDD.t866" 1.625
resist "VDD.n274" "VDD.t842" 1.625
resist "VDD.n271" "VDD.t419" 1.625
resist "VDD.n271" "VDD.t421" 1.625
resist "VDD.n270" "VDD.t2099" 1.625
resist "VDD.n270" "VDD.t2103" 1.625
resist "VDD.n347" "VDD.t1472" 1.625
resist "VDD.n347" "VDD.t1469" 1.625
resist "VDD.n304" "VDD.t1665" 1.625
resist "VDD.n304" "VDD.t1653" 1.625
resist "VDD.n303" "VDD.t398" 1.625
resist "VDD.n303" "VDD.t392" 1.625
resist "VDD.n301" "VDD.t1515" 1.625
resist "VDD.n301" "VDD.t1509" 1.625
resist "VDD.n297" "VDD.t1948" 1.625
resist "VDD.n297" "VDD.t1946" 1.625
resist "VDD.n296" "VDD.t1987" 1.625
resist "VDD.n296" "VDD.t1985" 1.625
resist "VDD.n295" "VDD.t1426" 1.625
resist "VDD.n295" "VDD.t1663" 1.625
resist "VDD.n292" "VDD.t1513" 1.625
resist "VDD.n292" "VDD.t1511" 1.625
resist "VDD.n293" "VDD.t342" 1.625
resist "VDD.n293" "VDD.t336" 1.625
resist "VDD.n290" "VDD.t1659" 1.625
resist "VDD.n290" "VDD.t1422" 1.625
resist "VDD.n251" "VDD.t743" 1.625
resist "VDD.n251" "VDD.t123" 1.625
resist "VDD.n252" "VDD.t1478" 1.625
resist "VDD.n252" "VDD.t746" 1.625
resist "VDD.n254" "VDD.t744" 1.625
resist "VDD.n254" "VDD.t122" 1.625
resist "VDD.n256" "VDD.t1479" 1.625
resist "VDD.n256" "VDD.t747" 1.625
resist "VDD.n1338" "VDD.t308" 1.625
resist "VDD.n1338" "VDD.t125" 1.625
resist "VDD.n1339" "VDD.t2070" 1.625
resist "VDD.n1339" "VDD.t741" 1.625
resist "VDD.n1341" "VDD.t307" 1.625
resist "VDD.n1341" "VDD.t126" 1.625
resist "VDD.n1343" "VDD.t2071" 1.625
resist "VDD.n1343" "VDD.t740" 1.625
resist "VDD.n246" "VDD.t1388" 1.625
resist "VDD.n246" "VDD.t1406" 1.625
resist "VDD.n243" "VDD.t1229" 1.625
resist "VDD.n243" "VDD.t1254" 1.625
resist "VDD.n244" "VDD.t303" 1.625
resist "VDD.n244" "VDD.t305" 1.625
resist "VDD.n225" "VDD.t1248" 1.625
resist "VDD.n225" "VDD.t1239" 1.625
resist "VDD.n224" "VDD.t2039" 1.625
resist "VDD.n224" "VDD.t2053" 1.625
resist "VDD.n231" "VDD.t1842" 1.625
resist "VDD.n231" "VDD.t1858" 1.625
resist "VDD.n232" "VDD.t324" 1.625
resist "VDD.n232" "VDD.t326" 1.625
resist "VDD.n234" "VDD.t1856" 1.625
resist "VDD.n234" "VDD.t1848" 1.625
resist "VDD.n235" "VDD.t2073" 1.625
resist "VDD.n235" "VDD.t2093" 1.625
resist "VDD.n221" "VDD.t1680" 1.625
resist "VDD.n221" "VDD.t1690" 1.625
resist "VDD.n222" "VDD.t803" 1.625
resist "VDD.n222" "VDD.t805" 1.625
resist "VDD.n218" "VDD.t1672" 1.625
resist "VDD.n218" "VDD.t1683" 1.625
resist "VDD.n215" "VDD.t2140" 1.625
resist "VDD.n215" "VDD.t2138" 1.625
resist "VDD.n213" "VDD.t435" 1.625
resist "VDD.n213" "VDD.t433" 1.625
resist "VDD.n212" "VDD.t2127" 1.625
resist "VDD.n212" "VDD.t2141" 1.625
resist "VDD.n208" "VDD.t1790" 1.625
resist "VDD.n208" "VDD.t1807" 1.625
resist "VDD.n207" "VDD.t1445" 1.625
resist "VDD.n207" "VDD.t1442" 1.625
resist "VDD.n204" "VDD.t174" 1.625
resist "VDD.n204" "VDD.t176" 1.625
resist "VDD.n203" "VDD.t1433" 1.625
resist "VDD.n203" "VDD.t1448" 1.625
resist "VDD.n201" "VDD.t1958" 1.625
resist "VDD.n201" "VDD.t1966" 1.625
resist "VDD.n198" "VDD.t1993" 1.625
resist "VDD.n198" "VDD.t2013" 1.625
resist "VDD.n196" "VDD.t4" 1.625
resist "VDD.n196" "VDD.t6" 1.625
resist "VDD.n195" "VDD.t2009" 1.625
resist "VDD.n195" "VDD.t2002" 1.625
resist "VDD.n191" "VDD.t1832" 1.625
resist "VDD.n191" "VDD.t1826" 1.625
resist "VDD.n190" "VDD.t1535" 1.625
resist "VDD.n190" "VDD.t1526" 1.625
resist "VDD.n186" "VDD.t139" 1.625
resist "VDD.n186" "VDD.t141" 1.625
resist "VDD.n185" "VDD.t1541" 1.625
resist "VDD.n185" "VDD.t1536" 1.625
resist "VDD.n184" "VDD.t1186" 1.625
resist "VDD.n184" "VDD.t1184" 1.625
resist "VDD.n176" "VDD.t162" 1.625
resist "VDD.n176" "VDD.t1861" 1.625
resist "VDD.n177" "VDD.t1863" 1.625
resist "VDD.n177" "VDD.t166" 1.625
resist "VDD.n782" "VDD.t1430" 1.625
resist "VDD.n782" "VDD.t1443" 1.625
resist "VDD.n781" "VDD.t1453" 1.625
resist "VDD.n781" "VDD.t1439" 1.625
resist "VDD.n959" "VDD.t355" 1.625
resist "VDD.n959" "VDD.t357" 1.625
resist "VDD.n957" "VDD.t273" 1.625
resist "VDD.n957" "VDD.t277" 1.625
resist "VDD.n956" "VDD.t1648" 1.625
resist "VDD.n956" "VDD.t275" 1.625
resist "VDD.n953" "VDD.t1092" 1.625
resist "VDD.n953" "VDD.t1033" 1.625
resist "VDD.n954" "VDD.t1116" 1.625
resist "VDD.n954" "VDD.t1064" 1.625
resist "VDD.n924" "VDD.t38" 1.625
resist "VDD.n924" "VDD.t41" 1.625
resist "VDD.n922" "VDD.t1850" 1.625
resist "VDD.n922" "VDD.t36" 1.625
resist "VDD.n921" "VDD.t1582" 1.625
resist "VDD.n921" "VDD.t1859" 1.625
resist "VDD.n918" "VDD.t1047" 1.625
resist "VDD.n918" "VDD.t1035" 1.625
resist "VDD.n919" "VDD.t1080" 1.625
resist "VDD.n919" "VDD.t1065" 1.625
resist "VDD.n714" "VDD.t1264" 1.625
resist "VDD.n714" "VDD.t1262" 1.625
resist "VDD.n718" "VDD.t974" 1.625
resist "VDD.n718" "VDD.t972" 1.625
resist "VDD.n615" "VDD.t940" 1.625
resist "VDD.n615" "VDD.t1640" 1.625
resist "VDD.n614" "VDD.t282" 1.625
resist "VDD.n614" "VDD.t941" 1.625
resist "VDD.n612" "VDD.t673" 1.625
resist "VDD.n612" "VDD.t674" 1.625
resist "VDD.n640" "VDD.t530" 1.625
resist "VDD.n640" "VDD.t528" 1.625
resist "VDD.n637" "VDD.t533" 1.625
resist "VDD.n637" "VDD.t1203" 1.625
resist "VDD.n642" "VDD.t943" 1.625
resist "VDD.n642" "VDD.t709" 1.625
resist "VDD.n683" "VDD.t1125" 1.625
resist "VDD.n683" "VDD.t1137" 1.625
resist "VDD.n682" "VDD.t1076" 1.625
resist "VDD.n682" "VDD.t1084" 1.625
resist "VDD.n655" "VDD.t112" 1.625
resist "VDD.n655" "VDD.t115" 1.625
resist "VDD.n663" "VDD.t761" 1.625
resist "VDD.n663" "VDD.t1685" 1.625
resist "VDD.n662" "VDD.t1692" 1.625
resist "VDD.n662" "VDD.t512" 1.625
resist "VDD.n660" "VDD.t1101" 1.625
resist "VDD.n660" "VDD.t1126" 1.625
resist "VDD.n659" "VDD.t1113" 1.625
resist "VDD.n659" "VDD.t1105" 1.625
resist "VDD.n649" "VDD.t430" 1.625
resist "VDD.n649" "VDD.t428" 1.625
resist "VDD.n647" "VDD.t565" 1.625
resist "VDD.n647" "VDD.t625" 1.625
resist "VDD.n646" "VDD.t627" 1.625
resist "VDD.n646" "VDD.t1587" 1.625
resist "VDD.n668" "VDD.t297" 1.625
resist "VDD.n668" "VDD.t904" 1.625
resist "VDD.n667" "VDD.t893" 1.625
resist "VDD.n667" "VDD.t1144" 1.625
resist "VDD.n697" "VDD.t665" 1.625
resist "VDD.n697" "VDD.t2095" 1.625
resist "VDD.n696" "VDD.t2083" 1.625
resist "VDD.n696" "VDD.t1124" 1.625
resist "VDD.n626" "VDD.t2075" 1.625
resist "VDD.n626" "VDD.t1053" 1.625
resist "VDD.n627" "VDD.t557" 1.625
resist "VDD.n627" "VDD.t2077" 1.625
resist "VDD.n616" "VDD.t1090" 1.625
resist "VDD.n616" "VDD.t1070" 1.625
resist "VDD.n617" "VDD.t1115" 1.625
resist "VDD.n617" "VDD.t1106" 1.625
resist "VDD.n608" "VDD.t679" 1.625
resist "VDD.n608" "VDD.t683" 1.625
resist "VDD.n704" "VDD.t1906" 1.625
resist "VDD.n704" "VDD.t896" 1.625
resist "VDD.n769" "VDD.t1539" 1.625
resist "VDD.n769" "VDD.t1540" 1.625
resist "VDD.n768" "VDD.t1531" 1.625
resist "VDD.n768" "VDD.t1533" 1.625
resist "VDD.n757" "VDD.t1260" 1.625
resist "VDD.n757" "VDD.t1299" 1.625
resist "VDD.n750" "VDD.t314" 1.625
resist "VDD.n750" "VDD.t1639" 1.625
resist "VDD.n751" "VDD.t1650" 1.625
resist "VDD.n751" "VDD.t2148" 1.625
resist "VDD.n753" "VDD.t315" 1.625
resist "VDD.n753" "VDD.t1638" 1.625
resist "VDD.n755" "VDD.t1651" 1.625
resist "VDD.n755" "VDD.t2149" 1.625
resist "VDD.n707" "VDD.t906" 1.625
resist "VDD.n707" "VDD.t868" 1.625
resist "VDD.n709" "VDD.t980" 1.625
resist "VDD.n709" "VDD.t976" 1.625
resist "VDD.n710" "VDD.t504" 1.625
resist "VDD.n710" "VDD.t508" 1.625
resist "VDD.n713" "VDD.t952" 1.625
resist "VDD.n713" "VDD.t954" 1.625
resist "VDD.n712" "VDD.t900" 1.625
resist "VDD.n712" "VDD.t852" 1.625
resist "VDD.n605" "VDD.t1458" 1.625
resist "VDD.n605" "VDD.t1474" 1.625
resist "VDD.n931" "VDD.t155" 1.625
resist "VDD.n931" "VDD.t157" 1.625
resist "VDD.n928" "VDD.t2166" 1.625
resist "VDD.n928" "VDD.t158" 1.625
resist "VDD.n933" "VDD.t1870" 1.625
resist "VDD.n933" "VDD.t1702" 1.625
resist "VDD.n1068" "VDD.t97" 1.625
resist "VDD.n1068" "VDD.t94" 1.625
resist "VDD.n1071" "VDD.t27" 1.625
resist "VDD.n1071" "VDD.t1701" 1.625
resist "VDD.n1070" "VDD.t1699" 1.625
resist "VDD.n1070" "VDD.t93" 1.625
resist "VDD.n840" "VDD.t1741" 1.625
resist "VDD.n840" "VDD.t1729" 1.625
resist "VDD.n839" "VDD.t1745" 1.625
resist "VDD.n839" "VDD.t1738" 1.625
resist "VDD.n1072" "VDD.t1709" 1.625
resist "VDD.n1072" "VDD.t1781" 1.625
resist "VDD.n1073" "VDD.t1805" 1.625
resist "VDD.n1073" "VDD.t353" 1.625
resist "VDD.n942" "VDD.t180" 1.625
resist "VDD.n942" "VDD.t2176" 1.625
resist "VDD.n941" "VDD.t1557" 1.625
resist "VDD.n941" "VDD.t178" 1.625
resist "VDD.n34" "VDD.t412" 1.625
resist "VDD.n34" "VDD.t409" 1.625
resist "VDD.n30" "VDD.t1303" 1.625
resist "VDD.n30" "VDD.t498" 1.625
resist "VDD.n18" "VDD.t997" 1.625
resist "VDD.n18" "VDD.t995" 1.625
resist "VDD.n19" "VDD.t1001" 1.625
resist "VDD.n19" "VDD.t1000" 1.625
resist "VDD.n24" "VDD.t1280" 1.625
resist "VDD.n24" "VDD.t1268" 1.625
resist "VDD.n25" "VDD.t1290" 1.625
resist "VDD.n25" "VDD.t1284" 1.625
resist "VDD.n1483" "VDD.t60" 1.625
resist "VDD.n1483" "VDD.t914" 1.625
resist "VDD.n1484" "VDD.t496" 1.625
resist "VDD.n1484" "VDD.t65" 1.625
resist "VDD.n1481" "VDD.t919" 1.625
resist "VDD.n1481" "VDD.t922" 1.625
resist "VDD.n153" "VDD.t459" 1.625
resist "VDD.n153" "VDD.t62" 1.625
resist "VDD.n1476" "VDD.t1602" 1.625
resist "VDD.n1476" "VDD.t1604" 1.625
resist "VDD.n1473" "VDD.t1196" 1.625
resist "VDD.n1473" "VDD.t1605" 1.625
resist "VDD.n138" "VDD.t243" 1.625
resist "VDD.n138" "VDD.t67" 1.625
resist "VDD.n139" "VDD.t69" 1.625
resist "VDD.n139" "VDD.t685" 1.625
resist "VDD.n141" "VDD.t186" 1.625
resist "VDD.n141" "VDD.t184" 1.625
resist "VDD.n871" "VDD.t1043" 1.625
resist "VDD.n871" "VDD.t1086" 1.625
resist "VDD.n872" "VDD.t1074" 1.625
resist "VDD.n872" "VDD.t1114" 1.625
resist "VDD.n869" "VDD.t2000" 1.625
resist "VDD.n869" "VDD.t1592" 1.625
resist "VDD.n870" "VDD.t74" 1.625
resist "VDD.n870" "VDD.t1994" 1.625
resist "VDD.n867" "VDD.t290" 1.625
resist "VDD.n867" "VDD.t292" 1.625
resist "VDD.n890" "VDD.t1061" 1.625
resist "VDD.n890" "VDD.t1045" 1.625
resist "VDD.n891" "VDD.t1099" 1.625
resist "VDD.n891" "VDD.t1079" 1.625
resist "VDD.n64" "VDD.t51" 1.625
resist "VDD.n64" "VDD.t619" 1.625
resist "VDD.n862" "VDD.t449" 1.625
resist "VDD.n862" "VDD.t446" 1.625
resist "VDD.n859" "VDD.t450" 1.625
resist "VDD.n859" "VDD.t201" 1.625
resist "VDD.n856" "VDD.t83" 1.625
resist "VDD.n856" "VDD.t81" 1.625
resist "VDD.n854" "VDD.t559" 1.625
resist "VDD.n854" "VDD.t53" 1.625
resist "VDD.n853" "VDD.t49" 1.625
resist "VDD.n853" "VDD.t2015" 1.625
resist "VDD.n851" "VDD.t1734" 1.625
resist "VDD.n851" "VDD.t1763" 1.625
resist "VDD.n850" "VDD.t1744" 1.625
resist "VDD.n850" "VDD.t1765" 1.625
resist "VDD.n908" "VDD.t454" 1.625
resist "VDD.n908" "VDD.t1392" 1.625
resist "VDD.n907" "VDD.t1398" 1.625
resist "VDD.n907" "VDD.t1731" 1.625
resist "VDD.n1463" "VDD.t670" 1.625
resist "VDD.n1463" "VDD.t486" 1.625
resist "VDD.n1464" "VDD.t492" 1.625
resist "VDD.n1464" "VDD.t668" 1.625
resist "VDD.n61" "VDD.t1764" 1.625
resist "VDD.n61" "VDD.t1755" 1.625
resist "VDD.n62" "VDD.t1737" 1.625
resist "VDD.n62" "VDD.t1723" 1.625
resist "VDD.n54" "VDD.t1222" 1.625
resist "VDD.n54" "VDD.t1224" 1.625
resist "VDD.n51" "VDD.t1233" 1.625
resist "VDD.n51" "VDD.t118" 1.625
resist "VDD.n52" "VDD.t1219" 1.625
resist "VDD.n52" "VDD.t1252" 1.625
resist "VDD.n48" "VDD.t1754" 1.625
resist "VDD.n48" "VDD.t1769" 1.625
resist "VDD.n49" "VDD.t1743" 1.625
resist "VDD.n49" "VDD.t1775" 1.625
resist "VDD.n1634" "VDD.t880" 1.625
resist "VDD.n1634" "VDD.t1761" 1.625
resist "VDD.n1635" "VDD.t2020" 1.625
resist "VDD.n1635" "VDD.t846" 1.625
resist "VDD.n1461" "VDD.t286" 1.625
resist "VDD.n1461" "VDD.t289" 1.625
resist "VDD.n1619" "VDD.t1404" 1.625
resist "VDD.n1619" "VDD.t1759" 1.625
resist "VDD.n1620" "VDD.t328" 1.625
resist "VDD.n1620" "VDD.t1402" 1.625
resist "VDD.n72" "VDD.t603" 1.625
resist "VDD.n72" "VDD.t524" 1.625
resist "VDD.n73" "VDD.t579" 1.625
resist "VDD.n73" "VDD.t605" 1.625
resist "VDD.n70" "VDD.t583" 1.625
resist "VDD.n70" "VDD.t585" 1.625
resist "VDD.n79" "VDD.t992" 1.625
resist "VDD.n79" "VDD.t656" 1.625
resist "VDD.n85" "VDD.t1626" 1.625
resist "VDD.n85" "VDD.t1628" 1.625
resist "VDD.n82" "VDD.t1625" 1.625
resist "VDD.n82" "VDD.t2124" 1.625
resist "VDD.n1002" "VDD.t647" 1.625
resist "VDD.n1002" "VDD.t645" 1.625
resist "VDD.n1000" "VDD.t269" 1.625
resist "VDD.n1000" "VDD.t990" 1.625
resist "VDD.n999" "VDD.t988" 1.625
resist "VDD.n999" "VDD.t1025" 1.625
resist "VDD.n997" "VDD.t1027" 1.625
resist "VDD.n997" "VDD.t1146" 1.625
resist "VDD.n996" "VDD.t1073" 1.625
resist "VDD.n996" "VDD.t1112" 1.625
resist "VDD.n107" "VDD.t1368" 1.625
resist "VDD.n107" "VDD.t1378" 1.625
resist "VDD.n106" "VDD.t1330" 1.625
resist "VDD.n106" "VDD.t1382" 1.625
resist "VDD.n105" "VDD.t482" 1.625
resist "VDD.n105" "VDD.t1547" 1.625
resist "VDD.n104" "VDD.t1521" 1.625
resist "VDD.n104" "VDD.t245" 1.625
resist "VDD.n102" "VDD.t222" 1.625
resist "VDD.n102" "VDD.t224" 1.625
resist "VDD.n95" "VDD.t1359" 1.625
resist "VDD.n95" "VDD.t1311" 1.625
resist "VDD.n94" "VDD.t1320" 1.625
resist "VDD.n94" "VDD.t1374" 1.625
resist "VDD.n93" "VDD.t366" 1.625
resist "VDD.n93" "VDD.t755" 1.625
resist "VDD.n92" "VDD.t753" 1.625
resist "VDD.n92" "VDD.t714" 1.625
resist "VDD.n90" "VDD.t720" 1.625
resist "VDD.n90" "VDD.t721" 1.625
resist "VDD.n131" "VDD.t148" 1.625
resist "VDD.n131" "VDD.t1865" 1.625
resist "VDD.n1533" "VDD.t442" 1.625
resist "VDD.n1533" "VDD.t437" 1.625
resist "VDD.n1530" "VDD.t2024" 1.625
resist "VDD.n1530" "VDD.t440" 1.625
resist "VDD.n1538" "VDD.t929" 1.625
resist "VDD.n1538" "VDD.t927" 1.625
resist "VDD.n1540" "VDD.t1866" 1.625
resist "VDD.n1540" "VDD.t385" 1.625
resist "VDD.n1541" "VDD.t267" 1.625
resist "VDD.n1541" "VDD.t1867" 1.625
resist "VDD.n1559" "VDD.t1307" 1.625
resist "VDD.n1559" "VDD.t1370" 1.625
resist "VDD.n1560" "VDD.t1333" 1.625
resist "VDD.n1560" "VDD.t1384" 1.625
resist "VDD.n1544" "VDD.t1321" 1.625
resist "VDD.n1544" "VDD.t1376" 1.625
resist "VDD.n1543" "VDD.t1322" 1.625
resist "VDD.n1543" "VDD.t1380" 1.625
resist "VDD.n1546" "VDD.t728" 1.625
resist "VDD.n1546" "VDD.t1450" 1.625
resist "VDD.n1547" "VDD.t1447" 1.625
resist "VDD.n1547" "VDD.t729" 1.625
resist "VDD.n1522" "VDD.t632" 1.625
resist "VDD.n1522" "VDD.t628" 1.625
resist "VDD.n136" "VDD.t1309" 1.625
resist "VDD.n136" "VDD.t1372" 1.625
resist "VDD.n135" "VDD.t1316" 1.625
resist "VDD.n135" "VDD.t1373" 1.625
resist "VDD.n1551" "VDD.t1313" 1.625
resist "VDD.n1551" "VDD.t884" 1.625
resist "VDD.n1552" "VDD.t870" 1.625
resist "VDD.n1552" "VDD.t58" 1.625
resist "VDD.n1573" "VDD.t1190" 1.625
resist "VDD.n1573" "VDD.t322" 1.625
resist "VDD.n1574" "VDD.t1339" 1.625
resist "VDD.n1574" "VDD.t1172" 1.625
resist "VDD.n1591" "VDD.t1345" 1.625
resist "VDD.n1591" "VDD.t1174" 1.625
resist "VDD.n1592" "VDD.t1192" 1.625
resist "VDD.n1592" "VDD.t1553" 1.625
resist "VDD.n115" "VDD.t1315" 1.625
resist "VDD.n115" "VDD.t882" 1.625
resist "VDD.n116" "VDD.t876" 1.625
resist "VDD.n116" "VDD.t2161" 1.625
resist "VDD.n982" "VDD.t698" 1.625
resist "VDD.n982" "VDD.t692" 1.625
resist "VDD.n974" "VDD.t541" 1.625
resist "VDD.n974" "VDD.t539" 1.625
resist "VDD.n971" "VDD.t572" 1.625
resist "VDD.n971" "VDD.t545" 1.625
resist "VDD.n968" "VDD.t597" 1.625
resist "VDD.n968" "VDD.t937" 1.625
resist "VDD.n1049" "VDD.t2049" 1.625
resist "VDD.n1049" "VDD.t375" 1.625
resist "VDD.n1048" "VDD.t1141" 1.625
resist "VDD.n1048" "VDD.t2055" 1.625
resist "VDD.n985" "VDD.t516" 1.625
resist "VDD.n985" "VDD.t935" 1.625
resist "VDD.n984" "VDD.t939" 1.625
resist "VDD.n984" "VDD.t520" 1.625
resist "VDD.n987" "VDD.t1088" 1.625
resist "VDD.n987" "VDD.t1108" 1.625
resist "VDD.n986" "VDD.t1078" 1.625
resist "VDD.n986" "VDD.t1059" 1.625
resist "VDD.n1032" "VDD.t1103" 1.625
resist "VDD.n1032" "VDD.t2045" 1.625
resist "VDD.n1033" "VDD.t2037" 1.625
resist "VDD.n1033" "VDD.t635" 1.625
resist "VDD.n1017" "VDD.t783" 1.625
resist "VDD.n1017" "VDD.t1830" 1.625
resist "VDD.n1016" "VDD.t1836" 1.625
resist "VDD.n1016" "VDD.t1139" 1.625
resist "VDD.n75" "VDD.t1818" 1.625
resist "VDD.n75" "VDD.t1039" 1.625
resist "VDD.n76" "VDD.t641" 1.625
resist "VDD.n76" "VDD.t1816" 1.625
resist "VDD.n876" "VDD.t1916" 1.625
resist "VDD.n876" "VDD.t1049" 1.625
resist "VDD.n877" "VDD.t193" 1.625
resist "VDD.n877" "VDD.t891" 1.625
resist "VDD.n1510" "VDD.t1337" 1.625
resist "VDD.n1510" "VDD.t1952" 1.625
resist "VDD.n1511" "VDD.t1972" 1.625
resist "VDD.n1511" "VDD.t724" 1.625
resist "VDD.n1496" "VDD.t1970" 1.625
resist "VDD.n1496" "VDD.t137" 1.625
resist "VDD.n1497" "VDD.t1335" 1.625
resist "VDD.n1497" "VDD.t1950" 1.625
resist "VDD.n1485" "VDD.t1332" 1.625
resist "VDD.n1485" "VDD.t1383" 1.625
resist "VDD.n1486" "VDD.t1356" 1.625
resist "VDD.n1486" "VDD.t1324" 1.625
resist "VDD.n1643" "VDD.t1757" 1.625
resist "VDD.n1643" "VDD.t1751" 1.625
resist "VDD.n1644" "VDD.t1772" 1.625
resist "VDD.n1644" "VDD.t1727" 1.625
resist "VDD.n1647" "VDD.t844" 1.625
resist "VDD.n1647" "VDD.t14" 1.625
resist "VDD.n1646" "VDD.t10" 1.625
resist "VDD.n1646" "VDD.t856" 1.625
resist "VDD.n44" "VDD.t810" 1.625
resist "VDD.n44" "VDD.t809" 1.625
resist "VDD.n37" "VDD.t1771" 1.625
resist "VDD.n37" "VDD.t1750" 1.625
resist "VDD.n38" "VDD.t1740" 1.625
resist "VDD.n38" "VDD.t1715" 1.625
resist "VDD.n1651" "VDD.t908" 1.625
resist "VDD.n1651" "VDD.t609" 1.625
resist "VDD.n1652" "VDD.t1721" 1.625
resist "VDD.n1652" "VDD.t1908" 1.625
resist "VDD.n937" "VDD.t1788" 1.625
resist "VDD.n937" "VDD.t346" 1.625
resist "VDD.n936" "VDD.t1733" 1.625
resist "VDD.n936" "VDD.t1798" 1.625
resist "VDD.n1089" "VDD.t828" 1.625
resist "VDD.n1089" "VDD.t364" 1.625
resist "VDD.n1090" "VDD.t1132" 1.625
resist "VDD.n1090" "VDD.t860" 1.625
resist "VDD.n183" "VDD.t1632" 1.625
resist "VDD.n183" "VDD.t759" 1.625
resist "VDD.n182" "VDD.t757" 1.625
resist "VDD.n182" "VDD.t946" 1.625
resist "VDD.n587" "VDD.t816" 1.625
resist "VDD.n587" "VDD.t850" 1.625
resist "VDD.n1271" "VDD.t1893" 1.625
resist "VDD.n1271" "VDD.t966" 1.625
resist "VDD.n1269" "VDD.t2157" 1.625
resist "VDD.n1269" "VDD.t2155" 1.625
resist "VDD.n589" "VDD.t820" 1.625
resist "VDD.n589" "VDD.t874" 1.625
resist "VDD.n1302" "VDD.t791" 1.625
resist "VDD.n1302" "VDD.t793" 1.625
resist "VDD.n1296" "VDD.t958" 1.625
resist "VDD.n1296" "VDD.t960" 1.625
resist "VDD.n591" "VDD.t1462" 1.625
resist "VDD.n591" "VDD.t1460" 1.625
resist "VDD.n1203" "VDD.t1559" 1.625
resist "VDD.n1203" "VDD.t1567" 1.625
resist "VDD.n1202" "VDD.t263" 1.625
resist "VDD.n1202" "VDD.t259" 1.625
resist "VDD.n1200" "VDD.t1877" 1.625
resist "VDD.n1200" "VDD.t1881" 1.625
resist "VDD.n1196" "VDD.t1154" 1.625
resist "VDD.n1196" "VDD.t1156" 1.625
resist "VDD.n1224" "VDD.t1928" 1.625
resist "VDD.n1224" "VDD.t1926" 1.625
resist "VDD.n1225" "VDD.t1931" 1.625
resist "VDD.n1225" "VDD.t1930" 1.625
resist "VDD.n2" "VDD.t1276" 1.625
resist "VDD.n2" "VDD.t1274" 1.625
resist "VDD.n3" "VDD.t1288" 1.625
resist "VDD.n3" "VDD.t1286" 1.625
resist "VDD.n7" "VDD.t1416" 1.625
resist "VDD.n7" "VDD.t1415" 1.625
resist "VDD.n8" "VDD.t1412" 1.625
resist "VDD.n8" "VDD.t1410" 1.625
resist "VDD.n14" "VDD.t1287" 1.625
resist "VDD.n14" "VDD.t1285" 1.625
resist "VDD.n15" "VDD.t1272" 1.625
resist "VDD.n15" "VDD.t1270" 1.625
resist "VDD.n579" "p2_gen_magic_0.DFF_magic_0.VDD" 1.63454
resist "p3_gen_magic_0.neg_DFF_magic_0.VDD" "VDD.n279" 1.63454
resist "VDD.n314" "divide_by_2_0.VDD" 1.63454
resist "VDD.n719" "7b_counter_0.DFF_magic_0.VDD" 1.63454
resist "DFF_magic_0.VDD" "VDD.n590" 1.63454
resist "VDD.n1213" "divide_by_2_1.VDD" 1.63454
resist "VDD.n1009" "VDD.n1007" 1.65563
resist "VDD.n1230" "VDD.n1229" 1.68194
resist "VDD.n326" "VDD.n325" 1.68194
resist "VDD.n731" "VDD.n730" 1.68194
resist "VDD.n1113" "VDD.n1112" 1.79358
resist "VDD.n1064" "VDD.n1063" 1.8
resist "VDD.n1172" "VDD.n1171" 1.8
resist "VDD.n1508" "VDD.n1507" 1.8
resist "VDD.n1617" "VDD.n1616" 1.8
resist "VDD.n1606" "VDD.n1605" 1.8
resist "VDD.n1046" "VDD.n1045" 1.8
resist "VDD.n1589" "VDD.n1588" 1.8
resist "VDD.n1457" "VDD.n1456" 1.80208
resist "VDD.n1083" "VDD.n926" 1.82529
resist "VDD.n901" "VDD.n900" 1.82529
resist "VDD.n1059" "VDD.n1058" 1.88217
resist "VDD.n1174" "VDD.n636" 1.88217
resist "VDD.n680" "VDD.n653" 1.88217
resist "VDD.n1066" "VDD.n927" 1.88217
resist "VDD.n1671" "VDD.n32" 1.88217
resist "VDD.n1479" "VDD.n1472" 1.88217
resist "VDD.n888" "VDD.n887" 1.88217
resist "VDD.n865" "VDD.n858" 1.88217
resist "VDD.n59" "VDD.n58" 1.88217
resist "VDD.n1005" "VDD.n1004" 1.88217
resist "VDD.n100" "VDD.n99" 1.88217
resist "VDD.n1536" "VDD.n1529" 1.88217
resist "VDD.n1584" "VDD.n1520" 1.88217
resist "VDD.n980" "VDD.n979" 1.88217
resist "VDD.n1664" "VDD.n42" 1.88217
resist "VDD.n419" "VDD.n418" 1.94824
resist "VDD.n238" "VDD.n237" 1.94824
resist "VDD.n1112" "VDD.n818" 1.96604
resist "VDD.n422" "VDD.n421" 1.99059
resist "VDD.n241" "VDD.n240" 1.99059
resist "VDD.n1168" "7b_counter_0.3_inp_NOR_0.VDD" 2.03786
resist "VDD.n423" "VDD.n422" 2.03824
resist "VDD.n242" "VDD.n241" 2.03824
resist "VDD.n343" "VDD.n288" 2.04307
resist "VDD.n1185" "VDD.t30" 2.04505
resist "VDD.n542" "VDD.n541" 2.1
resist "VDD.n540" "VDD.n539" 2.1
resist "VDD.n1350" "VDD.n1349" 2.1
resist "VDD.n1352" "VDD.n1351" 2.1
resist "VDD.n1282" "DFF_magic_0.inverter_magic_2.VDD" 2.13183
resist "VDD.n1317" "p2_gen_magic_0.DFF_magic_0.inverter_magic_2.VDD" 2.13183
resist "VDD.n1171" "VDD.t1201" 2.17234
resist "7b_counter_0.3_inp_AND_magic_0.VDD" "VDD.n762" 2.20139
resist "VDD.n1188" "VDD.n603" 2.21729
resist "VDD.t502" "VDD.t1089" 2.25989
resist "VDD.n418" "VDD.n417" 2.28706
resist "VDD.n420" "VDD.n419" 2.28706
resist "VDD.n411" "VDD.n410" 2.28706
resist "VDD.n410" "VDD.n409" 2.28706
resist "VDD.n408" "VDD.n407" 2.28706
resist "VDD.n237" "VDD.n236" 2.28706
resist "VDD.n239" "VDD.n238" 2.28706
resist "VDD.n230" "VDD.n229" 2.28706
resist "VDD.n229" "VDD.n228" 2.28706
resist "VDD.n227" "VDD.n226" 2.28706
resist "VDD.n1153" "VDD.n1152" 2.29494
resist "VDD.n1449" "VDD.n1448" 2.29494
resist "VDD.n810" "VDD.n809" 2.29494
resist "VDD.n1127" "VDD.n1126" 2.29494
resist "VDD.n1427" "VDD.n1426" 2.29494
resist "VDD.n837" "VDD.n836" 2.29494
resist "VDD.n1148" "VDD.n1147" 2.30035
resist "VDD.n1438" "VDD.n165" 2.30035
resist "VDD.n805" "VDD.n804" 2.30035
resist "VDD.n1122" "VDD.n1119" 2.30035
resist "VDD.n1422" "VDD.n1417" 2.30035
resist "VDD.n832" "VDD.n831" 2.30035
resist "VDD.n785" "VDD.n784" 2.32377
resist "VDD.n1437" "VDD.n168" 2.36461
resist "VDD.n409" "VDD.n408" 2.44588
resist "VDD.n228" "VDD.n227" 2.44588
resist "VDD.n429" "VDD.n428" 2.466
resist "VDD.n220" "VDD.n219" 2.466
resist "VDD.n1168" "VDD.n774" 2.50618
resist "VDD.n594" "VDD.n593" 2.6
resist "VDD.n599" "VDD.n598" 2.6
resist "VDD.n385" "VDD.n384" 2.6
resist "VDD.n381" "VDD.n380" 2.6
resist "VDD.n393" "VDD.n392" 2.6
resist "VDD.n389" "VDD.n388" 2.6
resist "VDD.n399" "VDD.n398" 2.6
resist "VDD.n414" "VDD.n413" 2.6
resist "VDD.n426" "VDD.n425" 2.6
resist "VDD.n434" "VDD.n433" 2.6
resist "VDD.n440" "VDD.n439" 2.6
resist "VDD.n447" "VDD.n446" 2.6
resist "VDD.n453" "VDD.n452" 2.6
resist "VDD.n348" "VDD.n347" 2.6
resist "VDD.n257" "VDD.n256" 2.6
resist "VDD.n253" "VDD.n252" 2.6
resist "VDD.n1344" "VDD.n1343" 2.6
resist "VDD.n1340" "VDD.n1339" 2.6
resist "VDD.n245" "VDD.n244" 2.6
resist "VDD.n233" "VDD.n232" 2.6
resist "VDD.n223" "VDD.n222" 2.6
resist "VDD.n214" "VDD.n213" 2.6
resist "VDD.n205" "VDD.n204" 2.6
resist "VDD.n197" "VDD.n196" 2.6
resist "VDD.n187" "VDD.n186" 2.6
resist "VDD.n783" "VDD.n782" 2.6
resist "VDD.n960" "VDD.n959" 2.6
resist "VDD.n955" "VDD.n954" 2.6
resist "VDD.n925" "VDD.n924" 2.6
resist "VDD.n920" "VDD.n919" 2.6
resist "VDD.n613" "VDD.n612" 2.6
resist "VDD.n643" "VDD.n642" 2.6
resist "VDD.n684" "VDD.n683" 2.6
resist "VDD.n656" "VDD.n655" 2.6
resist "VDD.n661" "VDD.n660" 2.6
resist "VDD.n650" "VDD.n649" 2.6
resist "VDD.n618" "VDD.n617" 2.6
resist "VDD.n770" "VDD.n769" 2.6
resist "VDD.n756" "VDD.n755" 2.6
resist "VDD.n752" "VDD.n751" 2.6
resist "VDD.n606" "VDD.n605" 2.6
resist "VDD.n934" "VDD.n933" 2.6
resist "VDD.n1069" "VDD.n1068" 2.6
resist "VDD.n841" "VDD.n840" 2.6
resist "VDD.n35" "VDD.n34" 2.6
resist "VDD.n20" "VDD.n19" 2.6
resist "VDD.n26" "VDD.n25" 2.6
resist "VDD.n1482" "VDD.n1481" 2.6
resist "VDD.n154" "VDD.n153" 2.6
resist "VDD.n142" "VDD.n141" 2.6
resist "VDD.n873" "VDD.n872" 2.6
resist "VDD.n868" "VDD.n867" 2.6
resist "VDD.n892" "VDD.n891" 2.6
resist "VDD.n65" "VDD.n64" 2.6
resist "VDD.n857" "VDD.n856" 2.6
resist "VDD.n852" "VDD.n851" 2.6
resist "VDD.n63" "VDD.n62" 2.6
resist "VDD.n55" "VDD.n54" 2.6
resist "VDD.n50" "VDD.n49" 2.6
resist "VDD.n1462" "VDD.n1461" 2.6
resist "VDD.n71" "VDD.n70" 2.6
resist "VDD.n80" "VDD.n79" 2.6
resist "VDD.n1003" "VDD.n1002" 2.6
resist "VDD.n998" "VDD.n997" 2.6
resist "VDD.n108" "VDD.n107" 2.6
resist "VDD.n103" "VDD.n102" 2.6
resist "VDD.n96" "VDD.n95" 2.6
resist "VDD.n91" "VDD.n90" 2.6
resist "VDD.n132" "VDD.n131" 2.6
resist "VDD.n1539" "VDD.n1538" 2.6
resist "VDD.n1561" "VDD.n1560" 2.6
resist "VDD.n1545" "VDD.n1544" 2.6
resist "VDD.n1523" "VDD.n1522" 2.6
resist "VDD.n137" "VDD.n136" 2.6
resist "VDD.n983" "VDD.n982" 2.6
resist "VDD.n969" "VDD.n968" 2.6
resist "VDD.n988" "VDD.n987" 2.6
resist "VDD.n1487" "VDD.n1486" 2.6
resist "VDD.n1645" "VDD.n1644" 2.6
resist "VDD.n45" "VDD.n44" 2.6
resist "VDD.n39" "VDD.n38" 2.6
resist "VDD.n1226" "VDD.n1225" 2.6
resist "VDD.n4" "VDD.n3" 2.6
resist "VDD.n9" "VDD.n8" 2.6
resist "VDD.n16" "VDD.n15" 2.6
resist "VDD.n1507" "VDD.t1199" 2.6087
resist "VDD.n1605" "VDD.t2122" 2.6087
resist "mux_magic_0.OR_magic_0.VDD" "VDD.n596" 2.61177
resist "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.VDD" "VDD.n651" 2.61177
resist "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.VDD" "VDD.n143" 2.61177
resist "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.VDD" "VDD.n1468" 2.61177
resist "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.VDD" "VDD.n1613" 2.61177
resist "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.VDD" "VDD.n88" 2.61177
resist "VDD.n423" "VDD.n411" 2.73176
resist "VDD.n242" "VDD.n230" 2.73176
resist "VDD.n421" "VDD.n420" 2.93294
resist "VDD.n240" "VDD.n239" 2.93294
resist "VDD.n1162" "VDD.n1161" 2.94019
resist "VDD.n1257" "VDD.n600" 2.97565
resist "VDD.n1256" "VDD.n601" 2.97565
resist "VDD.n1252" "VDD.n1251" 2.97565
resist "VDD.n1253" "VDD.n1250" 2.97565
resist "VDD.n471" "VDD.n456" 2.97565
resist "VDD.n470" "VDD.n457" 2.97565
resist "VDD.n467" "VDD.n458" 2.97565
resist "VDD.n466" "VDD.n459" 2.97565
resist "VDD.n179" "VDD.n176" 2.97565
resist "VDD.n178" "VDD.n177" 2.97565
resist "VDD.n966" "VDD.n957" 2.97565
resist "VDD.n967" "VDD.n956" 2.97565
resist "VDD.n1087" "VDD.n922" 2.97565
resist "VDD.n1088" "VDD.n921" 2.97565
resist "VDD.n632" "VDD.n615" 2.97565
resist "VDD.n633" "VDD.n614" 2.97565
resist "VDD.n665" "VDD.n663" 2.97565
resist "VDD.n666" "VDD.n662" 2.97565
resist "VDD.n693" "VDD.n647" 2.97565
resist "VDD.n694" "VDD.n646" 2.97565
resist "VDD.n669" "VDD.n668" 2.97565
resist "VDD.n670" "VDD.n667" 2.97565
resist "VDD.n698" "VDD.n697" 2.97565
resist "VDD.n699" "VDD.n696" 2.97565
resist "VDD.n629" "VDD.n626" 2.97565
resist "VDD.n628" "VDD.n627" 2.97565
resist "VDD.n1078" "VDD.n1071" 2.97565
resist "VDD.n1079" "VDD.n1070" 2.97565
resist "VDD.n1075" "VDD.n1072" 2.97565
resist "VDD.n1074" "VDD.n1073" 2.97565
resist "VDD.n944" "VDD.n942" 2.97565
resist "VDD.n945" "VDD.n941" 2.97565
resist "VDD.n152" "VDD.n138" 2.97565
resist "VDD.n151" "VDD.n139" 2.97565
resist "VDD.n905" "VDD.n854" 2.97565
resist "VDD.n906" "VDD.n853" 2.97565
resist "VDD.n909" "VDD.n908" 2.97565
resist "VDD.n910" "VDD.n907" 2.97565
resist "VDD.n1014" "VDD.n1000" 2.97565
resist "VDD.n1015" "VDD.n999" 2.97565
resist "VDD.n121" "VDD.n105" 2.97565
resist "VDD.n122" "VDD.n104" 2.97565
resist "VDD.n1598" "VDD.n93" 2.97565
resist "VDD.n1599" "VDD.n92" 2.97565
resist "VDD.n1550" "VDD.n1546" 2.97565
resist "VDD.n1549" "VDD.n1547" 2.97565
resist "VDD.n1554" "VDD.n1551" 2.97565
resist "VDD.n1553" "VDD.n1552" 2.97565
resist "VDD.n1594" "VDD.n1591" 2.97565
resist "VDD.n1593" "VDD.n1592" 2.97565
resist "VDD.n118" "VDD.n115" 2.97565
resist "VDD.n117" "VDD.n116" 2.97565
resist "VDD.n1050" "VDD.n1049" 2.97565
resist "VDD.n1051" "VDD.n1048" 2.97565
resist "VDD.n1038" "VDD.n985" 2.97565
resist "VDD.n1039" "VDD.n984" 2.97565
resist "VDD.n1035" "VDD.n1032" 2.97565
resist "VDD.n1034" "VDD.n1033" 2.97565
resist "VDD.n1018" "VDD.n1017" 2.97565
resist "VDD.n1019" "VDD.n1016" 2.97565
resist "VDD.n1513" "VDD.n1510" 2.97565
resist "VDD.n1512" "VDD.n1511" 2.97565
resist "VDD.n1649" "VDD.n1647" 2.97565
resist "VDD.n1650" "VDD.n1646" 2.97565
resist "VDD.n938" "VDD.n937" 2.97565
resist "VDD.n939" "VDD.n936" 2.97565
resist "VDD.n1412" "VDD.n183" 2.97565
resist "VDD.n1413" "VDD.n182" 2.97565
resist "VDD.n1221" "VDD.n1195" 3.02457
resist "VDD.n1231" "VDD.n1194" 3.02457
resist "VDD.n1238" "VDD.n1191" 3.02457
resist "VDD.n1193" "VDD.n1192" 3.02457
resist "VDD.n1190" "VDD.n1189" 3.02457
resist "VDD.n1268" "VDD.n1267" 3.02457
resist "VDD.n1283" "VDD.n1281" 3.02457
resist "VDD.n260" "VDD.n259" 3.02457
resist "VDD.n1325" "VDD.n261" 3.02457
resist "VDD.n263" "VDD.n262" 3.02457
resist "VDD.n570" "VDD.n569" 3.02457
resist "VDD.n575" "VDD.n568" 3.02457
resist "VDD.n580" "VDD.n566" 3.02457
resist "VDD.n268" "VDD.n267" 3.02457
resist "VDD.n266" "VDD.n265" 3.02457
resist "VDD.n1318" "VDD.n264" 3.02457
resist "VDD.n283" "VDD.n282" 3.02457
resist "VDD.n360" "VDD.n280" 3.02457
resist "VDD.n364" "VDD.n363" 3.02457
resist "VDD.n372" "VDD.n369" 3.02457
resist "VDD.n377" "VDD.n278" 3.02457
resist "VDD.n401" "VDD.n400" 3.02457
resist "VDD.n407" "VDD.n406" 3.02457
resist "VDD.n410" "VDD.n405" 3.02457
resist "VDD.n420" "VDD.n415" 3.02457
resist "VDD.n417" "VDD.n416" 3.02457
resist "VDD.n428" "VDD.n427" 3.02457
resist "VDD.n431" "VDD.n430" 3.02457
resist "VDD.n436" "VDD.n435" 3.02457
resist "VDD.n504" "VDD.n437" 3.02457
resist "VDD.n497" "VDD.n442" 3.02457
resist "VDD.n444" "VDD.n443" 3.02457
resist "VDD.n449" "VDD.n448" 3.02457
resist "VDD.n481" "VDD.n450" 3.02457
resist "VDD.n474" "VDD.n455" 3.02457
resist "VDD.n461" "VDD.n460" 3.02457
resist "VDD.n553" "VDD.n273" 3.02457
resist "VDD.n277" "VDD.n274" 3.02457
resist "VDD.n272" "VDD.n271" 3.02457
resist "VDD.n560" "VDD.n270" 3.02457
resist "VDD.n305" "VDD.n304" 3.02457
resist "VDD.n310" "VDD.n303" 3.02457
resist "VDD.n315" "VDD.n301" 3.02457
resist "VDD.n298" "VDD.n297" 3.02457
resist "VDD.n322" "VDD.n296" 3.02457
resist "VDD.n327" "VDD.n295" 3.02457
resist "VDD.n334" "VDD.n292" 3.02457
resist "VDD.n294" "VDD.n293" 3.02457
resist "VDD.n291" "VDD.n290" 3.02457
resist "VDD.n247" "VDD.n246" 3.02457
resist "VDD.n226" "VDD.n225" 3.02457
resist "VDD.n229" "VDD.n224" 3.02457
resist "VDD.n239" "VDD.n234" 3.02457
resist "VDD.n236" "VDD.n235" 3.02457
resist "VDD.n219" "VDD.n218" 3.02457
resist "VDD.n217" "VDD.n215" 3.02457
resist "VDD.n211" "VDD.n208" 3.02457
resist "VDD.n1384" "VDD.n207" 3.02457
resist "VDD.n1390" "VDD.n201" 3.02457
resist "VDD.n200" "VDD.n198" 3.02457
resist "VDD.n194" "VDD.n191" 3.02457
resist "VDD.n1403" "VDD.n190" 3.02457
resist "VDD.n1409" "VDD.n184" 3.02457
resist "VDD.n715" "VDD.n714" 3.02457
resist "VDD.n720" "VDD.n718" 3.02457
resist "VDD.n1181" "VDD.n608" 3.02457
resist "VDD.n705" "VDD.n704" 3.02457
resist "VDD.n758" "VDD.n757" 3.02457
resist "VDD.n708" "VDD.n707" 3.02457
resist "VDD.n739" "VDD.n709" 3.02457
resist "VDD.n711" "VDD.n710" 3.02457
resist "VDD.n727" "VDD.n713" 3.02457
resist "VDD.n732" "VDD.n712" 3.02457
resist "VDD.n588" "VDD.n587" 3.02457
resist "VDD.n1276" "VDD.n1271" 3.02457
resist "VDD.n1270" "VDD.n1269" 3.02457
resist "VDD.n1310" "VDD.n589" 3.02457
resist "VDD.n1305" "VDD.n1302" 3.02457
resist "VDD.n1297" "VDD.n1296" 3.02457
resist "VDD.n1293" "VDD.n591" 3.02457
resist "VDD.n1204" "VDD.n1203" 3.02457
resist "VDD.n1209" "VDD.n1202" 3.02457
resist "VDD.n1214" "VDD.n1200" 3.02457
resist "VDD.n1197" "VDD.n1196" 3.02457
resist "VDD.n343" "VDD.n342" 3.04341
resist "VDD.n31" "VDD.n30" 3.07008
resist "VDD.n1098" "VDD.n845" 3.15
resist "VDD.n845" "VDD.n844" 3.15
resist "VDD.n622" "VDD.n621" 3.15
resist "VDD.n621" "VDD.n620" 3.15
resist "VDD.n1492" "VDD.n1491" 3.15
resist "VDD.n1491" "VDD.n1490" 3.15
resist "VDD.n917" "VDD.n916" 3.15
resist "VDD.n916" "VDD.n915" 3.15
resist "VDD.n1026" "VDD.n1025" 3.15
resist "VDD.n1025" "VDD.n1024" 3.15
resist "VDD.n1028" "VDD.n993" 3.15
resist "VDD.n993" "VDD.n992" 3.15
resist "VDD.n1569" "VDD.n1542" 3.15
resist "VDD.n1564" "VDD.n1542" 3.15
resist "VDD.n1440" "VDD.n1437" 3.17291
resist "VDD.n547" "VDD.n546" 3.25253
resist "VDD.n1335" "VDD.n1333" 3.2784
resist "VDD.n594" "VDD.n592" 3.30435
resist "VDD.n955" "VDD.n953" 3.30435
resist "VDD.n920" "VDD.n918" 3.30435
resist "VDD.n684" "VDD.n682" 3.30435
resist "VDD.n661" "VDD.n659" 3.30435
resist "VDD.n618" "VDD.n616" 3.30435
resist "VDD.n841" "VDD.n839" 3.30435
resist "VDD.n873" "VDD.n871" 3.30435
resist "VDD.n892" "VDD.n890" 3.30435
resist "VDD.n852" "VDD.n850" 3.30435
resist "VDD.n63" "VDD.n61" 3.30435
resist "VDD.n50" "VDD.n48" 3.30435
resist "VDD.n998" "VDD.n996" 3.30435
resist "VDD.n108" "VDD.n106" 3.30435
resist "VDD.n96" "VDD.n94" 3.30435
resist "VDD.n1561" "VDD.n1559" 3.30435
resist "VDD.n1545" "VDD.n1543" 3.30435
resist "VDD.n137" "VDD.n135" 3.30435
resist "VDD.n988" "VDD.n986" 3.30435
resist "VDD.n1487" "VDD.n1485" 3.30435
resist "VDD.n1645" "VDD.n1643" 3.30435
resist "VDD.n39" "VDD.n37" 3.30435
resist "VDD.n1525" "VDD.t403" 3.43247
resist "VDD.n20" "VDD.n18" 3.5313
resist "VDD.n26" "VDD.n24" 3.5313
resist "VDD.n1226" "VDD.n1224" 3.5313
resist "VDD.n4" "VDD.n2" 3.5313
resist "VDD.n9" "VDD.n7" 3.5313
resist "VDD.n16" "VDD.n14" 3.5313
resist "VDD.n399" "VDD.n397" 3.54696
resist "VDD.n414" "VDD.n412" 3.54696
resist "VDD.n426" "VDD.n424" 3.54696
resist "VDD.n434" "VDD.n432" 3.54696
resist "VDD.n440" "VDD.n438" 3.54696
resist "VDD.n447" "VDD.n445" 3.54696
resist "VDD.n453" "VDD.n451" 3.54696
resist "VDD.n245" "VDD.n243" 3.54696
resist "VDD.n233" "VDD.n231" 3.54696
resist "VDD.n223" "VDD.n221" 3.54696
resist "VDD.n214" "VDD.n212" 3.54696
resist "VDD.n205" "VDD.n203" 3.54696
resist "VDD.n197" "VDD.n195" 3.54696
resist "VDD.n187" "VDD.n185" 3.54696
resist "VDD.n783" "VDD.n781" 3.54696
resist "VDD.n770" "VDD.n768" 3.54696
resist "VDD.n767" "VDD.n747" 3.70465
resist "VDD.t981" "VDD.t86" 3.73754
resist "VDD.n641" "VDD.n640" 3.75043
resist "VDD.n638" "VDD.n637" 3.75043
resist "VDD.n932" "VDD.n931" 3.75043
resist "VDD.n929" "VDD.n928" 3.75043
resist "VDD.n1477" "VDD.n1476" 3.75043
resist "VDD.n1474" "VDD.n1473" 3.75043
resist "VDD.n863" "VDD.n862" 3.75043
resist "VDD.n860" "VDD.n859" 3.75043
resist "VDD.n86" "VDD.n85" 3.75043
resist "VDD.n83" "VDD.n82" 3.75043
resist "VDD.n1534" "VDD.n1533" 3.75043
resist "VDD.n1531" "VDD.n1530" 3.75043
resist "VDD.n975" "VDD.n974" 3.75043
resist "VDD.n972" "VDD.n971" 3.75043
resist "VDD.n1099" "VDD.t1034" 3.83693
resist "VDD.t1042" "VDD.n885" 3.83693
resist "VDD.n1265" "VDD.t1779" 4.225
resist "VDD.n596" "VDD.t382" 4.225
resist "VDD.n597" "VDD.t612" 4.225
resist "VDD.n545" "VDD.t209" 4.225
resist "VDD.t218" "VDD.n394" 4.225
resist "VDD.n346" "VDD.t1465" 4.225
resist "VDD.n288" "VDD.t690" 4.225
resist "VDD.n1334" "VDD.t220" 4.225
resist "VDD.n1347" "VDD.t215" 4.225
resist "VDD.n958" "VDD.t360" 4.225
resist "VDD.n1057" "VDD.t1121" 4.225
resist "VDD.n1058" "VDD.t622" 4.225
resist "VDD.n923" "VDD.t42" 4.225
resist "VDD.n1096" "VDD.t1122" 4.225
resist "VDD.n609" "VDD.t1071" 4.225
resist "VDD.n611" "VDD.t672" 4.225
resist "VDD.n636" "VDD.t133" 4.225
resist "VDD.n639" "VDD.t532" 4.225
resist "VDD.n644" "VDD.t944" 4.225
resist "VDD.n652" "VDD.t1037" 4.225
resist "VDD.n653" "VDD.t473" 4.225
resist "VDD.n654" "VDD.t114" 4.225
resist "VDD.n658" "VDD.t1142" 4.225
resist "VDD.n651" "VDD.t476" 4.225
resist "VDD.n648" "VDD.t431" 4.225
resist "VDD.t212" "VDD.n749" 4.225
resist "VDD.n603" "VDD.t87" 4.225
resist "VDD.n604" "VDD.t1463" 4.225
resist "VDD.n779" "VDD.t1234" 4.225
resist "VDD.n778" "VDD.t1231" 4.225
resist "VDD.n777" "VDD.t1253" 4.225
resist "VDD.n776" "VDD.t1235" 4.225
resist "VDD.n775" "VDD.t1228" 4.225
resist "VDD.n930" "VDD.t153" 4.225
resist "VDD.n935" "VDD.t1697" 4.225
resist "VDD.n1067" "VDD.t98" 4.225
resist "VDD.n927" "VDD.t233" 4.225
resist "VDD.n843" "VDD.t1766" 4.225
resist "VDD.n32" "VDD.t772" 4.225
resist "VDD.n33" "VDD.t411" 4.225
resist "VDD.n22" "VDD.t1002" 4.225
resist "VDD.n27" "VDD.t1291" 4.225
resist "VDD.n17" "VDD.t1283" 4.225
resist "VDD.n1472" "VDD.t19" 4.225
resist "VDD.n1480" "VDD.t918" 4.225
resist "VDD.n155" "VDD.t63" 4.225
resist "VDD.n1475" "VDD.t1601" 4.225
resist "VDD.n140" "VDD.t187" 4.225
resist "VDD.n143" "VDD.t781" 4.225
resist "VDD.n846" "VDD.t1062" 4.225
resist "VDD.n866" "VDD.t291" 4.225
resist "VDD.n887" "VDD.t79" 4.225
resist "VDD.n886" "VDD.t1063" 4.225
resist "VDD.n66" "VDD.t54" 4.225
resist "VDD.n861" "VDD.t447" 4.225
resist "VDD.n858" "VDD.t445" 4.225
resist "VDD.n855" "VDD.t82" 4.225
resist "VDD.n849" "VDD.t1728" 4.225
resist "VDD.n57" "VDD.t1770" 4.225
resist "VDD.n53" "VDD.t1223" 4.225
resist "VDD.n58" "VDD.t46" 4.225
resist "VDD.n47" "VDD.t1762" 4.225
resist "VDD.n1460" "VDD.t288" 4.225
resist "VDD.n1468" "VDD.t1598" 4.225
resist "VDD.n69" "VDD.t581" 4.225
resist "VDD.n1613" "VDD.t169" 4.225
resist "VDD.n81" "VDD.t993" 4.225
resist "VDD.n84" "VDD.t1623" 4.225
resist "VDD.n1004" "VDD.t1614" 4.225
resist "VDD.n1001" "VDD.t649" 4.225
resist "VDD.n995" "VDD.t1055" 4.225
resist "VDD.n109" "VDD.t1358" 4.225
resist "VDD.n101" "VDD.t226" 4.225
resist "VDD.n99" "VDD.t205" 4.225
resist "VDD.n97" "VDD.t1352" 4.225
resist "VDD.n89" "VDD.t722" 4.225
resist "VDD.n88" "VDD.t312" 4.225
resist "VDD.n133" "VDD.t1868" 4.225
resist "VDD.n1532" "VDD.t439" 4.225
resist "VDD.n1529" "VDD.t751" 4.225
resist "VDD.n1537" "VDD.t928" 4.225
resist "VDD.n1563" "VDD.t1346" 4.225
resist "VDD.n1567" "VDD.t1326" 4.225
resist "VDD.n1521" "VDD.t633" 4.225
resist "VDD.n1520" "VDD.t593" 4.225
resist "VDD.n1519" "VDD.t1348" 4.225
resist "VDD.n981" "VDD.t694" 4.225
resist "VDD.n979" "VDD.t535" 4.225
resist "VDD.n973" "VDD.t543" 4.225
resist "VDD.n970" "VDD.t933" 4.225
resist "VDD.n990" "VDD.t1051" 4.225
resist "VDD.n1489" "VDD.t1381" 4.225
resist "VDD.n1658" "VDD.t1711" 4.225
resist "VDD.n42" "VDD.t370" 4.225
resist "VDD.n43" "VDD.t807" 4.225
resist "VDD.n41" "VDD.t1705" 4.225
resist "VDD.n784" "VDD.t2171" 4.225
resist "VDD.n0" "VDD.t1924" 4.225
resist "VDD.n10" "VDD.t1289" 4.225
resist "VDD.n6" "VDD.t1417" 4.225
resist "VDD.n1246" "VDD.n1245" 4.5
resist "VDD.n354" "VDD.n281" 4.5
resist "VDD.n353" "VDD.n352" 4.5
resist "VDD.n350" "VDD.n284" 4.5
resist "VDD.n1107" "VDD.n1106" 4.5
resist "VDD.n826" "VDD.n820" 4.5
resist "VDD.n1104" "VDD.n1103" 4.5
resist "VDD.n824" "VDD.n823" 4.5
resist "VDD.n829" "VDD.n819" 4.5
resist "VDD.n1111" "VDD.n1110" 4.5
resist "VDD.n1105" "VDD.n825" 4.5
resist "VDD.n1109" "VDD.n1108" 4.5
resist "VDD.n174" "VDD.n170" 4.5
resist "VDD.n1430" "VDD.n1429" 4.5
resist "VDD.n1434" "VDD.n1433" 4.5
resist "VDD.n1432" "VDD.n1431" 4.5
resist "VDD.n1416" "VDD.n171" 4.5
resist "VDD.n1419" "VDD.n169" 4.5
resist "VDD.n1436" "VDD.n1435" 4.5
resist "VDD.n1132" "VDD.n1131" 4.5
resist "VDD.n1117" "VDD.n788" 4.5
resist "VDD.n1130" "VDD.n1129" 4.5
resist "VDD.n1114" "VDD.n791" 4.5
resist "VDD.n1128" "VDD.n1115" 4.5
resist "VDD.n1134" "VDD.n1133" 4.5
resist "VDD.n1157" "VDD.n1156" 4.5
resist "VDD.n1141" "VDD.n1140" 4.5
resist "VDD.n1145" "VDD.n1136" 4.5
resist "VDD.n1161" "VDD.n1160" 4.5
resist "VDD.n1159" "VDD.n1158" 4.5
resist "VDD.n1156" "VDD.n1143" 4.5
resist "VDD.n1146" "VDD.n1137" 4.5
resist "VDD.n1150" "VDD.n1140" 4.5
resist "VDD.n1160" "VDD.n1138" 4.5
resist "VDD.n1155" "VDD.n1144" 4.5
resist "VDD.n1159" "VDD.n1139" 4.5
resist "VDD.n1152" "VDD.n1143" 4.5
resist "VDD.n1149" "VDD.n1139" 4.5
resist "VDD.n1151" "VDD.n1150" 4.5
resist "VDD.n1148" "VDD.n1138" 4.5
resist "VDD.n1163" "VDD.n780" 4.5
resist "VDD.n701" "VDD.n700" 4.5
resist "VDD.n1515" "VDD.n1514" 4.5
resist "VDD.n1596" "VDD.n1595" 4.5
resist "VDD.n814" "VDD.n813" 4.5
resist "VDD.n799" "VDD.n793" 4.5
resist "VDD.n811" "VDD.n156" 4.5
resist "VDD.n797" "VDD.n796" 4.5
resist "VDD.n802" "VDD.n792" 4.5
resist "VDD.n818" "VDD.n817" 4.5
resist "VDD.n812" "VDD.n798" 4.5
resist "VDD.n816" "VDD.n815" 4.5
resist "VDD.n1452" "VDD.n1451" 4.5
resist "VDD.n1454" "VDD.n1453" 4.5
resist "VDD.n163" "VDD.n159" 4.5
resist "VDD.n1441" "VDD.n167" 4.5
resist "VDD.n1440" "VDD.n1439" 4.5
resist "VDD.n1443" "VDD.n1442" 4.5
resist "VDD.n160" "VDD.n158" 4.5
resist "VDD.n1452" "VDD.n162" 4.5
resist "VDD.n167" "VDD.n166" 4.5
resist "VDD.n1453" "VDD.n161" 4.5
resist "VDD.n1444" "VDD.n1443" 4.5
resist "VDD.n164" "VDD.n163" 4.5
resist "VDD.n1445" "VDD.n160" 4.5
resist "VDD.n1448" "VDD.n162" 4.5
resist "VDD.n1446" "VDD.n1445" 4.5
resist "VDD.n1447" "VDD.n161" 4.5
resist "VDD.n1444" "VDD.n165" 4.5
resist "VDD.n813" "VDD.n800" 4.5
resist "VDD.n803" "VDD.n793" 4.5
resist "VDD.n807" "VDD.n796" 4.5
resist "VDD.n817" "VDD.n794" 4.5
resist "VDD.n812" "VDD.n801" 4.5
resist "VDD.n816" "VDD.n795" 4.5
resist "VDD.n809" "VDD.n800" 4.5
resist "VDD.n806" "VDD.n795" 4.5
resist "VDD.n808" "VDD.n807" 4.5
resist "VDD.n805" "VDD.n794" 4.5
resist "VDD.n1125" "VDD.n791" 4.5
resist "VDD.n1120" "VDD.n786" 4.5
resist "VDD.n1132" "VDD.n790" 4.5
resist "VDD.n1121" "VDD.n788" 4.5
resist "VDD.n1129" "VDD.n1116" 4.5
resist "VDD.n1133" "VDD.n789" 4.5
resist "VDD.n1126" "VDD.n1125" 4.5
resist "VDD.n1123" "VDD.n789" 4.5
resist "VDD.n1124" "VDD.n790" 4.5
resist "VDD.n1122" "VDD.n1121" 4.5
resist "VDD.n1425" "VDD.n174" 4.5
resist "VDD.n1430" "VDD.n1418" 4.5
resist "VDD.n1434" "VDD.n173" 4.5
resist "VDD.n1421" "VDD.n171" 4.5
resist "VDD.n1420" "VDD.n1419" 4.5
resist "VDD.n1435" "VDD.n172" 4.5
resist "VDD.n1426" "VDD.n1425" 4.5
resist "VDD.n1423" "VDD.n172" 4.5
resist "VDD.n1424" "VDD.n173" 4.5
resist "VDD.n1422" "VDD.n1421" 4.5
resist "VDD.n1106" "VDD.n827" 4.5
resist "VDD.n830" "VDD.n820" 4.5
resist "VDD.n834" "VDD.n823" 4.5
resist "VDD.n1110" "VDD.n821" 4.5
resist "VDD.n1105" "VDD.n828" 4.5
resist "VDD.n1109" "VDD.n822" 4.5
resist "VDD.n836" "VDD.n827" 4.5
resist "VDD.n833" "VDD.n822" 4.5
resist "VDD.n835" "VDD.n834" 4.5
resist "VDD.n832" "VDD.n821" 4.5
resist "VDD.n1157" "VDD.n1137" 4.50038
resist "VDD.n948" "VDD.n940" 4.50052
resist "VDD.n1623" "VDD.n1622" 4.50052
resist "VDD.n1608" "VDD.n78" 4.50052
resist "VDD.n1053" "VDD.n1052" 4.50052
resist "VDD.n1429" "VDD.n1428" 4.50057
resist "VDD.n1451" "VDD.n1450" 4.50094
resist "VDD.n1333" "VDD.n1332" 4.501
resist "VDD.n342" "VDD.n341" 4.50101
resist "VDD.n1154" "VDD.n1153" 4.50126
resist "VDD.n1450" "VDD.n1449" 4.50126
resist "VDD.n811" "VDD.n810" 4.50126
resist "VDD.n1128" "VDD.n1127" 4.50126
resist "VDD.n1428" "VDD.n1427" 4.50126
resist "VDD.n1104" "VDD.n837" 4.50126
resist "VDD.n1147" "VDD.n1145" 4.50163
resist "VDD.n1439" "VDD.n1438" 4.50163
resist "VDD.n804" "VDD.n802" 4.50163
resist "VDD.n1119" "VDD.n1118" 4.50163
resist "VDD.n1431" "VDD.n1417" 4.50163
resist "VDD.n831" "VDD.n829" 4.50163
resist "VDD.n356" "VDD.n355" 4.5225
resist "VDD.n638" "VDD.t1200" 4.53022
resist "VDD.n929" "VDD.t2165" 4.53022
resist "VDD.n1474" "VDD.t1198" 4.53022
resist "VDD.n860" "VDD.t199" 4.53022
resist "VDD.n83" "VDD.t2123" 4.53022
resist "VDD.n1531" "VDD.t2027" 4.53022
resist "VDD.n972" "VDD.t569" 4.53022
resist "VDD.n548" "VDD.n547" 4.53055
resist "VDD.n1135" "VDD.n786" 4.53141
resist "VDD.n1154" "VDD.n168" 4.55598
resist "VDD.n1155" "VDD.n1142" 4.56695
resist "VDD.t209" "VDD.n544" 4.58891
resist "VDD.n395" "VDD.t218" 4.58891
resist "VDD.n1336" "VDD.t220" 4.58891
resist "VDD.t215" "VDD.n1346" 4.58891
resist "VDD.n764" "VDD.t212" 4.58891
resist "VDD.n623" "VDD.t1089" 4.60299
resist "VDD.n1249" "VDD.t703" 4.61435
resist "VDD.n1258" "VDD.t590" 4.61435
resist "VDD.n472" "VDD.t551" 4.61435
resist "VDD.n469" "VDD.t466" 4.61435
resist "VDD.n468" "VDD.t1920" 4.61435
resist "VDD.n465" "VDD.t1607" 4.61435
resist "VDD.n1411" "VDD.t1630" 4.61435
resist "VDD.n181" "VDD.t948" 4.61435
resist "VDD.n180" "VDD.t160" 4.61435
resist "VDD.n965" "VDD.t279" 4.61435
resist "VDD.n1055" "VDD.t1646" 4.61435
resist "VDD.n1086" "VDD.t34" 4.61435
resist "VDD.n1094" "VDD.t1583" 4.61435
resist "VDD.n634" "VDD.t281" 4.61435
resist "VDD.n645" "VDD.t1585" 4.61435
resist "VDD.n664" "VDD.t763" 4.61435
resist "VDD.n673" "VDD.t514" 4.61435
resist "VDD.n692" "VDD.t567" 4.61435
resist "VDD.n1080" "VDD.t92" 4.61435
resist "VDD.n946" "VDD.t1555" 4.61435
resist "VDD.n943" "VDD.t2174" 4.61435
resist "VDD.n1502" "VDD.t916" 4.61435
resist "VDD.n1517" "VDD.t241" 4.61435
resist "VDD.n150" "VDD.t687" 4.61435
resist "VDD.n875" "VDD.t1594" 4.61435
resist "VDD.n882" "VDD.t72" 4.61435
resist "VDD.n904" "VDD.t558" 4.61435
resist "VDD.n1625" "VDD.t488" 4.61435
resist "VDD.n1466" "VDD.t490" 4.61435
resist "VDD.n1639" "VDD.t120" 4.61435
resist "VDD.n1632" "VDD.t1217" 4.61435
resist "VDD.n74" "VDD.t526" 4.61435
resist "VDD.n1611" "VDD.t577" 4.61435
resist "VDD.n1013" "VDD.t271" 4.61435
resist "VDD.n114" "VDD.t484" 4.61435
resist "VDD.n123" "VDD.t247" 4.61435
resist "VDD.n130" "VDD.t368" 4.61435
resist "VDD.n1600" "VDD.t716" 4.61435
resist "VDD.n1579" "VDD.t387" 4.61435
resist "VDD.n1557" "VDD.t727" 4.61435
resist "VDD.n1548" "VDD.t730" 4.61435
resist "VDD.n1040" "VDD.t522" 4.61435
resist "VDD.n1656" "VDD.t8" 4.61435
resist "VDD.n1648" "VDD.t12" 4.61435
resist "VDD.n1118" "VDD.n1117" 4.61571
resist "VDD.n1495" "VDD.t494" 4.63313
resist "VDD.n1572" "VDD.t265" 4.63313
resist "VDD.n625" "VDD.t1641" 4.64249
resist "VDD.n913" "VDD.t2014" 4.64318
resist "VDD.n1022" "VDD.t1023" 4.64318
resist "VDD.n838" "VDD.t29" 4.64334
resist "VDD.n1031" "VDD.t518" 4.64334
resist "VDD.n513" "VDD.t2134" 4.6437
resist "VDD.n503" "VDD.t1455" 4.6437
resist "VDD.n490" "VDD.t1999" 4.6437
resist "VDD.n480" "VDD.t1528" 4.6437
resist "VDD.n216" "VDD.t2143" 4.6437
resist "VDD.n1385" "VDD.t1437" 4.6437
resist "VDD.n199" "VDD.t2008" 4.6437
resist "VDD.n1404" "VDD.t1543" 4.6437
resist "VDD.n1254" "VDD.t1812" 4.64397
resist "VDD.n671" "VDD.t1118" 4.64397
resist "VDD.n700" "VDD.t1082" 4.64397
resist "VDD.n630" "VDD.t1136" 4.64397
resist "VDD.n1076" "VDD.t1707" 4.64397
resist "VDD.n911" "VDD.t1713" 4.64397
resist "VDD.n1637" "VDD.t1725" 4.64397
resist "VDD.n1622" "VDD.t1753" 4.64397
resist "VDD.n1555" "VDD.t1350" 4.64397
resist "VDD.n1576" "VDD.t1363" 4.64397
resist "VDD.n1595" "VDD.t1367" 4.64397
resist "VDD.n119" "VDD.t1354" 4.64397
resist "VDD.n1052" "VDD.t1128" 4.64397
resist "VDD.n1036" "VDD.t1098" 4.64397
resist "VDD.n1020" "VDD.t1110" 4.64397
resist "VDD.n78" "VDD.t1148" 4.64397
resist "VDD.n879" "VDD.t1134" 4.64397
resist "VDD.n1514" "VDD.t1365" 4.64397
resist "VDD.n1499" "VDD.t1361" 4.64397
resist "VDD.n1654" "VDD.t1719" 4.64397
resist "VDD.n940" "VDD.t1717" 4.64397
resist "VDD.n1092" "VDD.t1130" 4.64397
resist "VDD.n564" "VDD.t2061" 4.64761
resist "VDD.n361" "VDD.t1978" 4.64761
resist "VDD.n299" "VDD.t1940" 4.64761
resist "VDD.n716" "VDD.t1293" 4.64761
resist "VDD.n1294" "VDD.t1467" 4.64761
resist "VDD.n1198" "VDD.t1160" 4.64761
resist "VDD.n1220" "VDD.t1162" 4.64957
resist "VDD.n1229" "VDD.t1168" 4.64957
resist "VDD.n1230" "VDD.t1569" 4.64957
resist "VDD.n1237" "VDD.t1879" 4.64957
resist "VDD.n1240" "VDD.t1885" 4.64957
resist "VDD.n1236" "VDD.t255" 4.64957
resist "VDD.n1239" "VDD.t1563" 4.64957
resist "VDD.n1282" "VDD.t1918" 4.64957
resist "VDD.n1326" "VDD.t1914" 4.64957
resist "VDD.n1324" "VDD.t1495" 4.64957
resist "VDD.n1327" "VDD.t1501" 4.64957
resist "VDD.n1323" "VDD.t795" 4.64957
resist "VDD.n258" "VDD.t832" 4.64957
resist "VDD.n573" "VDD.t836" 4.64957
resist "VDD.n574" "VDD.t1010" 4.64957
resist "VDD.n567" "VDD.t1008" 4.64957
resist "VDD.n579" "VDD.t1489" 4.64957
resist "VDD.n565" "VDD.t1503" 4.64957
resist "VDD.n1317" "VDD.t864" 4.64957
resist "VDD.n355" "VDD.t1487" 4.64957
resist "VDD.n279" "VDD.t1899" 4.64957
resist "VDD.n362" "VDD.t902" 4.64957
resist "VDD.n371" "VDD.t2117" 4.64957
resist "VDD.n368" "VDD.t2119" 4.64957
resist "VDD.n378" "VDD.t2109" 4.64957
resist "VDD.n370" "VDD.t2105" 4.64957
resist "VDD.n408" "VDD.t1241" 4.64957
resist "VDD.n409" "VDD.t2047" 4.64957
resist "VDD.n411" "VDD.t2041" 4.64957
resist "VDD.n419" "VDD.t1852" 4.64957
resist "VDD.n418" "VDD.t2081" 4.64957
resist "VDD.n518" "VDD.t2136" 4.64957
resist "VDD.n511" "VDD.t2031" 4.64957
resist "VDD.n505" "VDD.t2029" 4.64957
resist "VDD.n506" "VDD.t1452" 4.64957
resist "VDD.n498" "VDD.t1954" 4.64957
resist "VDD.n496" "VDD.t1956" 4.64957
resist "VDD.n495" "VDD.t1997" 4.64957
resist "VDD.n488" "VDD.t1814" 4.64957
resist "VDD.n482" "VDD.t1834" 4.64957
resist "VDD.n483" "VDD.t1538" 4.64957
resist "VDD.n475" "VDD.t1188" 4.64957
resist "VDD.n473" "VDD.t1170" 4.64957
resist "VDD.n464" "VDD.t1803" 4.64957
resist "VDD.n554" "VDD.t1901" 4.64957
resist "VDD.n275" "VDD.t1905" 4.64957
resist "VDD.n276" "VDD.t898" 4.64957
resist "VDD.n555" "VDD.t415" 4.64957
resist "VDD.n561" "VDD.t2097" 4.64957
resist "VDD.n289" "VDD.t1655" 4.64957
resist "VDD.n308" "VDD.t1424" 4.64957
resist "VDD.n309" "VDD.t394" 4.64957
resist "VDD.n302" "VDD.t396" 4.64957
resist "VDD.n314" "VDD.t1517" 4.64957
resist "VDD.n300" "VDD.t1505" 4.64957
resist "VDD.n321" "VDD.t1989" 4.64957
resist "VDD.n325" "VDD.t1983" 4.64957
resist "VDD.n326" "VDD.t1657" 4.64957
resist "VDD.n333" "VDD.t1519" 4.64957
resist "VDD.n336" "VDD.t1507" 4.64957
resist "VDD.n332" "VDD.t340" 4.64957
resist "VDD.n335" "VDD.t1667" 4.64957
resist "VDD.n269" "VDD.t1481" 4.64957
resist "VDD.n227" "VDD.t1256" 4.64957
resist "VDD.n228" "VDD.t2059" 4.64957
resist "VDD.n230" "VDD.t2051" 4.64957
resist "VDD.n238" "VDD.t1838" 4.64957
resist "VDD.n237" "VDD.t2089" 4.64957
resist "VDD.n1373" "VDD.t2145" 4.64957
resist "VDD.n1379" "VDD.t1801" 4.64957
resist "VDD.n210" "VDD.t1792" 4.64957
resist "VDD.n209" "VDD.t1432" 4.64957
resist "VDD.n202" "VDD.t1962" 4.64957
resist "VDD.n1391" "VDD.t1964" 4.64957
resist "VDD.n1392" "VDD.t2006" 4.64957
resist "VDD.n1398" "VDD.t1824" 4.64957
resist "VDD.n193" "VDD.t1822" 4.64957
resist "VDD.n192" "VDD.t1549" 4.64957
resist "VDD.n188" "VDD.t1176" 4.64957
resist "VDD.n1410" "VDD.t1180" 4.64957
resist "VDD.n719" "VDD.t982" 4.64957
resist "VDD.n717" "VDD.t984" 4.64957
resist "VDD.n1179" "VDD.t681" 4.64957
resist "VDD.n607" "VDD.t677" 4.64957
resist "VDD.n706" "VDD.t1703" 4.64957
resist "VDD.n1178" "VDD.t887" 4.64957
resist "VDD.n740" "VDD.t814" 4.64957
resist "VDD.n738" "VDD.t986" 4.64957
resist "VDD.n741" "VDD.t978" 4.64957
resist "VDD.n737" "VDD.t506" 4.64957
resist "VDD.n726" "VDD.t956" 4.64957
resist "VDD.n730" "VDD.t950" 4.64957
resist "VDD.n731" "VDD.t812" 4.64957
resist "VDD.n1272" "VDD.t838" 4.64957
resist "VDD.n1277" "VDD.t962" 4.64957
resist "VDD.n1273" "VDD.t968" 4.64957
resist "VDD.n1278" "VDD.t2153" 4.64957
resist "VDD.n1311" "VDD.t840" 4.64957
resist "VDD.n1303" "VDD.t895" 4.64957
resist "VDD.n1304" "VDD.t787" 4.64957
resist "VDD.n1301" "VDD.t789" 4.64957
resist "VDD.n590" "VDD.t964" 4.64957
resist "VDD.n1295" "VDD.t970" 4.64957
resist "VDD.n602" "VDD.t1561" 4.64957
resist "VDD.n1207" "VDD.t1579" 4.64957
resist "VDD.n1208" "VDD.t261" 4.64957
resist "VDD.n1201" "VDD.t257" 4.64957
resist "VDD.n1213" "VDD.t1891" 4.64957
resist "VDD.n1199" "VDD.t1889" 4.64957
resist "VDD.n548" "VDD.t889" 4.65183
resist "VDD.n1245" "VDD.t1571" 4.65307
resist "VDD.n1332" "VDD.t858" 4.65307
resist "VDD.n341" "VDD.t1669" 4.65307
resist "VDD.n746" "VDD.t862" 4.65307
resist "VDD.n1312" "VDD.t854" 4.65307
resist "VDD.n585" "VDD.t2066" 4.6671
resist "VDD.n320" "VDD.t1942" 4.6671
resist "VDD.n725" "VDD.t1305" 4.6671
resist "VDD.n1290" "VDD.t1471" 4.6671
resist "VDD.n1219" "VDD.t1158" 4.6671
resist "VDD.n351" "VDD.n350" 4.69255
resist "VDD.n357" "VDD.t1974" 4.73441
resist "VDD.n748" "VDD.t1301" 4.75125
resist "VDD.n1562" "VDD.n1561" 4.75239
resist "VDD.n1672" "VDD.t1297" 4.82902
resist "VDD.n1680" "VDD.t500" 4.83356
resist "VDD.n1265" "VDD.t1810" 4.92935
resist "VDD.n1057" "VDD.t1094" 4.92935
resist "VDD.n1096" "VDD.t1096" 4.92935
resist "VDD.n609" "VDD.t1041" 4.92935
resist "VDD.n652" "VDD.t1068" 4.92935
resist "VDD.n658" "VDD.t1067" 4.92935
resist "VDD.n843" "VDD.t1767" 4.92935
resist "VDD.n846" "VDD.t1029" 4.92935
resist "VDD.n886" "VDD.t1031" 4.92935
resist "VDD.n849" "VDD.t1735" 4.92935
resist "VDD.n57" "VDD.t1749" 4.92935
resist "VDD.n47" "VDD.t1747" 4.92935
resist "VDD.n995" "VDD.t1057" 4.92935
resist "VDD.n109" "VDD.t1341" 4.92935
resist "VDD.n97" "VDD.t1357" 4.92935
resist "VDD.n1563" "VDD.t1318" 4.92935
resist "VDD.n1567" "VDD.t1328" 4.92935
resist "VDD.n1519" "VDD.t1355" 4.92935
resist "VDD.n990" "VDD.t1120" 4.92935
resist "VDD.n1489" "VDD.t1343" 4.92935
resist "VDD.n1658" "VDD.t1774" 4.92935
resist "VDD.n41" "VDD.t1773" 4.92935
resist "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" "VDD.t2107" 4.94066
resist "VDD.n272" "VDD.t417" 4.97089
resist "divide_by_2_1.tg_magic_1.inverter_magic_0.VDD" "VDD.t1581" 5.00442
resist "DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" "VDD.t886" 5.00442
resist "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" "VDD.t822" 5.00442
resist "divide_by_2_0.tg_magic_1.inverter_magic_0.VDD" "VDD.t1661" 5.00442
resist "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VDD" "VDD.t1895" 5.00442
resist "VDD.n1193" "VDD.t251" 5.01636
resist "VDD.n263" "VDD.t799" 5.01636
resist "VDD.n294" "VDD.t338" 5.01636
resist "VDD.n711" "VDD.t510" 5.01636
resist "VDD.n1270" "VDD.t2151" 5.01636
resist "VDD.n766" "VDD.n765" 5.07879
resist "VDD.n1252" "VDD.t924" 5.10437
resist "VDD.n178" "VDD.t164" 5.10437
resist "VDD.n669" "VDD.t295" 5.10437
resist "VDD.n698" "VDD.t663" 5.10437
resist "VDD.n628" "VDD.t555" 5.10437
resist "VDD.n1074" "VDD.t351" 5.10437
resist "VDD.n909" "VDD.t452" 5.10437
resist "VDD.n1553" "VDD.t56" 5.10437
resist "VDD.n1593" "VDD.t1551" 5.10437
resist "VDD.n117" "VDD.t2159" 5.10437
resist "VDD.n1050" "VDD.t377" 5.10437
resist "VDD.n1034" "VDD.t637" 5.10437
resist "VDD.n1018" "VDD.t785" 5.10437
resist "VDD.n1512" "VDD.t726" 5.10437
resist "VDD.n938" "VDD.t344" 5.10437
resist "VDD.n461" "VDD.t1794" 5.1545
resist "VDD.n758" "VDD.t1295" 5.1545
resist "VDD.n766" "VDD.n748" 5.16259
resist "VDD.n596" "VDD.t383" 5.17196
resist "VDD.n597" "VDD.t614" 5.17196
resist "VDD.n346" "VDD.t1476" 5.17196
resist "VDD.n288" "VDD.t689" 5.17196
resist "VDD.n958" "VDD.t359" 5.17196
resist "VDD.n1058" "VDD.t623" 5.17196
resist "VDD.n923" "VDD.t39" 5.17196
resist "VDD.n611" "VDD.t675" 5.17196
resist "VDD.n636" "VDD.t132" 5.17196
resist "VDD.n653" "VDD.t474" 5.17196
resist "VDD.n654" "VDD.t116" 5.17196
resist "VDD.n651" "VDD.t477" 5.17196
resist "VDD.n648" "VDD.t427" 5.17196
resist "VDD.n603" "VDD.t88" 5.17196
resist "VDD.n604" "VDD.t1475" 5.17196
resist "VDD.n775" "VDD.t1242" 5.17196
resist "VDD.n1067" "VDD.t96" 5.17196
resist "VDD.n927" "VDD.t235" 5.17196
resist "VDD.n32" "VDD.t771" 5.17196
resist "VDD.n33" "VDD.t413" 5.17196
resist "VDD.n1472" "VDD.t21" 5.17196
resist "VDD.n1480" "VDD.t921" 5.17196
resist "VDD.n140" "VDD.t182" 5.17196
resist "VDD.n143" "VDD.t780" 5.17196
resist "VDD.n866" "VDD.t293" 5.17196
resist "VDD.n887" "VDD.t78" 5.17196
resist "VDD.n858" "VDD.t444" 5.17196
resist "VDD.n855" "VDD.t85" 5.17196
resist "VDD.n53" "VDD.t1221" 5.17196
resist "VDD.n58" "VDD.t47" 5.17196
resist "VDD.n1460" "VDD.t284" 5.17196
resist "VDD.n1468" "VDD.t1600" 5.17196
resist "VDD.n69" "VDD.t586" 5.17196
resist "VDD.n1613" "VDD.t168" 5.17196
resist "VDD.n1004" "VDD.t1616" 5.17196
resist "VDD.n1001" "VDD.t643" 5.17196
resist "VDD.n101" "VDD.t225" 5.17196
resist "VDD.n99" "VDD.t206" 5.17196
resist "VDD.n89" "VDD.t718" 5.17196
resist "VDD.n88" "VDD.t310" 5.17196
resist "VDD.n1529" "VDD.t750" 5.17196
resist "VDD.n1537" "VDD.t931" 5.17196
resist "VDD.n1521" "VDD.t630" 5.17196
resist "VDD.n1520" "VDD.t592" 5.17196
resist "VDD.n981" "VDD.t696" 5.17196
resist "VDD.n979" "VDD.t537" 5.17196
resist "VDD.n42" "VDD.t371" 5.17196
resist "VDD.n43" "VDD.t808" 5.17196
resist "VDD.n784" "VDD.t2172" 5.17196
resist "VDD.n357" "VDD.n356" 5.19013
resist "VDD.n1636" "VDD.t2022" 5.35258
resist "VDD.n1621" "VDD.t330" 5.35258
resist "VDD.n1575" "VDD.t320" 5.35258
resist "VDD.n77" "VDD.t639" 5.35258
resist "VDD.n878" "VDD.t191" 5.35258
resist "VDD.n1498" "VDD.t135" 5.35258
resist "VDD.n1653" "VDD.t607" 5.35258
resist "VDD.n1091" "VDD.t362" 5.35258
resist "VDD.n1045" "VDD.t573" 5.49451
resist "VDD.n27" "VDD.t1282" 5.56375
resist "VDD.n17" "VDD.t1266" 5.56375
resist "VDD.n10" "VDD.t1278" 5.56375
resist "VDD.n22" "VDD.t999" 5.62108
resist "VDD.n0" "VDD.t1929" 5.62108
resist "VDD.n6" "VDD.t1414" 5.62108
resist "7b_counter_0.NOR_gate_0.VDD" "VDD.n1163" 5.68219
resist "VDD.n1501" "VDD.n1483" 5.75279
resist "VDD.n1501" "VDD.n1484" 5.75279
resist "VDD.n881" "VDD.n869" 5.75279
resist "VDD.n881" "VDD.n870" 5.75279
resist "VDD.n1465" "VDD.n1463" 5.75279
resist "VDD.n1465" "VDD.n1464" 5.75279
resist "VDD.n1633" "VDD.n51" 5.75279
resist "VDD.n1633" "VDD.n52" 5.75279
resist "VDD.n1636" "VDD.n1634" 5.75279
resist "VDD.n1636" "VDD.n1635" 5.75279
resist "VDD.n1621" "VDD.n1619" 5.75279
resist "VDD.n1621" "VDD.n1620" 5.75279
resist "VDD.n1610" "VDD.n72" 5.75279
resist "VDD.n1610" "VDD.n73" 5.75279
resist "VDD.n1578" "VDD.n1540" 5.75279
resist "VDD.n1578" "VDD.n1541" 5.75279
resist "VDD.n1575" "VDD.n1573" 5.75279
resist "VDD.n1575" "VDD.n1574" 5.75279
resist "VDD.n77" "VDD.n75" 5.75279
resist "VDD.n77" "VDD.n76" 5.75279
resist "VDD.n878" "VDD.n876" 5.75279
resist "VDD.n878" "VDD.n877" 5.75279
resist "VDD.n1498" "VDD.n1496" 5.75279
resist "VDD.n1498" "VDD.n1497" 5.75279
resist "VDD.n1653" "VDD.n1651" 5.75279
resist "VDD.n1653" "VDD.n1652" 5.75279
resist "VDD.n1091" "VDD.n1089" 5.75279
resist "VDD.n1091" "VDD.n1090" 5.75279
resist "VDD.n1246" "VDD.n1188" 5.7692
resist "VDD.n701" "VDD.n695" 6.0195
resist "VDD.n1516" "VDD.n1515" 6.0195
resist "VDD.n1597" "VDD.n1596" 6.0195
resist "VDD.n1624" "VDD.n1623" 6.02
resist "VDD.n1609" "VDD.n1608" 6.02
resist "VDD.n1054" "VDD.n1053" 6.02
resist "VDD.n948" "VDD.n947" 6.02
resist "VDD.n542" "VDD.n386" 6.03904
resist "VDD.n1349" "VDD.n1348" 6.03904
resist "VDD.n1570" "VDD.t1375" 6.05144
resist "VDD.n350" "VDD.n349" 6.13892
resist "VDD.n1264" "VDD.n1263" 6.3
resist "VDD.n523" "VDD.n522" 6.3
resist "VDD.n530" "VDD.n529" 6.3
resist "VDD.n536" "VDD.n535" 6.3
resist "VDD.n515" "VDD.n514" 6.3
resist "VDD.n502" "VDD.n501" 6.3
resist "VDD.n492" "VDD.n491" 6.3
resist "VDD.n479" "VDD.n478" 6.3
resist "VDD.n1369" "VDD.n1368" 6.3
resist "VDD.n1362" "VDD.n1361" 6.3
resist "VDD.n1356" "VDD.n1355" 6.3
resist "VDD.n1377" "VDD.n1376" 6.3
resist "VDD.n1387" "VDD.n1386" 6.3
resist "VDD.n1396" "VDD.n1395" 6.3
resist "VDD.n1406" "VDD.n1405" 6.3
resist "VDD.n1062" "VDD.n1061" 6.3
resist "VDD.n1098" "VDD.n1097" 6.3
resist "VDD.n1100" "VDD.n1099" 6.3
resist "7b_counter_0.MDFF_6.VDD" "VDD.n1100" 6.3
resist "VDD.n774" "VDD.n773" 6.3
resist "VDD.n1166" "VDD.n1165" 6.3
resist "VDD.n1167" "VDD.n1166" 6.3
resist "VDD.n624" "VDD.n623" 6.3
resist "7b_counter_0.MDFF_7.VDD" "VDD.n624" 6.3
resist "VDD.n687" "VDD.n686" 6.3
resist "VDD.n676" "VDD.n675" 6.3
resist "VDD.n1675" "VDD.n1674" 6.3
resist "VDD.n1674" "VDD.n1673" 6.3
resist "VDD.n1678" "VDD.n1677" 6.3
resist "VDD.n1679" "VDD.n1678" 6.3
resist "VDD.n1676" "VDD.n29" 6.3
resist "VDD.n29" "VDD.n28" 6.3
resist "VDD.n1667" "VDD.n1666" 6.3
resist "VDD.n1642" "VDD.n1641" 6.3
resist "VDD.n1660" "VDD.n1659" 6.3
resist "VDD.n1628" "VDD.n1627" 6.3
resist "VDD.n1494" "VDD.n1493" 6.3
resist "7b_counter_0.MDFF_3.VDD" "VDD.n1494" 6.3
resist "VDD.n896" "VDD.n895" 6.3
resist "VDD.n885" "VDD.n848" 6.3
resist "7b_counter_0.MDFF_5.VDD" "VDD.n848" 6.3
resist "VDD.n917" "VDD.n847" 6.3
resist "VDD.n1006" "VDD.n994" 6.3
resist "7b_counter_0.MDFF_4.VDD" "VDD.n994" 6.3
resist "VDD.n1030" "VDD.n1029" 6.3
resist "7b_counter_0.MDFF_1.VDD" "VDD.n1030" 6.3
resist "VDD.n128" "VDD.n127" 6.3
resist "VDD.n112" "VDD.n111" 6.3
resist "VDD.n1571" "VDD.n1570" 6.3
resist "7b_counter_0.MDFF_0.VDD" "VDD.n1571" 6.3
resist "VDD.n1569" "VDD.n1568" 6.3
resist "VDD.n1587" "VDD.n1586" 6.3
resist "VDD.n147" "VDD.n146" 6.72911
resist "VDD.n402" "VDD.t1386" 6.90486
resist "VDD.n248" "VDD.t1396" 6.90486
resist "VDD.n401" "VDD.t1390" 6.93662
resist "VDD.n417" "VDD.t2079" 6.93662
resist "VDD.n247" "VDD.t1400" 6.93662
resist "VDD.n236" "VDD.t2087" 6.93662
resist "VDD.n703" "VDD.t130" 6.95652
resist "VDD.n547" "VDD.n378" 7.20643
resist "VDD.n952" "VDD.t230" 7.25859
resist "VDD.n147" "VDD.t183" 7.36993
resist "VDD.n1288" "VDD.t1209" 7.5988
resist "VDD.n586" "VDD.t1016" 7.5988
resist "VDD.n1268" "VDD.t1211" 7.64033
resist "VDD.n266" "VDD.t1018" 7.64033
resist "VDD.t1457" "VDD.t31" 7.89037
resist "VDD.t1473" "VDD.t32" 7.89037
resist "VDD.n926" "VDD.t40" 7.95898
resist "VDD.n900" "VDD.t76" 7.95898
resist "VDD.n961" "VDD.t1438" 8
resist "VDD.n421" "VDD.t1854" 8.3037
resist "VDD.n240" "VDD.t1840" 8.3037
resist "VDD.n519" "VDD.n518" 8.42446
resist "VDD.n1373" "VDD.n1372" 8.42446
resist "VDD.n1493" "VDD.t1323" 8.62999
resist "VDD.n1166" "VDD.n774" 8.64231
resist "VDD.n1169" "VDD.n1168" 8.85391
resist "VDD.n1163" "VDD.n1162" 9
resist "VDD.t402" "VDD.n1528" 9.1858
resist "VDD.n1566" "VDD.n1565" 9.49494
resist "VDD.n1186" "VDD.t1473" 9.5515
resist "VDD.n1247" "VDD.n1246" 9.88755
resist "VDD.n599" "VDD.n597" 10.013
resist "VDD.n348" "VDD.n346" 10.013
resist "VDD.n960" "VDD.n958" 10.013
resist "VDD.n925" "VDD.n923" 10.013
resist "VDD.n613" "VDD.n611" 10.013
resist "VDD.n656" "VDD.n654" 10.013
resist "VDD.n650" "VDD.n648" 10.013
resist "VDD.n606" "VDD.n604" 10.013
resist "VDD.n1069" "VDD.n1067" 10.013
resist "VDD.n35" "VDD.n33" 10.013
resist "VDD.n1482" "VDD.n1480" 10.013
resist "VDD.n142" "VDD.n140" 10.013
resist "VDD.n868" "VDD.n866" 10.013
resist "VDD.n857" "VDD.n855" 10.013
resist "VDD.n55" "VDD.n53" 10.013
resist "VDD.n1462" "VDD.n1460" 10.013
resist "VDD.n71" "VDD.n69" 10.013
resist "VDD.n1003" "VDD.n1001" 10.013
resist "VDD.n103" "VDD.n101" 10.013
resist "VDD.n91" "VDD.n89" 10.013
resist "VDD.n1539" "VDD.n1537" 10.013
resist "VDD.n1523" "VDD.n1521" 10.013
resist "VDD.n983" "VDD.n981" 10.013
resist "VDD.n45" "VDD.n43" 10.013
resist "VDD.n1289" "VDD.n1266" 10.1301
resist "VDD.n702" "VDD.n701" 10.3498
resist "VDD.n1515" "VDD.n1509" 10.3498
resist "VDD.n1596" "VDD.n1590" 10.3498
resist "VDD.n949" "VDD.n948" 10.3503
resist "VDD.n1623" "VDD.n1618" 10.3503
resist "VDD.n1608" "VDD.n1607" 10.3503
resist "VDD.n1053" "VDD.n1047" 10.3503
resist "VDD.n1185" "VDD.n1184" 10.4167
resist "VDD.n1255" "VDD.n1254" 10.5181
resist "VDD.n672" "VDD.n671" 10.5181
resist "VDD.n631" "VDD.n630" 10.5181
resist "VDD.n1077" "VDD.n1076" 10.5181
resist "VDD.n912" "VDD.n911" 10.5181
resist "VDD.n1638" "VDD.n1637" 10.5181
resist "VDD.n1556" "VDD.n1555" 10.5181
resist "VDD.n1577" "VDD.n1576" 10.5181
resist "VDD.n120" "VDD.n119" 10.5181
resist "VDD.n1037" "VDD.n1036" 10.5181
resist "VDD.n1021" "VDD.n1020" 10.5181
resist "VDD.n880" "VDD.n879" 10.5181
resist "VDD.n1500" "VDD.n1499" 10.5181
resist "VDD.n1655" "VDD.n1654" 10.5181
resist "VDD.n1093" "VDD.n1092" 10.5181
resist "VDD.n1333" "VDD.n258" 10.6834
resist "VDD.n342" "VDD.n289" 10.6834
resist "VDD.n407" "VDD.t1246" 11.2366
resist "VDD.n226" "VDD.t1258" 11.2366
resist "VDD.t1089" "VDD.t280" 11.3192
resist "VDD.n767" "VDD.n766" 11.5658
resist "VDD.n1672" "VDD.n1671" 11.8135
resist "VDD.t582" "VDD.n1615" 11.9357
resist "VDD.n1220" "VDD.n1219" 12.0312
resist "VDD.n321" "VDD.n320" 12.0312
resist "VDD.n726" "VDD.n725" 12.0312
resist "VDD.n1678" "VDD.n29" 12.0418
resist "VDD.n383" "VDD.n382" 12.1899
resist "VDD.n391" "VDD.n390" 12.1899
resist "VDD.n255" "VDD.n254" 12.1899
resist "VDD.n1342" "VDD.n1341" 12.1899
resist "VDD.n754" "VDD.n753" 12.1899
resist "VDD.n381" "VDD.n379" 12.1922
resist "VDD.n389" "VDD.n387" 12.1922
resist "VDD.n253" "VDD.n251" 12.1922
resist "VDD.n1340" "VDD.n1338" 12.1922
resist "VDD.n752" "VDD.n750" 12.1922
resist "VDD.n962" "VDD.t356" 12.2667
resist "VDD.n1290" "VDD.n1289" 12.2881
resist "VDD.n428" "VDD.t1694" 12.4256
resist "VDD.n219" "VDD.t1679" 12.4256
resist "VDD.n563" "VDD.n562" 12.4767
resist "VDD.n586" "VDD.n585" 12.492
resist "VDD.n1228" "VDD" 12.4946
resist "VDD.n145" "VDD.t185" 12.5628
resist "VDD.n1689" "VDD.n1688" 12.6
resist "VDD.n1691" "VDD.n1690" 12.6
resist "VDD.n1223" "VDD.n1222" 12.6
resist "VDD.n1233" "VDD.n1232" 12.6
resist "VDD.n1235" "VDD.n1234" 12.6
resist "VDD.n1244" "VDD.n1243" 12.6
resist "VDD.n1242" "VDD.n1241" 12.6
resist "VDD.n1261" "VDD.n1260" 12.6
resist "VDD.n1287" "VDD.n1286" 12.6
resist "VDD.n1285" "VDD.n1284" 12.6
resist "VDD.n1280" "VDD.n1279" 12.6
resist "VDD.n1275" "VDD.n1274" 12.6
resist "VDD.n1316" "VDD.n1315" 12.6
resist "VDD.n1314" "VDD.n1313" 12.6
resist "VDD.n1320" "VDD.n1319" 12.6
resist "VDD.n1322" "VDD.n1321" 12.6
resist "VDD.n1329" "VDD.n1328" 12.6
resist "VDD.n1331" "VDD.n1330" 12.6
resist "VDD.n572" "VDD.n571" 12.6
resist "VDD.n577" "VDD.n576" 12.6
resist "p2_gen_magic_0.DFF_magic_0.VDD" "VDD.n578" 12.6
resist "VDD.n582" "VDD.n581" 12.6
resist "VDD.n584" "VDD.n583" 12.6
resist "VDD.n286" "VDD.n285" 12.6
resist "VDD.n359" "VDD.n358" 12.6
resist "VDD.n366" "VDD.n365" 12.6
resist "p3_gen_magic_0.neg_DFF_magic_0.VDD" "VDD.n367" 12.6
resist "VDD.n374" "VDD.n373" 12.6
resist "VDD.n376" "VDD.n375" 12.6
resist "VDD.n521" "VDD.n520" 12.6
resist "VDD.n526" "VDD.n525" 12.6
resist "VDD.n528" "VDD.n527" 12.6
resist "VDD.n532" "VDD.n531" 12.6
resist "VDD.n534" "VDD.n533" 12.6
resist "VDD.n404" "VDD.n403" 12.6
resist "VDD.n517" "VDD.n516" 12.6
resist "VDD.n510" "VDD.n509" 12.6
resist "VDD.n508" "VDD.n507" 12.6
resist "VDD.n500" "VDD.n499" 12.6
resist "VDD.n494" "VDD.n493" 12.6
resist "VDD.n487" "VDD.n486" 12.6
resist "VDD.n485" "VDD.n484" 12.6
resist "VDD.n477" "VDD.n476" 12.6
resist "VDD.n463" "VDD.n462" 12.6
resist "VDD.n550" "VDD.n549" 12.6
resist "VDD.n552" "VDD.n551" 12.6
resist "VDD.n557" "VDD.n556" 12.6
resist "VDD.n559" "VDD.n558" 12.6
resist "VDD.n345" "VDD.n344" 12.6
resist "VDD.n307" "VDD.n306" 12.6
resist "VDD.n312" "VDD.n311" 12.6
resist "divide_by_2_0.VDD" "VDD.n313" 12.6
resist "VDD.n317" "VDD.n316" 12.6
resist "VDD.n319" "VDD.n318" 12.6
resist "VDD.n324" "VDD.n323" 12.6
resist "VDD.n329" "VDD.n328" 12.6
resist "VDD.n331" "VDD.n330" 12.6
resist "VDD.n340" "VDD.n339" 12.6
resist "VDD.n338" "VDD.n337" 12.6
resist "VDD.n1371" "VDD.n1370" 12.6
resist "VDD.n1366" "VDD.n1365" 12.6
resist "VDD.n1364" "VDD.n1363" 12.6
resist "VDD.n1360" "VDD.n1359" 12.6
resist "VDD.n1358" "VDD.n1357" 12.6
resist "VDD.n250" "VDD.n249" 12.6
resist "VDD.n1375" "VDD.n1374" 12.6
resist "VDD.n1381" "VDD.n1380" 12.6
resist "VDD.n1383" "VDD.n1382" 12.6
resist "VDD.n1389" "VDD.n1388" 12.6
resist "VDD.n1394" "VDD.n1393" 12.6
resist "VDD.n1400" "VDD.n1399" 12.6
resist "VDD.n1402" "VDD.n1401" 12.6
resist "VDD.n1408" "VDD.n1407" 12.6
resist "VDD.n1164" "7b_counter_0.NOR_gate_0.VDD" 12.6
resist "VDD.n963" "VDD.n962" 12.6
resist "VDD.n1084" "VDD.n1083" 12.6
resist "VDD.n1083" "VDD.n1082" 12.6
resist "VDD.n772" "VDD.n771" 12.6
resist "VDD.n1176" "VDD.n1175" 12.6
resist "VDD.n1183" "VDD.n1182" 12.6
resist "VDD.n1187" "VDD.n1186" 12.6
resist "VDD.n722" "VDD.n721" 12.6
resist "VDD.n724" "VDD.n723" 12.6
resist "VDD.n679" "VDD.n678" 12.6
resist "VDD.n690" "VDD.n689" 12.6
resist "VDD.n760" "VDD.n759" 12.6
resist "VDD.n745" "VDD.n744" 12.6
resist "VDD.n743" "VDD.n742" 12.6
resist "VDD.n736" "VDD.n735" 12.6
resist "VDD.n734" "VDD.n733" 12.6
resist "VDD.n729" "VDD.n728" 12.6
resist "VDD.n1670" "VDD.n1669" 12.6
resist "VDD.n1684" "VDD.n1683" 12.6
resist "7b_counter_0.VDD" "VDD.n1685" 12.6
resist "VDD.n1663" "VDD.n1662" 12.6
resist "VDD.n1630" "VDD.n1629" 12.6
resist "VDD.n1470" "VDD.n1469" 12.6
resist "VDD.n1505" "VDD.n1504" 12.6
resist "VDD.n1615" "VDD.n1614" 12.6
resist "VDD.n902" "VDD.n901" 12.6
resist "VDD.n901" "VDD.n884" 12.6
resist "VDD.n1011" "VDD.n1010" 12.6
resist "VDD.n1043" "VDD.n1042" 12.6
resist "VDD.n1603" "VDD.n1602" 12.6
resist "VDD.n126" "VDD.n125" 12.6
resist "VDD.n1582" "VDD.n1581" 12.6
resist "VDD.n1583" "VDD.n1582" 12.6
resist "VDD.n1309" "VDD.n1308" 12.6
resist "VDD.n1307" "VDD.n1306" 12.6
resist "DFF_magic_0.VDD" "VDD.n1300" 12.6
resist "VDD.n1299" "VDD.n1298" 12.6
resist "VDD.n1292" "VDD.n1291" 12.6
resist "VDD.n1206" "VDD.n1205" 12.6
resist "VDD.n1211" "VDD.n1210" 12.6
resist "divide_by_2_1.VDD" "VDD.n1212" 12.6
resist "VDD.n1216" "VDD.n1215" 12.6
resist "VDD.n1218" "VDD.n1217" 12.6
resist "VDD.t2169" "VDD.n1164" 12.8
resist "VDD.t1645" "VDD.t2164" 12.9735
resist "VDD.t1647" "VDD.t2162" 12.9735
resist "VDD.t197" "VDD.t523" 12.9735
resist "VDD.t203" "VDD.t525" 12.9735
resist "VDD.t240" "VDD.t2026" 12.9803
resist "VDD.t242" "VDD.t2025" 12.9803
resist "VDD.n1677" "VDD.t499" 13.468
resist "VDD.n1415" "VDD.n1414" 13.5
resist "VDD.n1102" "VDD.n1101" 13.5
resist "VDD.n991" "VDD.n175" 13.5
resist "VDD.n1459" "VDD.n1458" 13.5
resist "VDD.n1457" "VDD.n134" 13.5
resist "VDD.n1456" "VDD.n157" 13.6232
resist "VDD.n643" "VDD.t707" 13.8986
resist "VDD.n934" "VDD.t1872" 13.8986
resist "VDD.n154" "VDD.t461" 13.8986
resist "VDD.n65" "VDD.t621" 13.8986
resist "VDD.n80" "VDD.t658" 13.8986
resist "VDD.n132" "VDD.t146" 13.8986
resist "VDD.n969" "VDD.t595" 13.8986
resist "VDD.n747" "VDD.n746" 13.998
resist "VDD.t399" "VDD.n1261" 14.5662
resist "VDD.n344" "VDD.t1468" 14.5662
resist "VDD.n678" "VDD.t111" 14.5662
resist "VDD.n689" "VDD.t429" 14.5662
resist "VDD.n1669" "VDD.t348" 14.5662
resist "VDD.n1662" "VDD.t424" 14.5662
resist "VDD.n1629" "VDD.t44" 14.5662
resist "VDD.n126" "VDD.t223" 14.5662
resist "VDD.t1026" "VDD.n1006" 14.652
resist "VDD.n1029" "VDD.t1107" 14.652
resist "VDD.n1312" "VDD.n1311" 15.2268
resist "VDD.n1674" "VDD.n29" 15.4709
resist "VDD.n1681" "VDD.n1680" 15.6838
resist "VDD.n429" "VDD.t1689" 15.8097
resist "VDD.n220" "VDD.t1675" 15.8097
resist "VDD.t680" "VDD.t1069" 16.6858
resist "VDD.t678" "VDD.t1040" 16.6858
resist "VDD.t1091" "VDD.n1062" 18.1976
resist "VDD.n896" "VDD.t1044" 18.1976
resist "VDD.t1308" "VDD.n1587" 18.2055
resist "VDD.n148" "VDD.n147" 18.277
resist "VDD.n1571" "VDD.n1542" 19.5339
resist "VDD.n624" "VDD.n621" 19.83
resist "VDD.n1025" "VDD.n994" 19.83
resist "VDD.n1030" "VDD.n993" 19.83
resist "VDD.n916" "VDD.n848" 19.83
resist "VDD.n1100" "VDD.n845" 19.83
resist "VDD.n1470" "VDD.t285" 19.9826
resist "VDD.t127" "VDD.n1176" 20
resist "VDD.n1505" "VDD.t18" 20
resist "VDD.n1603" "VDD.t660" 20
resist "VDD.t1046" "VDD.n1098" 20.1439
resist "VDD.n917" "VDD.t1085" 20.1439
resist "VDD.t1202" "VDD.t706" 20.2752
resist "VDD.n749" "VDD.t210" 20.277
resist "VDD.n545" "VDD.t207" 20.2818
resist "VDD.n394" "VDD.t216" 20.2818
resist "VDD.n1334" "VDD.t219" 20.2818
resist "VDD.n1347" "VDD.t213" 20.2818
resist "VDD.n1494" "VDD.n1491" 20.3258
resist "VDD.t1069" "VDD.n622" 24.1657
resist "VDD.t1193" "VDD.t460" 24.3478
resist "VDD.t2121" "VDD.t657" 24.3478
resist "VDD.n951" "VDD.n926" 29.4123
resist "VDD.n900" "VDD.n899" 29.4123
resist "VDD.t0" "VDD.t456" 30.0986
resist "VDD.t457" "VDD.t2" 30.0986
resist "VDD.t1306" "VDD.n1569" 31.77
resist "VDD.n1528" "VDD.n1527" 33.9462
resist "VDD.n1164" "VDD.t1438" 36.8
resist "VDD.n952" "VDD.n951" 37.3707
resist "VDD.t1841" "VDD.n773" 38.2514
resist "VDD.n145" "VDD.t181" 38.961
resist "VDD.n144" "VDD.t0" 40.9964
resist "VDD.n144" "VDD.t457" 40.9964
resist "VDD.n1010" "VDD.t646" 42.1245
resist "VDD.n1043" "VDD.t691" 42.1245
resist "VDD.n1527" "VDD.n1525" 43.1315
resist "VDD.n1615" "VDD.n68" 44.11
resist "p3_gen_magic_0.VDD" "VDD.n538" 44.4095
resist "VDD.n1353" "p2_gen_magic_0.VDD" 44.4095
resist "VDD.n1263" "VDD.t1784" 45.3074
resist "VDD.t1104" "VDD.n676" 45.3074
resist "VDD.t1083" "VDD.n687" 45.3074
resist "VDD.t1739" "VDD.n1667" 45.3074
resist "VDD.n1642" "VDD.t1768" 45.3074
resist "VDD.t1756" "VDD.n1660" 45.3074
resist "VDD.n1628" "VDD.t1722" 45.3074
resist "VDD.t1331" "VDD.n1492" 45.3074
resist "VDD.n127" "VDD.t1319" 45.3074
resist "VDD.n111" "VDD.t1329" 45.3074
resist "VDD.n962" "VDD.n961" 45.3333
resist "VDD.n1170" "VDD.t708" 46.3432
resist "VDD.n898" "VDD.t75" 47.8105
resist "VDD.t356" "VDD.t1429" 49.6
resist "VDD.t2168" "VDD.t2131" 49.6
resist "VDD.t682" "VDD.n1183" 52.359
resist "VDD.n146" "VDD.t455" 54.1205
resist "VDD.n1183" "VDD.t1040" 55.2359
resist "VDD.t2" "VDD.n68" 56.0457
resist "VDD.t2147" "VDD.n761" 56.9185
resist "VDD.n1165" "VDD.t1841" 59.1985
resist "VDD.t1532" "VDD.n772" 62.8415
resist "VDD.n951" "VDD.n950" 63.1199
resist "VDD.n1527" "VDD.n1526" 63.1199
resist "VDD.n978" "VDD.n977" 63.1199
resist "VDD.t1673" "VDD.n1169" 63.7523
resist "VDD.t1429" "VDD.t354" 65.6
resist "VDD.t2131" "VDD.t2169" 65.6
resist "VDD.t2130" "VDD.t2168" 65.6
resist "VDD.n1684" "VDD.t1267" 71.09
resist "VDD.n1689" "VDD.t1269" 71.09
resist "VDD.n1690" "VDD.t1273" 71.09
resist "VDD.n1177" "VDD.t502" 73.3633
resist "VDD.n1471" "VDD.n1470" 73.8488
resist "VDD.n1506" "VDD.n1505" 73.913
resist "VDD.n1604" "VDD.n1603" 73.913
resist "VDD.n1062" "VDD.t152" 74.0901
resist "VDD.t198" "VDD.n896" 74.0901
resist "VDD.n1587" "VDD.t438" 74.1222
resist "VDD.t40" "VDD.t37" 74.7405
resist "VDD.t76" "VDD.t80" 74.7405
resist "VDD.t231" "VDD.n952" 74.741
resist "VDD.n1026" "VDD.t1145" 76.9231
resist "VDD.t1087" "VDD.n1028" 76.9231
resist "VDD.n1170" "VDD.t1530" 78.3242
resist "VDD.n1186" "VDD.t2064" 80.1495
resist "VDD.t32" "VDD.t1457" 81.8106
resist "VDD.n622" "VDD.t678" 83.4292
resist "VDD.n1098" "VDD.t1095" 83.4532
resist "VDD.t1028" "VDD.n917" 83.4532
resist "VDD.t631" "VDD.t402" 86.262
resist "VDD.n1525" "VDD.t404" 86.2625
resist "VDD.t31" "VDD.n1185" 87.6246
resist "VDD.n146" "VDD.t456" 89.2579
resist "VDD.t86" "VDD.t2064" 89.701
resist "VDD.t973" "VDD.t981" 89.701
resist "VDD.t1032" "VDD.t154" 92.2877
resist "VDD.t200" "VDD.t1060" 92.2877
resist "VDD.t1371" "VDD.t441" 92.3277
resist "VDD.t2163" "VDD.t156" 93.5875
resist "VDD.t448" "VDD.t202" 93.5875
resist "VDD.t2023" "VDD.t436" 93.6281
resist "VDD.t1596" "VDD.n1471" 93.8315
resist "VDD.t15" "VDD.n1506" 93.913
resist "VDD.t659" "VDD.n1604" 93.913
resist "VDD.n1169" "VDD.n773" 94.7177
resist "VDD.t502" "VDD.t671" 95.9133
resist "VDD.n1676" "VDD.t497" 95.9596
resist "VDD.t1418" "VDD.n540" 96.1727
resist "VDD.n541" "VDD.t1873" 96.1727
resist "VDD.n762" "VDD.t1649" 96.1727
resist "VDD.n1351" "VDD.t2069" 96.1727
resist "VDD.n1350" "VDD.t1477" 96.1727
resist "VDD.t75" "VDD.t77" 96.5147
resist "VDD.t2162" "VDD.t1645" 99.1178
resist "VDD.t525" "VDD.t197" 99.1178
resist "VDD.t2025" "VDD.t240" 99.1693
resist "VDD.n1099" "VDD.t1046" 99.7602
resist "VDD.n885" "VDD.t1085" 99.7602
resist "VDD.n898" "VDD.n897" 102.831
resist "VDD.n623" "VDD.t680" 102.992
resist "VDD.n961" "VDD.t2167" 104.55
resist "VDD.n68" "VDD.t1" 104.55
resist "VDD.n1063" "VDD.t2163" 107.424
resist "VDD.n1616" "VDD.t202" 107.424
resist "VDD.n1588" "VDD.t2023" 107.479
resist "VDD.t706" "VDD.n1170" 110.065
resist "VDD.t274" "VDD.t1871" 110.535
resist "VDD.t272" "VDD.t1869" 110.535
resist "VDD.t276" "VDD.t1696" 110.535
resist "VDD.t50" "VDD.t578" 110.535
resist "VDD.t618" "VDD.t604" 110.535
resist "VDD.t620" "VDD.t602" 110.535
resist "VDD.t66" "VDD.t145" 110.592
resist "VDD.t68" "VDD.t147" 110.592
resist "VDD.t684" "VDD.t1864" 110.592
resist "VDD.t278" "VDD.t276" 112.091
resist "VDD.t584" "VDD.t582" 112.091
resist "VDD.t578" "VDD.t576" 112.091
resist "VDD.t686" "VDD.t684" 112.15
resist "VDD.n540" "VDD.t1617" 115.8
resist "VDD.n541" "VDD.t467" 115.8
resist "VDD.n762" "VDD.t1637" 115.8
resist "VDD.n1351" "VDD.t124" 115.8
resist "VDD.t121" "VDD.n1350" 115.8
resist "VDD.t1841" "VDD.t1227" 116.946
resist "VDD.t1841" "VDD.t1670" 116.946
resist "VDD.n1170" "VDD.t1532" 118.397
resist "VDD.n1261" "VDD.t400" 122.229
resist "VDD.n344" "VDD.t1981" 122.229
resist "VDD.n678" "VDD.t188" 122.229
resist "VDD.n689" "VDD.t666" 122.229
resist "VDD.n1669" "VDD.t347" 122.229
resist "VDD.n1662" "VDD.t425" 122.229
resist "VDD.n1629" "VDD.t43" 122.229
resist "VDD.t775" "VDD.n126" 122.229
resist "VDD.n1569" "VDD.t1325" 131.619
resist "VDD.n1675" "VDD.t1302" 132.997
resist "VDD.n772" "VDD.t1991" 133.88
resist "VDD.t610" "VDD.t399" 136.795
resist "VDD.t400" "VDD.t381" 136.795
resist "VDD.t1468" "VDD.t1464" 136.795
resist "VDD.t1981" "VDD.t688" 136.795
resist "VDD.t188" "VDD.t189" 136.795
resist "VDD.t111" "VDD.t113" 136.795
resist "VDD.t666" "VDD.t475" 136.795
resist "VDD.t429" "VDD.t426" 136.795
resist "VDD.t348" "VDD.t410" 136.795
resist "VDD.t347" "VDD.t349" 136.795
resist "VDD.t424" "VDD.t806" 136.795
resist "VDD.t425" "VDD.t369" 136.795
resist "VDD.t43" "VDD.t45" 136.795
resist "VDD.t44" "VDD.t1220" 136.795
resist "VDD.t221" "VDD.t223" 136.795
resist "VDD.t204" "VDD.t775" 136.795
resist "VDD.n1165" "VDD.t1230" 137.523
resist "VDD.t1204" "VDD.t529" 144.564
resist "VDD.t540" "VDD.n1044" 144.689
resist "VDD.n1262" "VDD.t610" 145.662
resist "VDD.t113" "VDD.n677" 145.662
resist "VDD.t426" "VDD.n688" 145.662
resist "VDD.t410" "VDD.n1668" 145.662
resist "VDD.t806" "VDD.n1661" 145.662
resist "VDD.t1220" "VDD.n56" 145.662
resist "VDD.n110" "VDD.t221" 145.662
resist "VDD.n1044" "VDD.t571" 147.94
resist "VDD.n1171" "VDD.t1204" 154.236
resist "VDD.t1576" "VDD.n1233" 154.762
resist "VDD.n1243" "VDD.t1574" 154.762
resist "VDD.t1886" "VDD.n1242" 154.762
resist "VDD.n1285" "VDD.t833" 154.762
resist "VDD.n1274" "VDD.t1892" 154.762
resist "VDD.t1896" "VDD.n1320" 154.762
resist "VDD.t1498" "VDD.n1329" 154.762
resist "VDD.t1490" "VDD.n582" 154.762
resist "VDD.n571" "VDD.t877" 154.762
resist "VDD.n558" "VDD.t2098" 154.762
resist "VDD.n551" "VDD.t847" 154.762
resist "VDD.n375" "VDD.t2110" 154.762
resist "VDD.n366" "VDD.t829" 154.762
resist "VDD.t1425" "VDD.n329" 154.762
resist "VDD.n339" "VDD.t1658" 154.762
resist "VDD.t1512" "VDD.n338" 154.762
resist "VDD.t1508" "VDD.n317" 154.762
resist "VDD.n306" "VDD.t1652" 154.762
resist "VDD.t971" "VDD.n722" 154.762
resist "VDD.t899" "VDD.n734" 154.762
resist "VDD.t979" "VDD.n743" 154.762
resist "VDD.n1299" "VDD.t959" 154.762
resist "VDD.n1308" "VDD.t873" 154.762
resist "VDD.t1880" "VDD.n1216" 154.762
resist "VDD.n1205" "VDD.t1566" 154.762
resist "VDD.n1234" "VDD.t252" 155.026
resist "VDD.n1280" "VDD.t2156" 155.026
resist "VDD.n1321" "VDD.t796" 155.026
resist "VDD.n557" "VDD.t418" 155.026
resist "VDD.n330" "VDD.t341" 155.026
resist "VDD.n735" "VDD.t503" 155.026
resist "VDD.t708" "VDD.t942" 156.408
resist "VDD.t1201" "VDD.t1202" 156.408
resist "VDD.n1222" "VDD.t1165" 156.897
resist "VDD.n1286" "VDD.t1212" 156.897
resist "VDD.n1315" "VDD.t1013" 156.897
resist "VDD.t815" "VDD.n1314" 156.897
resist "VDD.n1330" "VDD.t817" 156.897
resist "VDD.n583" "VDD.t2062" 156.897
resist "VDD.t1003" "VDD.n577" 156.897
resist "VDD.n462" "VDD.t1782" 156.897
resist "VDD.t1181" "VDD.n477" 156.897
resist "VDD.n486" "VDD.t1827" 156.897
resist "VDD.t1522" "VDD.n485" 156.897
resist "VDD.t1967" "VDD.n500" 156.897
resist "VDD.n493" "VDD.t2010" 156.897
resist "VDD.n509" "VDD.t2034" 156.897
resist "VDD.t1434" "VDD.n508" 156.897
resist "VDD.n516" "VDD.t2128" 156.897
resist "VDD.t1407" "VDD.n404" 156.897
resist "VDD.n531" "VDD.t2056" 156.897
resist "VDD.n534" "VDD.t1236" 156.897
resist "VDD.n526" "VDD.t2090" 156.897
resist "VDD.n527" "VDD.t1845" 156.897
resist "VDD.n521" "VDD.t1686" 156.897
resist "VDD.n285" "VDD.t1482" 156.897
resist "VDD.n550" "VDD.t865" 156.897
resist "VDD.n374" "VDD.t2114" 156.897
resist "VDD.n358" "VDD.t1979" 156.897
resist "VDD.n323" "VDD.t1986" 156.897
resist "VDD.n318" "VDD.t1945" 156.897
resist "VDD.t391" "VDD.n312" 156.897
resist "VDD.n723" "VDD.t1261" 156.897
resist "VDD.t1259" "VDD.n760" 156.897
resist "VDD.n728" "VDD.t951" 156.897
resist "VDD.n744" "VDD.t905" 156.897
resist "VDD.n1407" "VDD.t1185" 156.897
resist "VDD.n1400" "VDD.t1831" 156.897
resist "VDD.n1401" "VDD.t1534" 156.897
resist "VDD.n1388" "VDD.t1957" 156.897
resist "VDD.n1394" "VDD.t1992" 156.897
resist "VDD.n1381" "VDD.t1789" 156.897
resist "VDD.n1382" "VDD.t1444" 156.897
resist "VDD.n1375" "VDD.t2139" 156.897
resist "VDD.n249" "VDD.t1387" 156.897
resist "VDD.t2038" "VDD.n1360" 156.897
resist "VDD.n1357" "VDD.t1247" 156.897
resist "VDD.n1365" "VDD.t2072" 156.897
resist "VDD.t1855" "VDD.n1364" 156.897
resist "VDD.n1370" "VDD.t1671" 156.897
resist "VDD.n1291" "VDD.t1459" 156.897
resist "VDD.n1307" "VDD.t792" 156.897
resist "VDD.n1217" "VDD.t1155" 156.897
resist "VDD.t258" "VDD.n1211" 156.897
resist "VDD.n1570" "VDD.t1306" 157.337
resist "VDD.n1010" "VDD.n1009" 157.509
resist "VDD.t26" "VDD.t28" 163.265
resist "VDD.t1700" "VDD.t26" 163.265
resist "VDD.t1698" "VDD.t1700" 163.265
resist "VDD.t35" "VDD.t1698" 163.265
resist "VDD.t33" "VDD.t35" 163.265
resist "VDD.t71" "VDD.t73" 163.265
resist "VDD.t73" "VDD.t52" 163.265
resist "VDD.t52" "VDD.t48" 163.265
resist "VDD.t48" "VDD.t1591" 163.265
resist "VDD.t1591" "VDD.t1593" 163.265
resist "VDD.t264" "VDD.t266" 163.389
resist "VDD.t266" "VDD.t1449" 163.389
resist "VDD.t1449" "VDD.t1446" 163.389
resist "VDD.t1446" "VDD.t384" 163.389
resist "VDD.t384" "VDD.t386" 163.389
resist "VDD.n1685" "VDD.t1265" 164.929
resist "VDD.n1176" "VDD.t130" 167.826
resist "VDD.n145" "VDD.t183" 168.342
resist "VDD.n1007" "VDD.t333" 178.808
resist "VDD.t129" "VDD.n703" 180.87
resist "VDD.n144" "VDD.t779" 184.579
resist "VDD.n1507" "VDD.t1194" 185.217
resist "VDD.n1605" "VDD.t2120" 185.217
resist "VDD.t1595" "VDD.t1596" 187.663
resist "VDD.t285" "VDD.t287" 187.663
resist "VDD.n1263" "VDD.t1778" 187.702
resist "VDD.n676" "VDD.t1066" 187.702
resist "VDD.n687" "VDD.t1036" 187.702
resist "VDD.n1667" "VDD.t1704" 187.702
resist "VDD.t1746" "VDD.n1642" 187.702
resist "VDD.n1660" "VDD.t1710" 187.702
resist "VDD.t1748" "VDD.n1628" 187.702
resist "VDD.n1492" "VDD.t1342" 187.702
resist "VDD.n127" "VDD.t1351" 187.702
resist "VDD.n111" "VDD.t1340" 187.702
resist "VDD.t671" "VDD.t127" 187.826
resist "VDD.t529" "VDD.t527" 187.826
resist "VDD.t527" "VDD.t531" 187.826
resist "VDD.t1195" "VDD.t1197" 187.826
resist "VDD.t1603" "VDD.t1195" 187.826
resist "VDD.t1194" "VDD.t1603" 187.826
resist "VDD.t1199" "VDD.t1193" 187.826
resist "VDD.t460" "VDD.t458" 187.826
resist "VDD.t458" "VDD.t61" 187.826
resist "VDD.t917" "VDD.t18" 187.826
resist "VDD.t17" "VDD.t15" 187.826
resist "VDD.t719" "VDD.t660" 187.826
resist "VDD.t311" "VDD.t659" 187.826
resist "VDD.t655" "VDD.t991" 187.826
resist "VDD.t657" "VDD.t655" 187.826
resist "VDD.t2122" "VDD.t2121" 187.826
resist "VDD.t1624" "VDD.t2120" 187.826
resist "VDD.t1627" "VDD.t1624" 187.826
resist "VDD.t1622" "VDD.t1627" 187.826
resist "VDD.n1009" "VDD.t331" 195.971
resist "VDD.t1991" "VDD.t1990" 196.721
resist "VDD.n1008" "VDD.t1622" 200.87
resist "VDD.n978" "VDD.t102" 202.247
resist "VDD.t1279" "VDD.t1281" 204.739
resist "VDD.t1267" "VDD.t1279" 204.739
resist "VDD.t996" "VDD.t998" 204.739
resist "VDD.t994" "VDD.t996" 204.739
resist "VDD.t1265" "VDD.t1271" 204.739
resist "VDD.t1271" "VDD.t1269" 204.739
resist "VDD.t1411" "VDD.t1413" 204.739
resist "VDD.t1409" "VDD.t1411" 204.739
resist "VDD.t1275" "VDD.t1277" 204.739
resist "VDD.t1273" "VDD.t1275" 204.739
resist "VDD.t1923" "VDD.t1927" 204.739
resist "VDD.t1927" "VDD.t1925" 204.739
resist "VDD.n722" "VDD.t973" 205.751
resist "VDD.t236" "VDD.t238" 209.1
resist "VDD.t238" "VDD.t548" 209.1
resist "VDD.t548" "VDD.t549" 209.1
resist "VDD.t600" "VDD.t598" 209.1
resist "VDD.t1621" "VDD.t600" 209.1
resist "VDD.t1620" "VDD.t1621" 209.1
resist "VDD.t300" "VDD.t298" 209.1
resist "VDD.t298" "VDD.t734" 209.1
resist "VDD.t734" "VDD.t735" 209.1
resist "VDD.t767" "VDD.t769" 209.1
resist "VDD.t773" "VDD.t767" 209.1
resist "VDD.t774" "VDD.t773" 209.1
resist "VDD.t1249" "VDD.t1243" 209.1
resist "VDD.t1243" "VDD.t563" 209.1
resist "VDD.t563" "VDD.t562" 209.1
resist "VDD.t22" "VDD.t24" 209.1
resist "VDD.t110" "VDD.t22" 209.1
resist "VDD.t109" "VDD.t110" 209.1
resist "VDD.t1635" "VDD.t1633" 209.1
resist "VDD.t1633" "VDD.t561" 209.1
resist "VDD.t561" "VDD.t560" 209.1
resist "VDD.t2167" "VDD.t358" 209.1
resist "VDD.t1" "VDD.t580" 209.1
resist "VDD.t140" "VDD.t138" 209.1
resist "VDD.t407" "VDD.t140" 209.1
resist "VDD.t408" "VDD.t407" 209.1
resist "VDD.t3" "VDD.t5" 209.1
resist "VDD.t5" "VDD.t422" 209.1
resist "VDD.t422" "VDD.t423" 209.1
resist "VDD.t175" "VDD.t173" 209.1
resist "VDD.t108" "VDD.t175" 209.1
resist "VDD.t107" "VDD.t108" 209.1
resist "VDD.t434" "VDD.t432" 209.1
resist "VDD.t432" "VDD.t406" 209.1
resist "VDD.t406" "VDD.t405" 209.1
resist "VDD.t304" "VDD.t302" 209.1
resist "VDD.t653" "VDD.t304" 209.1
resist "VDD.t654" "VDD.t653" 209.1
resist "VDD.t323" "VDD.t325" 209.1
resist "VDD.t325" "VDD.t373" 209.1
resist "VDD.t373" "VDD.t372" 209.1
resist "VDD.t804" "VDD.t802" 209.1
resist "VDD.t547" "VDD.t804" 209.1
resist "VDD.t546" "VDD.t547" 209.1
resist "VDD.t1617" "VDD.t699" 211.973
resist "VDD.t764" "VDD.t1418" 211.973
resist "VDD.t467" "VDD.t650" 211.973
resist "VDD.t1873" "VDD.t478" 211.973
resist "VDD.t1637" "VDD.t313" 211.973
resist "VDD.t1649" "VDD.t2147" 211.973
resist "VDD.t124" "VDD.t306" 211.973
resist "VDD.t2069" "VDD.t739" 211.973
resist "VDD.t742" "VDD.t121" 211.973
resist "VDD.t1477" "VDD.t745" 211.973
resist "VDD.n1233" "VDD.t1572" 212.585
resist "VDD.n1243" "VDD.t1564" 212.585
resist "VDD.n1242" "VDD.t1882" 212.585
resist "VDD.t823" "VDD.n1285" 212.585
resist "VDD.n1274" "VDD.t965" 212.585
resist "VDD.n1320" "VDD.t1909" 212.585
resist "VDD.n1329" "VDD.t1492" 212.585
resist "VDD.n582" "VDD.t1496" 212.585
resist "VDD.n571" "VDD.t1902" 212.585
resist "VDD.n558" "VDD.t2102" 212.585
resist "VDD.n551" "VDD.t825" 212.585
resist "VDD.n375" "VDD.t2100" 212.585
resist "VDD.t871" "VDD.n366" 212.585
resist "VDD.n329" "VDD.t1662" 212.585
resist "VDD.n339" "VDD.t1421" 212.585
resist "VDD.n338" "VDD.t1510" 212.585
resist "VDD.n317" "VDD.t1514" 212.585
resist "VDD.n306" "VDD.t1664" 212.585
resist "VDD.n734" "VDD.t851" 212.585
resist "VDD.n743" "VDD.t975" 212.585
resist "VDD.t957" "VDD.n1299" 212.585
resist "VDD.n1308" "VDD.t819" 212.585
resist "VDD.n1216" "VDD.t1876" 212.585
resist "VDD.n1205" "VDD.t1558" 212.585
resist "VDD.n1234" "VDD.t248" 212.947
resist "VDD.t2154" "VDD.n1280" 212.947
resist "VDD.n1321" "VDD.t800" 212.947
resist "VDD.t420" "VDD.n557" 212.947
resist "VDD.n330" "VDD.t335" 212.947
resist "VDD.n735" "VDD.t507" 212.947
resist "VDD.n1222" "VDD.t1163" 215.517
resist "VDD.n1286" "VDD.t1214" 215.517
resist "VDD.n1315" "VDD.t1011" 215.517
resist "VDD.n1314" "VDD.t849" 215.517
resist "VDD.n1330" "VDD.t1911" 215.517
resist "VDD.n583" "VDD.t2067" 215.517
resist "VDD.n577" "VDD.t1005" 215.517
resist "VDD.n462" "VDD.t1808" 215.517
resist "VDD.n477" "VDD.t1177" 215.517
resist "VDD.n486" "VDD.t1819" 215.517
resist "VDD.n485" "VDD.t1544" 215.517
resist "VDD.n500" "VDD.t1959" 215.517
resist "VDD.n493" "VDD.t2003" 215.517
resist "VDD.n509" "VDD.t2032" 215.517
resist "VDD.n508" "VDD.t1427" 215.517
resist "VDD.n516" "VDD.t2125" 215.517
resist "VDD.n404" "VDD.t1393" 215.517
resist "VDD.n531" "VDD.t2042" 215.517
resist "VDD.t1225" "VDD.n534" 215.517
resist "VDD.t2084" "VDD.n526" 215.517
resist "VDD.n527" "VDD.t1843" 215.517
resist "VDD.t1676" "VDD.n521" 215.517
resist "VDD.n285" "VDD.t1484" 215.517
resist "VDD.t841" "VDD.n550" 215.517
resist "VDD.t2112" "VDD.n374" 215.517
resist "VDD.n358" "VDD.t1975" 215.517
resist "VDD.n323" "VDD.t1984" 215.517
resist "VDD.n318" "VDD.t1947" 215.517
resist "VDD.n312" "VDD.t397" 215.517
resist "VDD.n723" "VDD.t1263" 215.517
resist "VDD.n760" "VDD.t1298" 215.517
resist "VDD.n728" "VDD.t953" 215.517
resist "VDD.n744" "VDD.t867" 215.517
resist "VDD.n1407" "VDD.t1183" 215.517
resist "VDD.t1825" "VDD.n1400" 215.517
resist "VDD.n1401" "VDD.t1525" 215.517
resist "VDD.n1388" "VDD.t1965" 215.517
resist "VDD.t2012" "VDD.n1394" 215.517
resist "VDD.t1806" "VDD.n1381" 215.517
resist "VDD.n1382" "VDD.t1441" 215.517
resist "VDD.t2137" "VDD.n1375" 215.517
resist "VDD.n249" "VDD.t1405" 215.517
resist "VDD.n1360" "VDD.t2052" 215.517
resist "VDD.n1357" "VDD.t1238" 215.517
resist "VDD.n1365" "VDD.t2092" 215.517
resist "VDD.n1364" "VDD.t1847" 215.517
resist "VDD.n1370" "VDD.t1682" 215.517
resist "VDD.n1291" "VDD.t1461" 215.517
resist "VDD.t790" "VDD.n1307" 215.517
resist "VDD.n1217" "VDD.t1153" 215.517
resist "VDD.n1211" "VDD.t262" 215.517
resist "VDD.n1493" "VDD.t1331" 224.38
resist "VDD.t497" "VDD.n1675" 230.64
resist "VDD.t1784" "VDD.t1776" 233.01
resist "VDD.t1100" "VDD.t1104" 233.01
resist "VDD.t1075" "VDD.t1083" 233.01
resist "VDD.t1714" "VDD.t1739" 233.01
resist "VDD.t1742" "VDD.t1768" 233.01
resist "VDD.t1726" "VDD.t1756" 233.01
resist "VDD.t1736" "VDD.t1722" 233.01
resist "VDD.t1319" "VDD.t1310" 233.01
resist "VDD.t1329" "VDD.t1377" 233.01
resist "VDD.t576" "VDD.t584" 238.713
resist "VDD.t354" "VDD.t278" 244.153
resist "VDD.n1044" "VDD.t542" 250.916
resist "VDD.n950" "VDD.t232" 251.748
resist "VDD.n1506" "VDD.t16" 251.748
resist "VDD.n1007" "VDD.t334" 251.748
resist "VDD.n1604" "VDD.t661" 251.748
resist "VDD.n1526" "VDD.t748" 251.748
resist "VDD.n977" "VDD.t100" 251.748
resist "VDD.n1471" "VDD.t1597" 252.336
resist "VDD.n1677" "VDD.n1676" 254.209
resist "VDD.n1044" "VDD.t568" 256.554
resist "VDD.t37" "VDD.t33" 276.618
resist "VDD.t80" "VDD.t71" 276.618
resist "VDD.t386" "VDD.t631" 276.795
resist "VDD.n897" "VDD.t462" 280.519
resist "VDD.n1527" "VDD.t401" 280.519
resist "VDD.t28" "VDD.t1034" 284.159
resist "VDD.t1593" "VDD.t1042" 284.159
resist "VDD.n478" "VDD.t236" 307.135
resist "VDD.n492" "VDD.t598" 307.135
resist "VDD.n501" "VDD.t300" 307.135
resist "VDD.n515" "VDD.t769" 307.135
resist "VDD.n535" "VDD.t1249" 307.135
resist "VDD.t24" "VDD.n530" 307.135
resist "VDD.n522" "VDD.t1635" 307.135
resist "VDD.t138" "VDD.n1406" 307.135
resist "VDD.n1395" "VDD.t3" 307.135
resist "VDD.t173" "VDD.n1387" 307.135
resist "VDD.n1376" "VDD.t434" 307.135
resist "VDD.n1356" "VDD.t302" 307.135
resist "VDD.n1361" "VDD.t323" 307.135
resist "VDD.n1369" "VDD.t802" 307.135
resist "VDD.n961" "VDD.t2170" 313.65
resist "VDD.n68" "VDD.t167" 313.65
resist "VDD.t676" "VDD.t682" 316.826
resist "VDD.t1054" "VDD.n1026" 318.681
resist "VDD.n1028" "VDD.t1050" 318.681
resist "VDD.t217" "VDD.t764" 337.586
resist "VDD.t478" "VDD.t208" 337.586
resist "VDD.t739" "VDD.t214" 337.586
resist "VDD.t745" "VDD.t70" 337.586
resist "VDD.t1375" "VDD.t264" 347.958
resist "VDD.t99" "VDD.n1043" 353.48
resist "VDD.t333" "VDD.t648" 357.616
resist "VDD.t1302" "VDD.t1296" 363.636
resist "VDD.t998" "VDD.n1684" 364.929
resist "VDD.t1413" "VDD.n1689" 364.929
resist "VDD.n1690" "VDD.t1923" 364.929
resist "VDD.t1580" "VDD.t1576" 367.347
resist "VDD.t1568" "VDD.t1572" 367.347
resist "VDD.t379" "VDD.t378" 367.347
resist "VDD.t380" "VDD.t379" 367.347
resist "VDD.t1574" "VDD.t1570" 367.347
resist "VDD.t1564" "VDD.t1562" 367.347
resist "VDD.t1884" "VDD.t1886" 367.347
resist "VDD.t1878" "VDD.t1882" 367.347
resist "VDD.t1611" "VDD.t1610" 367.347
resist "VDD.t1612" "VDD.t1611" 367.347
resist "VDD.t833" "VDD.t885" 367.347
resist "VDD.t1917" "VDD.t823" 367.347
resist "VDD.t90" "VDD.t89" 367.347
resist "VDD.t91" "VDD.t90" 367.347
resist "VDD.t1892" "VDD.t967" 367.347
resist "VDD.t965" "VDD.t961" 367.347
resist "VDD.t227" "VDD.t229" 367.347
resist "VDD.t229" "VDD.t228" 367.347
resist "VDD.t821" "VDD.t1896" 367.347
resist "VDD.t863" "VDD.t1909" 367.347
resist "VDD.t1019" "VDD.t1020" 367.347
resist "VDD.t1021" "VDD.t1019" 367.347
resist "VDD.t1500" "VDD.t1498" 367.347
resist "VDD.t1494" "VDD.t1492" 367.347
resist "VDD.t150" "VDD.t149" 367.347
resist "VDD.t151" "VDD.t150" 367.347
resist "VDD.t617" "VDD.t615" 367.347
resist "VDD.t615" "VDD.t616" 367.347
resist "VDD.t1488" "VDD.t1496" 367.347
resist "VDD.t1502" "VDD.t1490" 367.347
resist "VDD.t470" "VDD.t472" 367.347
resist "VDD.t471" "VDD.t470" 367.347
resist "VDD.t1902" "VDD.t831" 367.347
resist "VDD.t877" "VDD.t835" 367.347
resist "VDD.t2098" "VDD.t2106" 367.347
resist "VDD.t2096" "VDD.t2102" 367.347
resist "VDD.t172" "VDD.t171" 367.347
resist "VDD.t170" "VDD.t172" 367.347
resist "VDD.t847" "VDD.t1904" 367.347
resist "VDD.t825" "VDD.t1900" 367.347
resist "VDD.t1644" "VDD.t1643" 367.347
resist "VDD.t1643" "VDD.t1642" 367.347
resist "VDD.t316" "VDD.t318" 367.347
resist "VDD.t317" "VDD.t316" 367.347
resist "VDD.t2100" "VDD.t2108" 367.347
resist "VDD.t2110" "VDD.t2104" 367.347
resist "VDD.t1934" "VDD.t1932" 367.347
resist "VDD.t1932" "VDD.t1933" 367.347
resist "VDD.t1898" "VDD.t871" 367.347
resist "VDD.t901" "VDD.t829" 367.347
resist "VDD.t1660" "VDD.t1425" 367.347
resist "VDD.t1656" "VDD.t1662" 367.347
resist "VDD.t142" "VDD.t144" 367.347
resist "VDD.t143" "VDD.t142" 367.347
resist "VDD.t1658" "VDD.t1668" 367.347
resist "VDD.t1421" "VDD.t1666" 367.347
resist "VDD.t1506" "VDD.t1512" 367.347
resist "VDD.t1518" "VDD.t1510" 367.347
resist "VDD.t2018" "VDD.t2017" 367.347
resist "VDD.t2016" "VDD.t2018" 367.347
resist "VDD.t1588" "VDD.t1589" 367.347
resist "VDD.t1589" "VDD.t1590" 367.347
resist "VDD.t1516" "VDD.t1514" 367.347
resist "VDD.t1504" "VDD.t1508" 367.347
resist "VDD.t196" "VDD.t195" 367.347
resist "VDD.t194" "VDD.t196" 367.347
resist "VDD.t1664" "VDD.t1654" 367.347
resist "VDD.t1652" "VDD.t1423" 367.347
resist "VDD.t983" "VDD.t971" 367.347
resist "VDD.t1894" "VDD.t899" 367.347
resist "VDD.t811" "VDD.t851" 367.347
resist "VDD.t711" "VDD.t710" 367.347
resist "VDD.t712" "VDD.t711" 367.347
resist "VDD.t977" "VDD.t979" 367.347
resist "VDD.t985" "VDD.t975" 367.347
resist "VDD.t732" "VDD.t731" 367.347
resist "VDD.t733" "VDD.t732" 367.347
resist "VDD.t1207" "VDD.t1205" 367.347
resist "VDD.t1205" "VDD.t1206" 367.347
resist "VDD.t963" "VDD.t957" 367.347
resist "VDD.t969" "VDD.t959" 367.347
resist "VDD.t736" "VDD.t738" 367.347
resist "VDD.t737" "VDD.t736" 367.347
resist "VDD.t819" "VDD.t839" 367.347
resist "VDD.t873" "VDD.t894" 367.347
resist "VDD.t778" "VDD.t777" 367.347
resist "VDD.t777" "VDD.t776" 367.347
resist "VDD.t1890" "VDD.t1876" 367.347
resist "VDD.t1888" "VDD.t1880" 367.347
resist "VDD.t390" "VDD.t389" 367.347
resist "VDD.t388" "VDD.t390" 367.347
resist "VDD.t1558" "VDD.t1560" 367.347
resist "VDD.t1566" "VDD.t1578" 367.347
resist "VDD.t252" "VDD.t254" 367.973
resist "VDD.t248" "VDD.t250" 367.973
resist "VDD.t2152" "VDD.t2156" 367.973
resist "VDD.t2150" "VDD.t2154" 367.973
resist "VDD.t796" "VDD.t794" 367.973
resist "VDD.t800" "VDD.t798" 367.973
resist "VDD.t414" "VDD.t418" 367.973
resist "VDD.t416" "VDD.t420" 367.973
resist "VDD.t341" "VDD.t339" 367.973
resist "VDD.t335" "VDD.t337" 367.973
resist "VDD.t503" "VDD.t505" 367.973
resist "VDD.t507" "VDD.t509" 367.973
resist "VDD.t1165" "VDD.t1167" 372.414
resist "VDD.t1163" "VDD.t1161" 372.414
resist "VDD.t1212" "VDD.t1210" 372.414
resist "VDD.t1214" "VDD.t1208" 372.414
resist "VDD.t1013" "VDD.t1017" 372.414
resist "VDD.t1011" "VDD.t1015" 372.414
resist "VDD.t853" "VDD.t815" 372.414
resist "VDD.t837" "VDD.t849" 372.414
resist "VDD.t817" "VDD.t857" 372.414
resist "VDD.t1911" "VDD.t1913" 372.414
resist "VDD.t2067" "VDD.t2060" 372.414
resist "VDD.t2062" "VDD.t2065" 372.414
resist "VDD.t1009" "VDD.t1005" 372.414
resist "VDD.t1007" "VDD.t1003" 372.414
resist "VDD.t1782" "VDD.t1802" 372.414
resist "VDD.t1808" "VDD.t1793" 372.414
resist "VDD.t1187" "VDD.t1181" 372.414
resist "VDD.t1169" "VDD.t1177" 372.414
resist "VDD.t1827" "VDD.t1813" 372.414
resist "VDD.t1819" "VDD.t1833" 372.414
resist "VDD.t1537" "VDD.t1522" 372.414
resist "VDD.t1527" "VDD.t1544" 372.414
resist "VDD.t1953" "VDD.t1967" 372.414
resist "VDD.t1955" "VDD.t1959" 372.414
resist "VDD.t2010" "VDD.t1996" 372.414
resist "VDD.t2003" "VDD.t1998" 372.414
resist "VDD.t2034" "VDD.t2030" 372.414
resist "VDD.t2032" "VDD.t2028" 372.414
resist "VDD.t1451" "VDD.t1434" 372.414
resist "VDD.t1454" "VDD.t1427" 372.414
resist "VDD.t2128" "VDD.t2135" 372.414
resist "VDD.t2125" "VDD.t2133" 372.414
resist "VDD.t1389" "VDD.t1407" 372.414
resist "VDD.t1393" "VDD.t1385" 372.414
resist "VDD.t2056" "VDD.t2040" 372.414
resist "VDD.t2042" "VDD.t2046" 372.414
resist "VDD.t1240" "VDD.t1236" 372.414
resist "VDD.t1245" "VDD.t1225" 372.414
resist "VDD.t2078" "VDD.t2090" 372.414
resist "VDD.t2080" "VDD.t2084" 372.414
resist "VDD.t1845" "VDD.t1851" 372.414
resist "VDD.t1843" "VDD.t1853" 372.414
resist "VDD.t1686" "VDD.t1693" 372.414
resist "VDD.t1688" "VDD.t1676" 372.414
resist "VDD.t1482" "VDD.t1480" 372.414
resist "VDD.t1484" "VDD.t1486" 372.414
resist "VDD.t865" "VDD.t888" 372.414
resist "VDD.t897" "VDD.t841" 372.414
resist "VDD.t2116" "VDD.t2112" 372.414
resist "VDD.t2118" "VDD.t2114" 372.414
resist "VDD.t1975" "VDD.t1977" 372.414
resist "VDD.t1979" "VDD.t1973" 372.414
resist "VDD.t1986" "VDD.t1982" 372.414
resist "VDD.t1984" "VDD.t1988" 372.414
resist "VDD.t1947" "VDD.t1939" 372.414
resist "VDD.t1945" "VDD.t1941" 372.414
resist "VDD.t393" "VDD.t397" 372.414
resist "VDD.t395" "VDD.t391" 372.414
resist "VDD.t1263" "VDD.t1292" 372.414
resist "VDD.t1261" "VDD.t1304" 372.414
resist "VDD.t1300" "VDD.t1259" 372.414
resist "VDD.t1298" "VDD.t1294" 372.414
resist "VDD.t951" "VDD.t949" 372.414
resist "VDD.t953" "VDD.t955" 372.414
resist "VDD.t905" "VDD.t861" 372.414
resist "VDD.t867" "VDD.t813" 372.414
resist "VDD.t1185" "VDD.t1175" 372.414
resist "VDD.t1183" "VDD.t1179" 372.414
resist "VDD.t1823" "VDD.t1831" 372.414
resist "VDD.t1821" "VDD.t1825" 372.414
resist "VDD.t1534" "VDD.t1548" 372.414
resist "VDD.t1525" "VDD.t1542" 372.414
resist "VDD.t1957" "VDD.t1961" 372.414
resist "VDD.t1965" "VDD.t1963" 372.414
resist "VDD.t2005" "VDD.t1992" 372.414
resist "VDD.t2007" "VDD.t2012" 372.414
resist "VDD.t1800" "VDD.t1789" 372.414
resist "VDD.t1791" "VDD.t1806" 372.414
resist "VDD.t1444" "VDD.t1431" 372.414
resist "VDD.t1441" "VDD.t1436" 372.414
resist "VDD.t2139" "VDD.t2144" 372.414
resist "VDD.t2142" "VDD.t2137" 372.414
resist "VDD.t1387" "VDD.t1399" 372.414
resist "VDD.t1405" "VDD.t1395" 372.414
resist "VDD.t2050" "VDD.t2038" 372.414
resist "VDD.t2058" "VDD.t2052" 372.414
resist "VDD.t1247" "VDD.t1255" 372.414
resist "VDD.t1238" "VDD.t1257" 372.414
resist "VDD.t2072" "VDD.t2086" 372.414
resist "VDD.t2092" "VDD.t2088" 372.414
resist "VDD.t1837" "VDD.t1855" 372.414
resist "VDD.t1839" "VDD.t1847" 372.414
resist "VDD.t1671" "VDD.t1678" 372.414
resist "VDD.t1682" "VDD.t1674" 372.414
resist "VDD.t1461" "VDD.t1466" 372.414
resist "VDD.t1459" "VDD.t1470" 372.414
resist "VDD.t786" "VDD.t790" 372.414
resist "VDD.t788" "VDD.t792" 372.414
resist "VDD.t1153" "VDD.t1159" 372.414
resist "VDD.t1155" "VDD.t1157" 372.414
resist "VDD.t260" "VDD.t262" 372.414
resist "VDD.t256" "VDD.t258" 372.414
resist "VDD.n478" "VDD.t1527" 377.586
resist "VDD.t1998" "VDD.n492" 377.586
resist "VDD.n501" "VDD.t1454" 377.586
resist "VDD.t2133" "VDD.n515" 377.586
resist "VDD.n535" "VDD.t1245" 377.586
resist "VDD.n530" "VDD.t1853" 377.586
resist "VDD.n522" "VDD.t1688" 377.586
resist "VDD.n1406" "VDD.t1542" 377.586
resist "VDD.n1395" "VDD.t2007" 377.586
resist "VDD.n1387" "VDD.t1436" 377.586
resist "VDD.n1376" "VDD.t2142" 377.586
resist "VDD.t1257" "VDD.n1356" 377.586
resist "VDD.n1361" "VDD.t1839" 377.586
resist "VDD.t1674" "VDD.n1369" 377.586
resist "VDD.n1006" "VDD.t1145" 380.952
resist "VDD.n1029" "VDD.t1087" 380.952
resist "VDD.n1045" "VDD.t575" 390.11
resist "VDD.t1795" "VDD.t1811" 395.604
resist "VDD.t1937" "VDD.t1795" 395.604
resist "VDD.t1943" "VDD.t1937" 395.604
resist "VDD.t925" "VDD.t1943" 395.604
resist "VDD.t923" "VDD.t925" 395.604
resist "VDD.t702" "VDD.t704" 395.604
resist "VDD.t704" "VDD.t1151" 395.604
resist "VDD.t1151" "VDD.t1149" 395.604
resist "VDD.t1149" "VDD.t587" 395.604
resist "VDD.t587" "VDD.t589" 395.604
resist "VDD.t552" "VDD.t550" 395.604
resist "VDD.t103" "VDD.t552" 395.604
resist "VDD.t105" "VDD.t103" 395.604
resist "VDD.t463" "VDD.t105" 395.604
resist "VDD.t465" "VDD.t463" 395.604
resist "VDD.t1921" "VDD.t1919" 395.604
resist "VDD.t911" "VDD.t1921" 395.604
resist "VDD.t909" "VDD.t911" 395.604
resist "VDD.t1608" "VDD.t909" 395.604
resist "VDD.t1606" "VDD.t1608" 395.604
resist "VDD.t1708" "VDD.t1706" 395.604
resist "VDD.t1780" "VDD.t1708" 395.604
resist "VDD.t1804" "VDD.t1780" 395.604
resist "VDD.t352" "VDD.t1804" 395.604
resist "VDD.t350" "VDD.t352" 395.604
resist "VDD.t1131" "VDD.t1129" 395.604
resist "VDD.t859" "VDD.t1131" 395.604
resist "VDD.t827" "VDD.t859" 395.604
resist "VDD.t363" "VDD.t827" 395.604
resist "VDD.t361" "VDD.t363" 395.604
resist "VDD.t1140" "VDD.t1127" 395.604
resist "VDD.t2054" "VDD.t1140" 395.604
resist "VDD.t2048" "VDD.t2054" 395.604
resist "VDD.t374" "VDD.t2048" 395.604
resist "VDD.t376" "VDD.t374" 395.604
resist "VDD.t554" "VDD.t556" 395.604
resist "VDD.t556" "VDD.t2076" 395.604
resist "VDD.t2076" "VDD.t2074" 395.604
resist "VDD.t2074" "VDD.t1052" 395.604
resist "VDD.t1052" "VDD.t1135" 395.604
resist "VDD.t762" "VDD.t760" 395.604
resist "VDD.t760" "VDD.t1684" 395.604
resist "VDD.t1684" "VDD.t1691" 395.604
resist "VDD.t1691" "VDD.t511" 395.604
resist "VDD.t511" "VDD.t513" 395.604
resist "VDD.t566" "VDD.t564" 395.604
resist "VDD.t564" "VDD.t624" 395.604
resist "VDD.t624" "VDD.t626" 395.604
resist "VDD.t626" "VDD.t1586" 395.604
resist "VDD.t1586" "VDD.t1584" 395.604
resist "VDD.t662" "VDD.t664" 395.604
resist "VDD.t664" "VDD.t2094" 395.604
resist "VDD.t2094" "VDD.t2082" 395.604
resist "VDD.t2082" "VDD.t1123" 395.604
resist "VDD.t1123" "VDD.t1081" 395.604
resist "VDD.t294" "VDD.t296" 395.604
resist "VDD.t296" "VDD.t903" 395.604
resist "VDD.t903" "VDD.t892" 395.604
resist "VDD.t892" "VDD.t1143" 395.604
resist "VDD.t1143" "VDD.t1117" 395.604
resist "VDD.t1732" "VDD.t1716" 395.604
resist "VDD.t1797" "VDD.t1732" 395.604
resist "VDD.t1787" "VDD.t1797" 395.604
resist "VDD.t345" "VDD.t1787" 395.604
resist "VDD.t343" "VDD.t345" 395.604
resist "VDD.t1556" "VDD.t1554" 395.604
resist "VDD.t177" "VDD.t1556" 395.604
resist "VDD.t179" "VDD.t177" 395.604
resist "VDD.t2175" "VDD.t179" 395.604
resist "VDD.t2173" "VDD.t2175" 395.604
resist "VDD.t1720" "VDD.t1718" 395.604
resist "VDD.t1907" "VDD.t1720" 395.604
resist "VDD.t907" "VDD.t1907" 395.604
resist "VDD.t608" "VDD.t907" 395.604
resist "VDD.t606" "VDD.t608" 395.604
resist "VDD.t9" "VDD.t7" 395.604
resist "VDD.t855" "VDD.t9" 395.604
resist "VDD.t843" "VDD.t855" 395.604
resist "VDD.t13" "VDD.t843" 395.604
resist "VDD.t11" "VDD.t13" 395.604
resist "VDD.t1216" "VDD.t1218" 395.604
resist "VDD.t1218" "VDD.t1251" 395.604
resist "VDD.t1251" "VDD.t1232" 395.604
resist "VDD.t1232" "VDD.t117" 395.604
resist "VDD.t117" "VDD.t119" 395.604
resist "VDD.t489" "VDD.t491" 395.604
resist "VDD.t491" "VDD.t667" 395.604
resist "VDD.t667" "VDD.t669" 395.604
resist "VDD.t669" "VDD.t485" 395.604
resist "VDD.t485" "VDD.t487" 395.604
resist "VDD.t329" "VDD.t327" 395.604
resist "VDD.t327" "VDD.t1401" 395.604
resist "VDD.t1401" "VDD.t1403" 395.604
resist "VDD.t1403" "VDD.t1758" 395.604
resist "VDD.t1758" "VDD.t1752" 395.604
resist "VDD.t1334" "VDD.t1360" 395.604
resist "VDD.t1949" "VDD.t1334" 395.604
resist "VDD.t1969" "VDD.t1949" 395.604
resist "VDD.t136" "VDD.t1969" 395.604
resist "VDD.t134" "VDD.t136" 395.604
resist "VDD.t493" "VDD.t495" 395.604
resist "VDD.t495" "VDD.t64" 395.604
resist "VDD.t64" "VDD.t59" 395.604
resist "VDD.t59" "VDD.t913" 395.604
resist "VDD.t913" "VDD.t915" 395.604
resist "VDD.t1336" "VDD.t1364" 395.604
resist "VDD.t1951" "VDD.t1336" 395.604
resist "VDD.t1971" "VDD.t1951" 395.604
resist "VDD.t723" "VDD.t1971" 395.604
resist "VDD.t725" "VDD.t723" 395.604
resist "VDD.t638" "VDD.t640" 395.604
resist "VDD.t640" "VDD.t1815" 395.604
resist "VDD.t1815" "VDD.t1817" 395.604
resist "VDD.t1817" "VDD.t1038" 395.604
resist "VDD.t1038" "VDD.t1147" 395.604
resist "VDD.t190" "VDD.t192" 395.604
resist "VDD.t192" "VDD.t890" 395.604
resist "VDD.t890" "VDD.t1915" 395.604
resist "VDD.t1915" "VDD.t1048" 395.604
resist "VDD.t1048" "VDD.t1133" 395.604
resist "VDD.t451" "VDD.t453" 395.604
resist "VDD.t453" "VDD.t1391" 395.604
resist "VDD.t1391" "VDD.t1397" 395.604
resist "VDD.t1397" "VDD.t1730" 395.604
resist "VDD.t1730" "VDD.t1712" 395.604
resist "VDD.t331" "VDD.t332" 395.604
resist "VDD.t646" "VDD.t644" 395.604
resist "VDD.t270" "VDD.t268" 395.604
resist "VDD.t268" "VDD.t989" 395.604
resist "VDD.t989" "VDD.t987" 395.604
resist "VDD.t987" "VDD.t1024" 395.604
resist "VDD.t1024" "VDD.t1022" 395.604
resist "VDD.t517" "VDD.t515" 395.604
resist "VDD.t515" "VDD.t934" 395.604
resist "VDD.t934" "VDD.t938" 395.604
resist "VDD.t938" "VDD.t519" 395.604
resist "VDD.t519" "VDD.t521" 395.604
resist "VDD.t697" "VDD.t691" 395.604
resist "VDD.t101" "VDD.t99" 395.604
resist "VDD.t538" "VDD.t540" 395.604
resist "VDD.t575" "VDD.t538" 395.604
resist "VDD.t573" "VDD.t570" 395.604
resist "VDD.t784" "VDD.t782" 395.604
resist "VDD.t782" "VDD.t1829" 395.604
resist "VDD.t1829" "VDD.t1835" 395.604
resist "VDD.t1835" "VDD.t1138" 395.604
resist "VDD.t1138" "VDD.t1109" 395.604
resist "VDD.t1344" "VDD.t1366" 395.604
resist "VDD.t1173" "VDD.t1344" 395.604
resist "VDD.t1191" "VDD.t1173" 395.604
resist "VDD.t1552" "VDD.t1191" 395.604
resist "VDD.t1550" "VDD.t1552" 395.604
resist "VDD.t367" "VDD.t365" 395.604
resist "VDD.t365" "VDD.t754" 395.604
resist "VDD.t754" "VDD.t752" 395.604
resist "VDD.t752" "VDD.t713" 395.604
resist "VDD.t713" "VDD.t715" 395.604
resist "VDD.t483" "VDD.t481" 395.604
resist "VDD.t481" "VDD.t1546" 395.604
resist "VDD.t1546" "VDD.t1520" 395.604
resist "VDD.t1520" "VDD.t244" 395.604
resist "VDD.t244" "VDD.t246" 395.604
resist "VDD.t1314" "VDD.t1353" 395.604
resist "VDD.t881" "VDD.t1314" 395.604
resist "VDD.t875" "VDD.t881" 395.604
resist "VDD.t2160" "VDD.t875" 395.604
resist "VDD.t2158" "VDD.t2160" 395.604
resist "VDD.t1338" "VDD.t1362" 395.604
resist "VDD.t1171" "VDD.t1338" 395.604
resist "VDD.t1189" "VDD.t1171" 395.604
resist "VDD.t321" "VDD.t1189" 395.604
resist "VDD.t319" "VDD.t321" 395.604
resist "VDD.t1312" "VDD.t1349" 395.604
resist "VDD.t883" "VDD.t1312" 395.604
resist "VDD.t869" "VDD.t883" 395.604
resist "VDD.t57" "VDD.t869" 395.604
resist "VDD.t55" "VDD.t57" 395.604
resist "VDD.t1102" "VDD.t1097" 395.604
resist "VDD.t2044" "VDD.t1102" 395.604
resist "VDD.t2036" "VDD.t2044" 395.604
resist "VDD.t634" "VDD.t2036" 395.604
resist "VDD.t636" "VDD.t634" 395.604
resist "VDD.t2021" "VDD.t2019" 395.604
resist "VDD.t2019" "VDD.t845" 395.604
resist "VDD.t845" "VDD.t879" 395.604
resist "VDD.t879" "VDD.t1760" 395.604
resist "VDD.t1760" "VDD.t1724" 395.604
resist "VDD.t1629" "VDD.t1631" 395.604
resist "VDD.t1631" "VDD.t758" 395.604
resist "VDD.t758" "VDD.t756" 395.604
resist "VDD.t756" "VDD.t945" 395.604
resist "VDD.t945" "VDD.t947" 395.604
resist "VDD.t159" "VDD.t161" 395.604
resist "VDD.t161" "VDD.t1860" 395.604
resist "VDD.t1860" "VDD.t1862" 395.604
resist "VDD.t1862" "VDD.t165" 395.604
resist "VDD.t165" "VDD.t163" 395.604
resist "VDD.n1184" "VDD.t676" 396.552
resist "VDD.t1093" "VDD.t231" 397.268
resist "VDD.t77" "VDD.t1030" 397.268
resist "VDD.t404" "VDD.t1347" 397.444
resist "VDD.t102" "VDD.t693" 404.494
resist "VDD.t571" "VDD.t544" 404.494
resist "VDD.t544" "VDD.t574" 404.494
resist "VDD.t594" "VDD.t596" 404.494
resist "VDD.t596" "VDD.t936" 404.494
resist "VDD.n761" "VDD.t211" 416.667
resist "VDD.n1262" "VDD.t923" 421.245
resist "VDD.t589" "VDD.n1262" 421.245
resist "VDD.t502" "VDD.t554" 421.245
resist "VDD.n677" "VDD.t762" 421.245
resist "VDD.n688" "VDD.t566" 421.245
resist "VDD.n688" "VDD.t662" 421.245
resist "VDD.n677" "VDD.t294" 421.245
resist "VDD.n1668" "VDD.t343" 421.245
resist "VDD.n1668" "VDD.t2173" 421.245
resist "VDD.n1661" "VDD.t606" 421.245
resist "VDD.n1661" "VDD.t11" 421.245
resist "VDD.n56" "VDD.t1216" 421.245
resist "VDD.t246" "VDD.n110" 421.245
resist "VDD.n110" "VDD.t2158" 421.245
resist "VDD.n56" "VDD.t2021" 421.245
resist "VDD.n1685" "VDD.t994" 423.697
resist "VDD.t1095" "VDD.t1028" 429.604
resist "VDD.n703" "VDD.t131" 484.849
resist "VDD.n578" "VDD.t1007" 491.79
resist "VDD.n367" "VDD.t2118" 491.79
resist "VDD.n313" "VDD.t395" 491.79
resist "VDD.n1300" "VDD.t788" 491.79
resist "VDD.n1212" "VDD.t256" 491.79
resist "VDD.n899" "VDD.t77" 496.932
resist "VDD.t671" "VDD.t128" 503.496
resist "VDD.t232" "VDD.t95" 503.496
resist "VDD.t16" "VDD.t920" 503.496
resist "VDD.t334" "VDD.t642" 503.496
resist "VDD.t661" "VDD.t717" 503.496
resist "VDD.t748" "VDD.t930" 503.496
resist "VDD.t100" "VDD.t695" 503.496
resist "VDD.t1597" "VDD.t283" 504.673
resist "VDD.t185" "VDD.t686" 506.267
resist "VDD.n761" "VDD.t501" 517.442
resist "VDD.t1530" "VDD.t1673" 519.126
resist "VDD.t455" "VDD.n145" 522.078
resist "VDD.n703" "VDD.t128" 522.145
resist "VDD.n1009" "VDD.t1613" 534.768
resist "VDD.t1230" "VDD.t2130" 541.584
resist "VDD.n578" "VDD.t617" 549.32
resist "VDD.n367" "VDD.t1934" 549.32
resist "VDD.n313" "VDD.t1588" 549.32
resist "VDD.n1300" "VDD.t1207" 549.32
resist "VDD.n1212" "VDD.t778" 549.32
resist "VDD.t462" "VDD.t84" 561.039
resist "VDD.t401" "VDD.t629" 561.039
resist "VDD.t1306" "VDD.t1317" 566.929
resist "VDD.t1306" "VDD.t1369" 566.929
resist "VDD.t1306" "VDD.t1327" 566.929
resist "VDD.t1306" "VDD.t1379" 566.929
resist "VDD.t1111" "VDD.t1072" 566.929
resist "VDD.t1056" "VDD.t1111" 566.929
resist "VDD.t1119" "VDD.t1077" 566.929
resist "VDD.t1077" "VDD.t1058" 566.929
resist "VDD.t1277" "VDD.t1409" 572.512
resist "VDD.t534" "VDD.n978" 606.742
resist "VDD.n1184" "7b_counter_0.DFF_magic_0.VDD" 608.954
resist "VDD.t287" "VDD.t489" 621.072
resist "VDD.t915" "VDD.t917" 621.245
resist "VDD.t715" "VDD.t719" 621.245
resist "VDD.t549" "VDD.t1187" 634.721
resist "VDD.t1813" "VDD.t1620" 634.721
resist "VDD.t735" "VDD.t1953" 634.721
resist "VDD.t2030" "VDD.t774" 634.721
resist "VDD.t562" "VDD.t1389" 634.721
resist "VDD.t2040" "VDD.t109" 634.721
resist "VDD.t560" "VDD.t2078" 634.721
resist "VDD.t1175" "VDD.t408" 634.721
resist "VDD.t423" "VDD.t1823" 634.721
resist "VDD.t1961" "VDD.t107" 634.721
resist "VDD.t405" "VDD.t1800" 634.721
resist "VDD.t1399" "VDD.t654" 634.721
resist "VDD.t372" "VDD.t2050" 634.721
resist "VDD.t2086" "VDD.t546" 634.721
resist "VDD.n1027" "VDD.t1054" 642.857
resist "VDD.t1050" "VDD.n1027" 642.857
resist "VDD.t358" "VDD.t376" 643.898
resist "VDD.t580" "VDD.t638" 643.898
resist "VDD.t1776" "VDD.t702" 669.358
resist "VDD.t513" "VDD.t1100" 669.358
resist "VDD.t1584" "VDD.t1075" 669.358
resist "VDD.t1554" "VDD.t1714" 669.358
resist "VDD.t7" "VDD.t1726" 669.358
resist "VDD.t119" "VDD.t1742" 669.358
resist "VDD.t487" "VDD.t1736" 669.358
resist "VDD.t1323" "VDD.t493" 669.358
resist "VDD.t1310" "VDD.t367" 669.358
resist "VDD.t1377" "VDD.t483" 669.358
resist "VDD.t254" "VDD.t1612" 699.504
resist "VDD.t228" "VDD.t2152" 699.504
resist "VDD.t794" "VDD.t151" 699.504
resist "VDD.t1642" "VDD.t414" 699.504
resist "VDD.t339" "VDD.t2016" 699.504
resist "VDD.t505" "VDD.t733" 699.504
resist "VDD.t835" "VDD.t1009" 713.57
resist "VDD.t2104" "VDD.t2116" 713.57
resist "VDD.t1423" "VDD.t393" 713.57
resist "VDD.t894" "VDD.t786" 713.57
resist "VDD.t1578" "VDD.t260" 713.57
resist "VDD.n146" "VDD.n144" 721.963
resist "VDD.t1562" "VDD.t1884" 741.497
resist "VDD.t1666" "VDD.t1506" 741.497
resist "VDD.t967" "VDD.t837" 746.329
resist "VDD.t1913" "VDD.t1500" 746.329
resist "VDD.t1904" "VDD.t897" 746.329
resist "VDD.t813" "VDD.t977" 746.329
resist "VDD.n950" "VDD.t234" 755.245
resist "VDD.n1506" "VDD.t20" 755.245
resist "VDD.n1007" "VDD.t1615" 755.245
resist "VDD.n1604" "VDD.t309" 755.245
resist "VDD.n1526" "VDD.t749" 755.245
resist "VDD.n977" "VDD.t536" 755.245
resist "VDD.n1471" "VDD.t1599" 757.009
resist "VDD.t1710" "VDD.t1746" 757.282
resist "VDD.t37" "VDD.t361" 774.006
resist "VDD.t80" "VDD.t190" 774.006
resist "VDD.t378" "VDD.t1568" 782.313
resist "VDD.t1610" "VDD.t1878" 782.313
resist "VDD.t89" "VDD.t1917" 782.313
resist "VDD.t961" "VDD.t227" 782.313
resist "VDD.t1020" "VDD.t863" 782.313
resist "VDD.t149" "VDD.t1494" 782.313
resist "VDD.t616" "VDD.t1488" 782.313
resist "VDD.t831" "VDD.t471" 782.313
resist "VDD.t171" "VDD.t2096" 782.313
resist "VDD.t1900" "VDD.t1644" 782.313
resist "VDD.t2108" "VDD.t317" 782.313
resist "VDD.t1933" "VDD.t1898" 782.313
resist "VDD.t144" "VDD.t1656" 782.313
resist "VDD.t2017" "VDD.t1518" 782.313
resist "VDD.t1590" "VDD.t1516" 782.313
resist "VDD.t1654" "VDD.t194" 782.313
resist "VDD.t710" "VDD.t811" 782.313
resist "VDD.t731" "VDD.t985" 782.313
resist "VDD.t1206" "VDD.t963" 782.313
resist "VDD.t839" "VDD.t737" 782.313
resist "VDD.t776" "VDD.t1890" 782.313
resist "VDD.t1560" "VDD.t388" 782.313
resist "VDD.t1167" "VDD.t380" 787.708
resist "VDD.t1210" "VDD.t91" 787.708
resist "VDD.t1017" "VDD.t1021" 787.708
resist "VDD.t2060" "VDD.t1502" 787.708
resist "VDD.t1480" "VDD.t170" 787.708
resist "VDD.t1977" "VDD.t901" 787.708
resist "VDD.t1982" "VDD.t143" 787.708
resist "VDD.t1939" "VDD.t1504" 787.708
resist "VDD.t1292" "VDD.t983" 787.708
resist "VDD.t949" "VDD.t712" 787.708
resist "VDD.t1466" "VDD.t969" 787.708
resist "VDD.t1159" "VDD.t1888" 787.708
resist "VDD.t531" "VDD.t129" 806.369
resist "VDD.t1197" "VDD.t17" 806.369
resist "VDD.n897" "VDD.t443" 841.558
resist "VDD.n1527" "VDD.t591" 841.558
resist "VDD.t644" "VDD.t270" 842.491
resist "VDD.t1022" "VDD.t1026" 842.491
resist "VDD.t1107" "VDD.t517" 842.491
resist "VDD.t521" "VDD.t697" 842.491
resist "VDD.t570" "VDD.t932" 842.491
resist "VDD.t574" "VDD.t594" 861.423
resist "VDD.t189" "VDD.t1036" 864.108
resist "VDD.t369" "VDD.t1704" 864.108
resist "VDD.t45" "VDD.t1748" 864.108
resist "VDD.t1351" "VDD.t204" 864.108
resist "VDD.n1027" "VDD.t1056" 921.26
resist "VDD.n1027" "VDD.t1119" 921.26
resist "VDD.t95" "VDD.t350" 957.376
resist "VDD.t920" "VDD.t134" 957.376
resist "VDD.t642" "VDD.t784" 957.376
resist "VDD.t717" "VDD.t1550" 957.376
resist "VDD.t930" "VDD.t319" 957.376
resist "VDD.t695" "VDD.t636" 957.376
resist "VDD.t283" "VDD.t329" 958.629
resist "VDD.t1996" "VDD.t1955" 993.103
resist "VDD.t1963" "VDD.t2005" 993.103
resist "VDD.t2028" "VDD.t1451" 1006.9
resist "VDD.t1851" "VDD.t2080" 1006.9
resist "VDD.t1431" "VDD.t1791" 1006.9
resist "VDD.t2088" "VDD.t1837" 1006.9
resist "VDD.n1008" "VDD.t1613" 1007.16
resist "VDD.t1919" "VDD.t465" 1007.33
resist "VDD.t947" "VDD.t159" 1007.33
resist "VDD.t332" "VDD.n1008" 1034.06
resist "VDD.t250" "VDD.t1580" 1046.14
resist "VDD.t885" "VDD.t2150" 1046.14
resist "VDD.t798" "VDD.t821" 1046.14
resist "VDD.t2106" "VDD.t416" 1046.14
resist "VDD.t337" "VDD.t1660" 1046.14
resist "VDD.t509" "VDD.t1894" 1046.14
resist "VDD.t650" "VDD.t217" 1049.07
resist "VDD.t214" "VDD.t742" 1049.07
resist "VDD.t1802" "VDD.t1606" 1061.39
resist "VDD.t211" "VDD.t1300" 1065.08
resist "VDD.t550" "VDD.t1169" 1105.34
resist "VDD.t1179" "VDD.t1629" 1105.34
resist "VDD.t2046" "VDD.t1240" 1168.97
resist "VDD.t1255" "VDD.t2058" 1168.97
resist "VDD.t181" "VDD.t725" 1194.81
resist "VDD.t84" "VDD.t451" 1194.81
resist "VDD.t629" "VDD.t55" 1194.81
resist "VDD.t61" "VDD.t1595" 1198.41
resist "VDD.t991" "VDD.t311" 1199.13
resist "VDD.t1833" "VDD.t1537" 1275.86
resist "VDD.t1548" "VDD.t1821" 1275.86
resist "VDD.t542" "VDD.t101" 1646.52
resist "VDD.t568" "VDD.t534" 1683.52
resist "VDD.t1015" "VDD.t853" 2420.69
device msubckt pfet_03v3 3485 3964 3486 3965  "VDD.t749" "a_2749_3524#" 224 0 "VDD.t750" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 6137 7029 6138 7030  "VDD.t723" "a_5185_7469#" 224 0 "VDD.t724" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 2161 619 2162 620  "VDD.t244" "a_1209_1059#" 224 0 "VDD.t245" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 16169 619 16170 620  "VDD.t515" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_15865_1059#" 224 11648,328 "VDD.t516" 224 11648,328
device msubckt nfet_03v3 11332 -3593 11333 -3592  "VSS.t886" "Q4.t29" 224 0 "VSS.t887" 224 19712,624 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 14644 -4084 14645 -4083  "VDD.t1629" "p2_gen_magic_0.AND2_magic_1.A" 224 0 "VDD.t1630" 224 19712,624 "a_14556_n3644#" 224 11648,328
device msubckt pfet_03v3 5921 1813 5922 1814  "VDD.t1191" "D2_5.t25" 224 0 "a_5185_2253#" 224 11648,328 "VDD.t1192" 224 11648,328
device msubckt pfet_03v3 26085 7557 26086 7558  "VDD.t905" "CLK.t127" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t0" 224 11648,328 "VDD.t906" 224 11648,328
device msubckt pfet_03v3 16169 4997 16170 4998  "VDD.t26" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_15865_4557#" 224 11648,328 "VDD.t1582" 224 11648,328
device msubckt nfet_03v3 1863 -1973 1864 -1972  "VSS.t509" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_3.OUT.t1" 224 11648,328 "a_1975_n1973#" 224 11648,328
device msubckt nfet_03v3 1297 2253 1298 2254  "VSS.t751" "LD.t86" 224 0 "a_1209_2253#" 224 19712,624 "a_1409_2253#" 224 11648,328
device msubckt nfet_03v3 28112 6335 28113 6336  "VSS.t0" "CLK.t126" 224 0 "VSS.t1" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16601 9020 16602 9021  "VDD.t907" "CLK.t125" 224 0 "a_15865_8580#" 224 11648,328 "VDD.t908" 224 11648,328
device msubckt nfet_03v3 26437 -5824 26438 -5823  "VSS.t870" "divide_by_2_0.tg_magic_3.CLK.t19" 224 0 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS.t871" 224 19712,624
device msubckt pfet_03v3 11596 -1312 11597 -1311  "VDD.t124" "p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD.t125" 224 11648,328 "a_11292_n2115#" 224 11648,328
device msubckt nfet_03v3 30759 -5827 30760 -5826  "VSS.t956" "OR_magic_2.VOUT.t26" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.IN.t14" 224 19712,624
device msubckt nfet_03v3 2061 -3150 2062 -3149  "VSS.t1039" "D2_1.t35" 224 0 "a_1957_n3150#" 224 11648,328 "VSS.t1040" 224 11648,328
device msubckt pfet_03v3 14143 10193 14144 10194  "VDD.t1768" "7b_counter_0.MDFF_5.LD.t86" 224 0 "VDD.t1775" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 7303 4932 7304 4933  "VDD.t0" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_7215_4932#" 224 19712,624 "a_7303_3480#" 224 11648,328
device msubckt pfet_03v3 11495 4932 11496 4933  "VDD.t75" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_3480#" 224 11648,328 "a_11191_4932#" 224 11648,328
device msubckt nfet_03v3 16169 8580 16170 8581  "VSS.t4" "CLK.t124" 224 0 "a_16065_8580#" 224 11648,328 "VSS.t5" 224 11648,328
device msubckt pfet_03v3 15061 9833 15062 9834  "VDD.t1710" "7b_counter_0.MDFF_5.LD.t85" 224 0 "VDD.t1774" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 9491 3803 9492 3804  "VDD.t1147" "7b_counter_0.MDFF_4.LD.t122" 224 0 "a_8411_3319#" 224 11648,328 "VDD.t1148" 224 19712,624
device msubckt nfet_03v3 1945 1059 1946 1060  "VSS.t335" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_1409_1059#" 224 11648,328 "a_1209_1059#" 224 19712,624
device msubckt pfet_03v3 837 4976 838 4977  "VDD.t1375" "LD.t85" 224 0 "VDD.t1384" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 11495 684 11496 685  "VDD.t331" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_1124#" 224 11648,328 "a_11191_684#" 224 11648,328
device msubckt pfet_03v3 19037 9833 19038 9834  "VDD.t1704" "7b_counter_0.MDFF_5.LD.t84" 224 0 "VDD.t1773" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 837 9832 838 9833  "VDD.t1323" "LD.t84" 224 0 "VDD.t1383" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 12603 1813 12604 1814  "VDD.t782" "a_12387_1769#" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD.t783" 224 11648,328
device msubckt pfet_03v3 6813 1652 6814 1653  "VDD.t717" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t718" 224 19712,624 "a_6725_684#" 224 11648,328
device msubckt nfet_03v3 9361 1669 9362 1670  "VSS.t430" "a_8713_1625#" 224 0 "a_8825_1669#" 224 11648,328 "VSS.t431" 224 11648,328
device msubckt pfet_03v3 23872 -5390 23873 -5389  "VDD.t1981" "p3_gen_magic_0.P3.t16" 224 0 "a_23352_n5390#" 224 11648,328 "a_23352_n6798#" 224 11648,328
device msubckt pfet_03v3 5772 -3597 5773 -3596  "VDD.t107" "D2_7.t25" 224 0 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_5036_n3597#" 224 19712,624
device msubckt nfet_03v3 699 -8091 700 -8090  "VSS.t1263" "Q7.t25" 224 0 "VSS.t1264" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 2837 7308 2838 7309  "VSS.t422" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "a_2749_7308#" 224 19712,624 "VSS.t423" 224 11648,328
device msubckt pfet_03v3 28328 5878 28329 5879  "VDD.t502" "CLK.t123" 224 0 "VDD.t896" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 23095 8677 23096 8678  "VSS.t1073" "Q2.t31" 224 0 "7b_counter_0.3_inp_AND_magic_0.C" 224 11648,328 "VSS.t1074" 224 11648,328
device msubckt nfet_03v3 15953 9774 15954 9775  "VSS.t107" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_15865_9774#" 224 19712,624 "a_16065_9774#" 224 11648,328
device msubckt pfet_03v3 837 1000 838 1001  "VDD.t1377" "LD.t83" 224 0 "VDD.t1382" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 621 9392 622 9393  "VSS.t766" "LD.t82" 224 0 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS.t777" 224 11648,328
device msubckt pfet_03v3 24921 -5367 24922 -5366  "VDD.t1668" "OR_magic_2.VOUT.t25" 224 0 "VDD.t1669" 224 19712,624 "divide_by_2_0.tg_magic_3.CLK.t1" 224 11648,328
device msubckt pfet_03v3 5921 7029 5922 7030  "VDD.t1971" "D2_7.t24" 224 0 "a_5185_7469#" 224 11648,328 "VDD.t1972" 224 11648,328
device msubckt nfet_03v3 19929 9774 19930 9775  "VSS.t890" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_19841_9774#" 224 19712,624 "a_20041_9774#" 224 11648,328
device msubckt nfet_03v3 27200 -1322 27201 -1321  "VSS.t1266" "DFF_magic_0.tg_magic_3.OUT" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS.t1267" 224 19712,624
device msubckt pfet_03v3 5705 5835 5706 5836  "VDD.t66" "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "VDD.t67" 224 11648,328 "a_5185_6275#" 224 11648,328
device msubckt pfet_03v3 8731 -5540 8732 -5539  "VDD.t1249" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_8643_n5540#" 224 19712,624 "VDD.t1935" 224 11648,328
device msubckt pfet_03v3 5790 -1526 5791 -1525  "VDD.t372" "D2_3.t25" 224 0 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5054_n1526#" 224 19712,624
device msubckt pfet_03v3 15953 4997 15954 4998  "VDD.t28" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "VDD.t1583" 224 19712,624 "a_15865_4557#" 224 11648,328
device msubckt pfet_03v3 36077 947 36078 948  "VDD.t1890" "divide_by_2_1.tg_magic_3.CLK.t17" 224 0 "VDD.t1891" 224 19712,624 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19929 4997 19930 4998  "VDD.t1645" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "VDD.t1646" 224 19712,624 "a_19841_4557#" 224 11648,328
device msubckt pfet_03v3 9275 10214 9276 10215  "VDD.t485" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "VDD.t486" 224 11648,328 "a_8411_9730#" 224 11648,328
device msubckt pfet_03v3 1945 3803 1946 3804  "VDD.t1189" "D2_5.t24" 224 0 "a_1209_3363#" 224 11648,328 "VDD.t1190" 224 11648,328
device msubckt pfet_03v3 27455 9419 27456 9420  "VDD.t1281" "DFF_magic_0.D.t38" 224 0 "VDD.t1291" 224 19712,624 "a_27567_8496.t0" 224 11648,328
device msubckt nfet_03v3 8497 6886 8498 6887  "VSS.t130" "7b_counter_0.MDFF_5.QB.t8" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VSS.t131" 224 11648,328
device msubckt pfet_03v3 26558 4448 26559 4449  "VDD.t127" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_26126_3480#" 224 19712,624 "a_26038_4932#" 224 11648,328
device msubckt pfet_03v3 1629 -8095 1630 -8094  "VDD.t769" "Q7.t24" 224 0 "a_1541_n8095#" 224 19712,624 "VDD.t2146" 224 11648,328
device msubckt nfet_03v3 20707 1669 20708 1670  "VSS.t399" "a_19152_1223#" 224 0 "a_20171_1669#" 224 11648,328 "VSS.t400" 224 11648,328
device msubckt nfet_03v3 16683 -1329 16684 -1328  "VSS.t856" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t23" 224 0 "VSS.t857" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 34244 -889 34245 -888  "VDD.t610" "mux_magic_0.OR_magic_0.A" 224 0 "a_34156_n889#" 224 19712,624 "VDD.t611" 224 11648,328
device msubckt nfet_03v3 15953 8580 15954 8581  "VSS.t1011" "7b_counter_0.MDFF_5.LD.t83" 224 0 "a_15865_8580#" 224 19712,624 "a_16065_8580#" 224 11648,328
device msubckt pfet_03v3 31101 4438 31102 4439  "VDD.t86" "a_30365_3514#" 224 0 "VDD.t87" 224 19712,624 "OR_magic_1.VOUT" 224 19712,624
device msubckt pfet_03v3 18418 -872 18419 -871  "VDD.t794" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD.t795" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 16274 -3644 16275 -3643  "VSS.t188" "p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_16186_n3644#" 224 19712,624 "a_16386_n3644#" 224 11648,328
device msubckt nfet_03v3 17493 7309 17494 7310  "VSS.t156" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "a_17405_7309#" 224 19712,624 "VSS.t157" 224 11648,328
device msubckt pfet_03v3 16031 -5366 16032 -5365  "VDD.t897" "CLK.t122" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t0" 224 11648,328 "VDD.t898" 224 19712,624
device msubckt nfet_03v3 19929 8580 19930 8581  "VSS.t1016" "7b_counter_0.MDFF_5.LD.t82" 224 0 "a_19841_8580#" 224 19712,624 "a_20041_8580#" 224 11648,328
device msubckt nfet_03v3 13811 -8091 13812 -8090  "VSS.t661" "D2_5.t23" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS.t676" 224 19712,624
device msubckt pfet_03v3 26488 -7046 26489 -7045  "VDD.t194" "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "divide_by_2_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 13379 -8548 13380 -8547  "VDD.t1187" "D2_5.t22" 224 0 "VDD.t1188" 224 19712,624 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 28990 4176 28991 4177  "VSS.t597" "7b_counter_0.MDFF_4.LD.t121" 224 0 "VSS.t647" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 5708 9609 5709 9610  "VDD.t458" "a_4496_9609#" 224 0 "7b_counter_0.MDFF_3.QB" 224 11648,328 "VDD.t459" 224 11648,328
device msubckt nfet_03v3 4755 9163 4756 9164  "VSS.t337" "a_4235_9163#" 224 0 "a_4651_9163#" 224 11648,328 "a_4496_9609#" 224 11648,328
device msubckt pfet_03v3 9516 5956 9517 5957  "VDD.t203" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t12" 224 0 "a_9412_5956#" 224 11648,328 "a_9212_5956#" 224 11648,328
device msubckt pfet_03v3 7951 9181 7952 9182  "VDD.t283" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_10149#" 224 11648,328 "VDD.t284" 224 19712,624
device msubckt pfet_03v3 483 -4050 484 -4049  "VDD.t2144" "Q7.t23" 224 0 "VDD.t2145" 224 19712,624 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 1647 -6024 1648 -6023  "VDD.t1635" "Q3.t31" 224 0 "a_1559_n6024#" 224 19712,624 "VDD.t1695" 224 11648,328
device msubckt nfet_03v3 1513 8579 1514 8580  "VSS.t43" "D2_7.t23" 224 0 "a_1409_8579#" 224 11648,328 "VSS.t1141" 224 11648,328
device msubckt pfet_03v3 4384 4393 4385 4394  "VDD.t438" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t12" 224 0 "VDD.t2027" 224 19712,624 "a_4496_4393#" 224 11648,328
device msubckt pfet_03v3 8840 5956 8841 5957  "VDD.t50" "7b_counter_0.MDFF_5.QB.t7" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VDD.t54" 224 19712,624
device msubckt nfet_03v3 13441 -6253 13442 -6252  "VSS.t327" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n6613#" 224 19712,624 "a_13553_n6613#" 224 11648,328
device msubckt pfet_03v3 21005 -873 21006 -872  "VDD.t1019" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 9043 -3597 9044 -3596  "VDD.t422" "D2_6.t25" 224 0 "a_8523_n3597#" 224 11648,328 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 30383 7556 30384 7557  "VDD.t899" "CLK.t121" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t900" 224 11648,328
device msubckt pfet_03v3 21272 -7045 21273 -7044  "VDD.t901" "CLK.t120" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t902" 224 19712,624
device msubckt nfet_03v3 30669 3514 30670 3515  "VSS.t1205" "P2.t16" 224 0 "VSS.t1206" 224 11648,328 "a_30365_3514#" 224 19712,624
device msubckt nfet_03v3 32403 1406 32404 1407  "VSS.t909" "OR_magic_1.VOUT.t25" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "divide_by_2_1.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 35617 947 35618 948  "VDD.t776" "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.IN.t6" 224 11648,328 "divide_by_2_1.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 17354 -4084 17355 -4083  "VDD.t163" "a_16186_n3644#" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.C.t0" 224 11648,328 "VDD.t164" 224 19712,624
device msubckt pfet_03v3 1945 9019 1946 9020  "VDD.t1969" "D2_7.t22" 224 0 "a_1209_8579#" 224 11648,328 "VDD.t1970" 224 11648,328
device msubckt pfet_03v3 14433 -5328 14434 -5327  "VDD.t208" "VDD.t207" 224 0 "VDD.t209" 224 0 "VDD.t209" 224 19712,624
device msubckt nfet_03v3 26338 8663 26339 8664  "VSS.t738" "7b_counter_0.NAND_magic_0.A.t21" 224 0 "DFF_magic_0.D.t10" 224 11648,328 "VSS.t739" 224 19712,624
device msubckt pfet_03v3 25569 -5367 25570 -5366  "VDD.t1666" "OR_magic_2.VOUT.t24" 224 0 "divide_by_2_0.tg_magic_3.CLK.t0" 224 11648,328 "VDD.t1667" 224 19712,624
device msubckt nfet_03v3 16601 6276 16602 6277  "VSS.t116" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_16065_6276#" 224 11648,328 "a_15865_6276#" 224 19712,624
device msubckt nfet_03v3 13441 -6613 13442 -6612  "VSS.t328" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n6613#" 224 19712,624 "a_13553_n6613#" 224 11648,328
device msubckt pfet_03v3 17493 4932 17494 4933  "VDD.t37" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "a_17405_4932#" 224 19712,624 "VDD.t38" 224 11648,328
device msubckt pfet_03v3 6353 1813 6354 1814  "VDD.t1550" "a_5185_2253#" 224 0 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD.t1551" 224 19712,624
device msubckt nfet_03v3 1729 9773 1730 9774  "VSS.t134" "7b_counter_0.MDFF_3.QB" 224 0 "VSS.t135" 224 11648,328 "a_1409_9773#" 224 11648,328
device msubckt pfet_03v3 9379 -5540 9380 -5539  "VDD.t562" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_8643_n5540#" 224 19712,624
device msubckt nfet_03v3 4381 6656 4382 6657  "VSS.t775" "LD.t81" 224 0 "VSS.t776" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 1131 -4050 1132 -4049  "VDD.t2142" "Q7.t22" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD.t2143" 224 19712,624
device msubckt pfet_03v3 18418 -5366 18419 -5365  "VDD.t414" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD.t415" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t3" 224 11648,328
device msubckt pfet_03v3 15277 10193 15278 10194  "VDD.t1756" "7b_counter_0.MDFF_5.LD.t81" 224 0 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1772" 224 11648,328
device msubckt pfet_03v3 11711 4448 11712 4449  "VDD.t76" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_3480#" 224 19712,624 "a_11191_4932#" 224 11648,328
device msubckt nfet_03v3 4410 -3593 4411 -3592  "VSS.t825" "Q6.t29" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VSS.t826" 224 19712,624
device msubckt pfet_03v3 9163 -6024 9164 -6023  "VDD.t563" "D2_2.t25" 224 0 "a_8643_n6024#" 224 11648,328 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 17033 9020 17034 9021  "VDD.t606" "a_15865_8580#" 224 0 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD.t607" 224 19712,624
device msubckt pfet_03v3 14143 640 14144 641  "VDD.t1145" "7b_counter_0.MDFF_4.LD.t120" 224 0 "VDD.t1146" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 30599 7099 30600 7100  "VSS.t6" "CLK.t119" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS.t7" 224 19712,624
device msubckt pfet_03v3 23690 1813 23691 1814  "VDD.t2094" "D2_4.t25" 224 0 "VDD.t2095" 224 11648,328 "a_23258_1769#" 224 11648,328
device msubckt nfet_03v3 5835 3947 5836 3948  "VSS.t1176" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t11" 224 0 "7b_counter_0.MDFF_0.QB.t1" 224 11648,328 "a_5515_3947#" 224 11648,328
device msubckt nfet_03v3 2377 1059 2378 1060  "VSS.t221" "a_1209_1059#" 224 0 "VSS.t222" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 27666 1813 27667 1814  "VDD.t903" "CLK.t118" 224 0 "VDD.t904" 224 11648,328 "a_27234_1769#" 224 11648,328
device msubckt nfet_03v3 32920 -2458 32921 -2457  "VSS.t1122" "mux_magic_0.IN2.t12" 224 0 "a_32816_n2458#" 224 11648,328 "VSS.t1123" 224 11648,328
device msubckt pfet_03v3 405 10192 406 10193  "VDD.t1342" "LD.t80" 224 0 "VDD.t1381" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 21948 -2559 21949 -2558  "VDD.t2067" "P2.t15" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD.t2068" 224 11648,328
device msubckt nfet_03v3 29702 -6587 29703 -6586  "VSS.t869" "divide_by_2_0.tg_magic_3.CLK.t18" 224 0 "divide_by_2_0.tg_magic_3.IN.t7" 224 11648,328 "divide_by_2_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 22164 -6596 22165 -6595  "VSS.t1146" "p3_gen_magic_0.P3.t15" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS.t1147" 224 19712,624
device msubckt pfet_03v3 11380 -5380 11381 -5379  "VDD.t699" "p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n6613#" 224 19712,624 "VDD.t700" 224 11648,328
device msubckt pfet_03v3 13035 1813 13036 1814  "VDD.t1835" "D2_6.t24" 224 0 "a_12387_1769#" 224 11648,328 "VDD.t1836" 224 11648,328
device msubckt pfet_03v3 19472 739 19473 740  "VDD.t538" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD.t539" 224 11648,328 "a_19152_739#" 224 11648,328
device msubckt pfet_03v3 11711 6385 11712 6386  "VDD.t76" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_6341#" 224 19712,624 "a_11191_5901#" 224 11648,328
device msubckt pfet_03v3 26558 684 26559 685  "VDD.t111" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_26038_684#" 224 11648,328 "VDD.t112" 224 11648,328
device msubckt nfet_03v3 8827 -7648 8828 -7647  "VSS.t403" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8939_n7648#" 224 11648,328
device msubckt pfet_03v3 3053 6868 3054 6869  "VDD.t401" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_5900#" 224 11648,328 "a_2749_7308#" 224 19712,624
device msubckt pfet_03v3 20364 6440 20365 6441  "VDD.t1869" "a_19152_6440#" 224 0 "7b_counter_0.MDFF_6.QB.t0" 224 11648,328 "VDD.t1870" 224 11648,328
device msubckt nfet_03v3 16385 9774 16386 9775  "VSS.t8" "CLK.t117" 224 0 "VSS.t9" 224 11648,328 "a_16065_9774#" 224 11648,328
device msubckt nfet_03v3 5273 1059 5274 1060  "VSS.t277" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_5185_1059#" 224 19712,624 "a_5385_1059#" 224 11648,328
device msubckt pfet_03v3 33784 -2018 33785 -2017  "VDD.t923" "a_32616_n2458#" 224 0 "mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD.t924" 224 19712,624
device msubckt nfet_03v3 8731 -6471 8732 -6470  "VSS.t711" "Q1.t31" 224 0 "a_8643_n6471#" 224 19712,624 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 7029 6868 7030 6869  "VDD.t455" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_5900#" 224 11648,328 "a_6725_7308#" 224 19712,624
device msubckt pfet_03v3 2161 5835 2162 5836  "VDD.t384" "a_1209_6275#" 224 0 "VDD.t729" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 6353 7029 6354 7030  "VDD.t725" "a_5185_7469#" 224 0 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD.t726" 224 19712,624
device msubckt nfet_03v3 14089 -6253 14090 -6252  "VSS.t327" "a_13353_n6613#" 224 0 "VSS.t334" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t7" 224 19712,624
device msubckt pfet_03v3 5032 10093 5033 10094  "VDD.t1194" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t12" 224 0 "a_4496_10093#" 224 11648,328 "a_4235_9163#" 224 11648,328
device msubckt pfet_03v3 12603 619 12604 620  "VDD.t268" "a_12387_575#" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD.t269" 224 11648,328
device msubckt pfet_03v3 6137 5835 6138 5836  "VDD.t684" "a_5185_6275#" 224 0 "VDD.t685" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 9951 4176 9952 4177  "VSS.t645" "7b_counter_0.MDFF_4.LD.t119" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS.t646" 224 11648,328
device msubckt nfet_03v3 23906 2253 23907 2254  "VSS.t1227" "D2_4.t24" 224 0 "a_23802_2253#" 224 11648,328 "VSS.t1228" 224 11648,328
device msubckt nfet_03v3 17493 2092 17494 2093  "VSS.t120" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "a_17405_2092#" 224 19712,624 "VSS.t453" 224 11648,328
device msubckt pfet_03v3 20789 -873 20790 -872  "VDD.t1020" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 16385 4997 16386 4998  "VDD.t1700" "Q2.t30" 224 0 "VDD.t1859" 224 11648,328 "a_15865_4557#" 224 11648,328
device msubckt nfet_03v3 32920 -1264 32921 -1263  "VSS.t654" "mux_magic_0.IN1.t15" 224 0 "a_32816_n1264#" 224 11648,328 "VSS.t655" 224 11648,328
device msubckt pfet_03v3 10376 -8548 10377 -8547  "VDD.t1833" "D2_6.t23" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1834" 224 19712,624
device msubckt nfet_03v3 14089 -6613 14090 -6612  "VSS.t328" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13553_n6613#" 224 11648,328 "a_13353_n6613#" 224 19712,624
device msubckt pfet_03v3 2377 3803 2378 3804  "VDD.t319" "a_1209_3363#" 224 0 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD.t320" 224 19712,624
device msubckt pfet_03v3 21272 -2551 21273 -2550  "VDD.t1502" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t22" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1503" 224 19712,624
device msubckt pfet_03v3 1845 -8579 1846 -8578  "VDD.t767" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "VDD.t768" 224 11648,328 "a_1541_n8579#" 224 11648,328
device msubckt pfet_03v3 17709 5901 17710 5902  "VDD.t40" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t94" 224 11648,328 "a_17405_5901#" 224 11648,328
device msubckt nfet_03v3 5489 2253 5490 2254  "VSS.t674" "D2_5.t21" 224 0 "a_5385_2253#" 224 11648,328 "VSS.t675" 224 11648,328
device msubckt pfet_03v3 26825 -2552 26826 -2551  "VDD.t786" "DFF_magic_0.tg_magic_1.IN" 224 0 "VDD.t787" 224 19712,624 "DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 35350 2168 35351 2169  "VSS.t907" "OR_magic_1.VOUT.t24" 224 0 "VSS.t908" 224 19712,624 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12819 5836 12820 5837  "VDD.t52" "7b_counter_0.MDFF_5.QB.t6" 224 0 "VDD.t53" 224 11648,328 "a_12387_5792#" 224 11648,328
device msubckt nfet_03v3 16385 8580 16386 8581  "VSS.t10" "CLK.t116" 224 0 "VSS.t11" 224 11648,328 "a_16065_8580#" 224 11648,328
device msubckt pfet_03v3 29622 -2544 29623 -2543  "VDD.t969" "DFF_magic_0.tg_magic_3.CLK.t23" 224 0 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t970" 224 19712,624
device msubckt pfet_03v3 7897 -4050 7898 -4049  "VDD.t2012" "Q5.t29" 224 0 "VDD.t2013" 224 11648,328 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 1297 7469 1298 7470  "VSS.t747" "LD.t79" 224 0 "a_1209_7469#" 224 19712,624 "a_1409_7469#" 224 11648,328
device msubckt nfet_03v3 26558 3524 26559 3525  "VSS.t176" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_26126_3480#" 224 19712,624 "VSS.t177" 224 11648,328
device msubckt pfet_03v3 19253 9833 19254 9834  "VDD.t1739" "7b_counter_0.MDFF_5.LD.t80" 224 0 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1771" 224 11648,328
device msubckt pfet_03v3 10383 10193 10384 10194  "VDD.t1748" "7b_counter_0.MDFF_5.LD.t79" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1770" 224 19712,624
device msubckt nfet_03v3 24739 10051 24740 10052  "VSS.t345" "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "VSS.t346" 224 11648,328 "a_24003_10051#" 224 19712,624
device msubckt nfet_03v3 31101 3514 31102 3515  "VSS.t152" "a_30365_3514#" 224 0 "VSS.t153" 224 19712,624 "OR_magic_1.VOUT.t1" 224 19712,624
device msubckt pfet_03v3 5124 -4081 5125 -4080  "VDD.t173" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_5036_n4081#" 224 19712,624 "VDD.t174" 224 11648,328
device msubckt pfet_03v3 14143 9833 14144 9834  "VDD.t1768" "7b_counter_0.MDFF_5.LD.t78" 224 0 "VDD.t1769" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 5187 9163 5188 9164  "VSS.t681" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t11" 224 0 "a_4651_9163#" 224 11648,328 "VSS.t682" 224 11648,328
device msubckt pfet_03v3 19040 1223 19041 1224  "VDD.t568" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "VDD.t569" 224 19712,624 "a_19152_1223#" 224 11648,328
device msubckt pfet_03v3 28544 5878 28545 5879  "VDD.t502" "CLK.t115" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t887" 224 19712,624
device msubckt pfet_03v3 6457 -8548 6458 -8547  "VDD.t1967" "D2_7.t21" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1968" 224 11648,328
device msubckt pfet_03v3 6813 6868 6814 6869  "VDD.t181" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t182" 224 19712,624 "a_6725_5900#" 224 11648,328
device msubckt pfet_03v3 24817 -865 24818 -864  "VDD.t967" "DFF_magic_0.tg_magic_3.CLK.t22" 224 0 "VDD.t968" 224 19712,624 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12387 7030 12388 7031  "VDD.t451" "a_12387_6986#" 224 0 "VDD.t452" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 5358 -1526 5359 -1525  "VDD.t325" "Q2.t29" 224 0 "VDD.t1858" 224 11648,328 "a_5054_n1526#" 224 11648,328
device msubckt pfet_03v3 1297 4997 1298 4998  "VDD.t264" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "VDD.t265" 224 19712,624 "a_1209_4557#" 224 11648,328
device msubckt pfet_03v3 15061 6217 15062 6218  "VDD.t1095" "7b_counter_0.MDFF_5.LD.t77" 224 0 "VDD.t1767" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 5921 5835 5922 5836  "VDD.t68" "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "a_5185_6275#" 224 11648,328 "VDD.t69" 224 11648,328
device msubckt nfet_03v3 29120 7100 29121 7101  "VSS.t349" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS.t350" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 837 6216 838 6217  "VDD.t1379" "LD.t78" 224 0 "VDD.t1380" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 2061 -8095 2062 -8094  "VDD.t773" "p3_gen_magic_0.xnor_magic_1.B.t8" 224 0 "a_1541_n8095#" 224 11648,328 "p3_gen_magic_0.xnor_magic_1.OUT.t0" 224 11648,328
device msubckt pfet_03v3 2377 9019 2378 9020  "VDD.t134" "a_1209_8579#" 224 0 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD.t135" 224 19712,624
device msubckt nfet_03v3 12819 1059 12820 1060  "VSS.t589" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_12387_575#" 224 19712,624 "a_12931_1059#" 224 11648,328
device msubckt pfet_03v3 837 640 838 641  "VDD.t1377" "LD.t77" 224 0 "VDD.t1378" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 34244 -1373 34245 -1372  "VDD.t610" "mux_magic_0.OR_magic_0.A" 224 0 "VDD.t612" 224 19712,624 "a_34156_n889#" 224 11648,328
device msubckt nfet_03v3 9379 -6471 9380 -6470  "VSS.t380" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "VSS.t381" 224 11648,328 "a_8643_n6471#" 224 19712,624
device msubckt pfet_03v3 8233 -1073 8234 -1072  "VDD.t1257" "Q1.t30" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1258" 224 19712,624
device msubckt nfet_03v3 17033 6276 17034 6277  "VSS.t154" "a_15865_6276#" 224 0 "VSS.t155" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 1297 6275 1298 6276  "VSS.t468" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_1209_6275#" 224 19712,624 "a_1409_6275#" 224 11648,328
device msubckt nfet_03v3 15815 -1329 15816 -1328  "VSS.t12" "CLK.t114" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t4" 224 11648,328 "VSS.t13" 224 19712,624
device msubckt pfet_03v3 11116 -4050 11117 -4049  "VDD.t1548" "Q4.t28" 224 0 "VDD.t1549" 224 19712,624 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 28347 9419 28348 9420  "VDD.t998" "a_27567_8496.t17" 224 0 "VDD.t1002" 224 19712,624 "LD.t8" 224 11648,328
device msubckt pfet_03v3 27671 9419 27672 9420  "VDD.t1279" "DFF_magic_0.D.t37" 224 0 "a_27567_8496.t1" 224 11648,328 "VDD.t1290" 224 11648,328
device msubckt nfet_03v3 27545 -5826 27546 -5825  "VSS.t868" "divide_by_2_0.tg_magic_3.CLK.t17" 224 0 "divide_by_2_0.tg_magic_3.IN.t4" 224 11648,328 "divide_by_2_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 16467 -872 16468 -871  "VDD.t1500" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t21" 224 0 "VDD.t1501" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2295 -5540 2296 -5539  "VDD.t560" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_3.OUT.t0" 224 11648,328 "a_1559_n5540#" 224 19712,624
device msubckt pfet_03v3 26774 4448 26775 4449  "VDD.t671" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_26038_4932#" 224 11648,328 "VDD.t672" 224 19712,624
device msubckt nfet_03v3 20923 1669 20924 1670  "VSS.t526" "7b_counter_0.MDFF_1.QB.t8" 224 0 "VSS.t527" 224 11648,328 "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 4428 -1530 4429 -1529  "VSS.t1071" "Q2.t28" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VSS.t1072" 224 19712,624
device msubckt pfet_03v3 34460 -889 34461 -888  "VDD.t399" "mux_magic_0.OR_magic_0.A" 224 0 "VDD.t613" 224 11648,328 "a_34156_n889#" 224 11648,328
device msubckt pfet_03v3 18634 -872 18635 -871  "VDD.t796" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD.t797" 224 11648,328
device msubckt nfet_03v3 14860 -3644 14861 -3643  "VSS.t485" "p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_14756_n3644#" 224 11648,328 "VSS.t486" 224 11648,328
device msubckt nfet_03v3 5124 -3150 5125 -3149  "VSS.t824" "Q6.t28" 224 0 "a_5036_n3150#" 224 19712,624 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 1945 10213 1946 10214  "VDD.t59" "7b_counter_0.MDFF_3.QB" 224 0 "a_1209_9773#" 224 11648,328 "VDD.t60" 224 11648,328
device msubckt nfet_03v3 11711 3524 11712 3525  "VSS.t146" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_3480#" 224 19712,624 "VSS.t147" 224 11648,328
device msubckt pfet_03v3 32704 -2018 32705 -2017  "VDD.t1811" "D2_1.t34" 224 0 "VDD.t1812" 224 19712,624 "a_32616_n2458#" 224 11648,328
device msubckt pfet_03v3 15383 -5366 15384 -5365  "VDD.t888" "CLK.t113" 224 0 "VDD.t889" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t1" 224 11648,328
device msubckt nfet_03v3 34244 -2297 34245 -2296  "VSS.t409" "mux_magic_0.OR_magic_0.A" 224 0 "a_34156_n2297#" 224 19712,624 "VSS.t410" 224 11648,328
device msubckt pfet_03v3 5924 9609 5925 9610  "VDD.t61" "7b_counter_0.MDFF_3.QB" 224 0 "VDD.t62" 224 11648,328 "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 24122 1059 24123 1060  "VSS.t418" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "VSS.t419" 224 11648,328 "a_23802_1059#" 224 11648,328
device msubckt nfet_03v3 25066 8237 25067 8238  "VSS.t939" "7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_24401_7877#" 224 19712,624 "VSS.t940" 224 19712,624
device msubckt nfet_03v3 6267 3947 6268 3948  "VSS.t1083" "7b_counter_0.MDFF_0.QB.t8" 224 0 "VSS.t1084" 224 11648,328 "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 9944 -4050 9945 -4049  "VDD.t1831" "D2_6.t22" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1832" 224 11648,328
device msubckt pfet_03v3 22117 9181 22118 9182  "VDD.t349" "a_21381_8741#" 224 0 "VDD.t771" 224 19712,624 "Q1.t0" 224 19712,624
device msubckt nfet_03v3 4971 9163 4972 9164  "VSS.t338" "a_4235_9163#" 224 0 "a_4496_9609#" 224 11648,328 "a_4651_9163#" 224 11648,328
device msubckt pfet_03v3 28098 1813 28099 1814  "VDD.t1143" "7b_counter_0.MDFF_4.LD.t118" 224 0 "VDD.t1144" 224 11648,328 "a_27234_1769#" 224 11648,328
device msubckt pfet_03v3 9732 5956 9733 5957  "VDD.t202" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t11" 224 0 "a_9212_5956#" 224 11648,328 "a_9412_5956#" 224 11648,328
device msubckt pfet_03v3 11927 5901 11928 5902  "VDD.t80" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t81" 224 11648,328 "a_11191_5901#" 224 19712,624
device msubckt pfet_03v3 21221 -873 21222 -872  "VDD.t1021" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 31867 -5360 31868 -5359  "VDD.t1988" "divide_by_2_0.tg_magic_3.IN.t23" 224 0 "mux_magic_0.IN2.t1" 224 11648,328 "VDD.t1989" 224 19712,624
device msubckt pfet_03v3 12819 3803 12820 3804  "VDD.t890" "CLK.t112" 224 0 "VDD.t891" 224 11648,328 "a_12387_3319#" 224 11648,328
device msubckt pfet_03v3 29206 640 29207 641  "VDD.t1066" "7b_counter_0.MDFF_4.LD.t117" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1142" 224 19712,624
device msubckt pfet_03v3 31275 7556 31276 7557  "VDD.t710" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 3269 10148 3270 10149  "VDD.t15" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_10148#" 224 11648,328 "a_2749_8740#" 224 11648,328
device msubckt pfet_03v3 27164 -7046 27165 -7045  "VDD.t1664" "OR_magic_2.VOUT.t23" 224 0 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1665" 224 11648,328
device msubckt pfet_03v3 5921 619 5922 620  "VDD.t752" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "a_5185_1059#" 224 11648,328 "VDD.t753" 224 11648,328
device msubckt pfet_03v3 31812 -1205 31813 -1204  "VDD.t1778" "D2_1.t33" 224 0 "VDD.t1810" 224 19712,624 "mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 21009 4557 21010 4558  "VSS.t239" "a_19841_4557#" 224 0 "VSS.t240" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 22366 684 22367 685  "VDD.t666" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_22150_1124#" 224 11648,328 "a_22062_684#" 224 11648,328
device msubckt pfet_03v3 12910 -3597 12911 -3596  "VDD.t408" "D2_5.t20" 224 0 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12174_n3597#" 224 19712,624
device msubckt nfet_03v3 19897 -5824 19898 -5823  "VSS.t1241" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t23" 224 0 "VSS.t1242" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 3485 1168 3486 1169  "VDD.t204" "a_2749_2092#" 224 0 "VDD.t205" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t0" 224 19712,624
device msubckt pfet_03v3 1729 619 1730 620  "VDD.t1546" "Q4.t27" 224 0 "VDD.t1547" 224 11648,328 "a_1209_1059#" 224 11648,328
device msubckt pfet_03v3 2837 684 2838 685  "VDD.t221" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "a_2749_684#" 224 19712,624 "VDD.t222" 224 11648,328
device msubckt nfet_03v3 12478 -7648 12479 -7647  "VSS.t218" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12590_n7648#" 224 11648,328
device msubckt pfet_03v3 11279 9665 11280 9666  "VDD.t45" "a_11279_8697#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t0" 224 19712,624 "VDD.t46" 224 19712,624
device msubckt nfet_03v3 31707 7097 31708 7098  "VSS.t14" "CLK.t111" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 31486 -7054 31487 -7053  "VDD.t1947" "mux_magic_0.IN2.t11" 224 0 "divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VDD.t1948" 224 11648,328
device msubckt nfet_03v3 30378 -6589 30379 -6588  "VSS.t866" "divide_by_2_0.tg_magic_3.CLK.t16" 224 0 "VSS.t867" 224 19712,624 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 24338 2253 24339 2254  "VSS.t644" "7b_counter_0.MDFF_4.LD.t116" 224 0 "a_23802_2253#" 224 11648,328 "a_23258_1769#" 224 19712,624
device msubckt pfet_03v3 30543 -5368 30544 -5367  "VDD.t142" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.IN.t0" 224 11648,328 "divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 1945 9773 1946 9774  "VSS.t343" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_1409_9773#" 224 11648,328 "a_1209_9773#" 224 19712,624
device msubckt pfet_03v3 32866 5870 32867 5871  "VDD.t1304" "7b_counter_0.NAND_magic_0.A.t20" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD.t1305" 224 19712,624
device msubckt pfet_03v3 22380 -2559 22381 -2558  "VDD.t2065" "P2.t14" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD.t2066" 224 19712,624
device msubckt nfet_03v3 27234 2253 27235 2254  "VSS.t247" "a_27234_1769#" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS.t248" 224 19712,624
device msubckt pfet_03v3 20145 3803 20146 3804  "VDD.t1140" "7b_counter_0.MDFF_4.LD.t115" 224 0 "a_19841_3363#" 224 11648,328 "VDD.t1141" 224 11648,328
device msubckt nfet_03v3 21009 3363 21010 3364  "VSS.t282" "a_19841_3363#" 224 0 "VSS.t283" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 5790 -5540 5791 -5539  "VDD.t109" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5054_n5540#" 224 19712,624
device msubckt pfet_03v3 27882 1813 27883 1814  "VDD.t892" "CLK.t110" 224 0 "a_27234_1769#" 224 11648,328 "VDD.t893" 224 11648,328
device msubckt pfet_03v3 28388 -5367 28389 -5366  "VDD.t335" "divide_by_2_0.tg_magic_3.OUT" 224 0 "VDD.t336" 224 11648,328 "divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 7461 1652 7462 1653  "VDD.t309" "a_6725_2092#" 224 0 "VDD.t310" 224 19712,624 "Q5.t0" 224 19712,624
device msubckt pfet_03v3 13251 1813 13252 1814  "VDD.t1138" "7b_counter_0.MDFF_4.LD.t114" 224 0 "VDD.t1139" 224 11648,328 "a_12387_1769#" 224 11648,328
device msubckt pfet_03v3 23440 -6358 23441 -6357  "VDD.t1464" "OR_magic_2.A.t21" 224 0 "VDD.t1476" 224 19712,624 "a_23352_n5390#" 224 11648,328
device msubckt pfet_03v3 7735 4448 7736 4449  "VDD.t1" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_3480#" 224 19712,624 "a_7215_4932#" 224 11648,328
device msubckt pfet_03v3 26653 -5367 26654 -5366  "VDD.t1518" "divide_by_2_0.tg_magic_3.CLK.t15" 224 0 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1519" 224 19712,624
device msubckt pfet_03v3 12028 -882 12029 -881  "VDD.t739" "a_11292_n2115#" 224 0 "VDD.t740" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 8611 -8579 8612 -8578  "VDD.t598" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_8523_n8579#" 224 19712,624 "VDD.t599" 224 11648,328
device msubckt nfet_03v3 3485 7308 3486 7309  "VSS.t113" "a_2749_7308#" 224 0 "VSS.t396" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t2" 224 19712,624
device msubckt pfet_03v3 20580 6440 20581 6441  "VDD.t1696" "7b_counter_0.MDFF_6.QB.t8" 224 0 "VDD.t1702" 224 11648,328 "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 25249 -865 25250 -864  "VDD.t965" "DFF_magic_0.tg_magic_3.CLK.t21" 224 0 "VDD.t966" 224 11648,328 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 35617 1406 35618 1407  "VSS.t1105" "divide_by_2_1.tg_magic_3.CLK.t16" 224 0 "divide_by_2_1.tg_magic_3.IN.t12" 224 11648,328 "divide_by_2_1.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 6353 5835 6354 5836  "VDD.t686" "a_5185_6275#" 224 0 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD.t687" 224 19712,624
device msubckt pfet_03v3 10164 1223 10165 1224  "VDD.t1627" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t12" 224 0 "VDD.t2124" 224 11648,328 "a_8713_1625#" 224 11648,328
device msubckt pfet_03v3 27416 -865 27417 -864  "VDD.t2150" "DFF_magic_0.tg_magic_3.OUT" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD.t2151" 224 19712,624
device msubckt pfet_03v3 15061 5857 15062 5858  "VDD.t1095" "7b_counter_0.MDFF_5.LD.t76" 224 0 "VDD.t1766" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 18141 4448 18142 4449  "VDD.t231" "a_17405_3524#" 224 0 "VDD.t622" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 837 5856 838 5857  "VDD.t1375" "LD.t76" 224 0 "VDD.t1376" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 26126 3964 26127 3965  "VDD.t131" "a_26126_3480#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VDD.t132" 224 19712,624
device msubckt nfet_03v3 405 1440 406 1441  "VSS.t771" "LD.t75" 224 0 "VSS.t774" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4813 1000 4814 1001  "VDD.t1310" "LD.t74" 224 0 "VDD.t1374" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 933 -1530 934 -1529  "VSS.t971" "Q3.t30" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VSS.t972" 224 19712,624
device msubckt pfet_03v3 19948 -7045 19949 -7044  "VDD.t1932" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 2295 -6471 2296 -6470  "VSS.t378" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "VSS.t379" 224 11648,328 "a_1559_n6471#" 224 19712,624
device msubckt pfet_03v3 4384 10093 4385 10094  "VDD.t1197" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD.t1601" 224 19712,624 "a_4496_10093#" 224 11648,328
device msubckt pfet_03v3 34460 -1857 34461 -1856  "VDD.t399" "mux_magic_0.OR_magic_0.B" 224 0 "a_34156_n889#" 224 11648,328 "a_34156_n2297#" 224 19712,624
device msubckt pfet_03v3 16706 -8582 16707 -8581  "VDD.t911" "p3_gen_magic_0.xnor_magic_1.OUT.t6" 224 0 "VDD.t912" 224 11648,328 "a_16186_n8142#" 224 11648,328
device msubckt pfet_03v3 20120 5956 20121 5957  "VDD.t2162" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_19152_5956#" 224 11648,328 "a_18891_6886#" 224 19712,624
device msubckt pfet_03v3 31328 9419 31329 9420  "VDD.t1277" "DFF_magic_0.D.t36" 224 0 "VDD.t1289" 224 19712,624 "a_31440_8496.t0" 224 11648,328
device msubckt nfet_03v3 36458 2166 36459 2167  "VSS.t906" "OR_magic_1.VOUT.t23" 224 0 "divide_by_2_1.tg_magic_3.IN.t3" 224 11648,328 "divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 17925 5901 17926 5902  "VDD.t230" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_5901#" 224 11648,328 "a_17405_7309#" 224 11648,328
device msubckt nfet_03v3 27666 4557 27667 4558  "VSS.t935" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_27234_4513#" 224 19712,624 "a_27778_4557#" 224 11648,328
device msubckt pfet_03v3 26408 -2544 26409 -2543  "VDD.t894" "CLK.t109" 224 0 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t895" 224 19712,624
device msubckt pfet_03v3 19066 -872 19067 -871  "VDD.t798" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD.t799" 224 19712,624
device msubckt pfet_03v3 23687 4877 23688 4878  "VDD.t942" "7b_counter_0.MDFF_7.QB.t8" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VDD.t944" 224 19712,624
device msubckt nfet_03v3 26774 3524 26775 3525  "VSS.t168" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "VSS.t444" 224 11648,328 "a_26126_3480#" 224 19712,624
device msubckt pfet_03v3 13657 -5810 13658 -5809  "VDD.t467" "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD.t468" 224 11648,328 "a_13353_n6613#" 224 11648,328
device msubckt pfet_03v3 18141 6385 18142 6386  "VDD.t231" "a_17405_7309#" 224 0 "VDD.t233" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 13035 4557 13036 4558  "VSS.t1166" "Q5.t28" 224 0 "a_12931_4557#" 224 11648,328 "VSS.t1167" 224 11648,328
device msubckt pfet_03v3 6137 619 6138 620  "VDD.t713" "a_5185_1059#" 224 0 "VDD.t714" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 5489 7469 5490 7470  "VSS.t1139" "D2_7.t20" 224 0 "a_5385_7469#" 224 11648,328 "VSS.t1140" 224 11648,328
device msubckt pfet_03v3 7245 684 7246 685  "VDD.t659" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_684#" 224 11648,328 "a_6725_2092#" 224 11648,328
device msubckt pfet_03v3 28974 -2544 28975 -2543  "VDD.t963" "DFF_magic_0.tg_magic_3.CLK.t20" 224 0 "VDD.t964" 224 19712,624 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12028 -5810 12029 -5809  "VDD.t764" "a_11292_n6613#" 224 0 "VDD.t765" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 27601 7557 27602 7558  "VDD.t985" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t23" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t986" 224 19712,624
device msubckt pfet_03v3 11812 -882 11813 -881  "VDD.t2069" "p2_gen_magic_0.xnor_magic_3.OUT.t6" 224 0 "a_11292_n2115#" 224 11648,328 "VDD.t2071" 224 11648,328
device msubckt nfet_03v3 29435 -5825 29436 -5824  "VSS.t954" "OR_magic_2.VOUT.t22" 224 0 "VSS.t955" 224 19712,624 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 25066 7877 25067 7878  "VSS.t939" "7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_24401_7877#" 224 19712,624 "VSS.t941" 224 19712,624
device msubckt nfet_03v3 25014 1440 25015 1441  "VSS.t642" "7b_counter_0.MDFF_4.LD.t113" 224 0 "VSS.t643" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 501 -5571 502 -5570  "VDD.t1693" "Q3.t29" 224 0 "VDD.t1694" 224 19712,624 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 3053 4448 3054 4449  "VDD.t402" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_4932#" 224 11648,328 "a_2749_3524#" 224 19712,624
device msubckt pfet_03v3 13595 -4050 13596 -4049  "VDD.t1185" "D2_5.t19" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1186" 224 11648,328
device msubckt nfet_03v3 32383 7107 32384 7108  "VSS.t536" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS.t537" 224 19712,624 "7b_counter_0.NAND_magic_0.A.t4" 224 11648,328
device msubckt pfet_03v3 20120 739 20121 740  "VDD.t570" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_19152_739#" 224 11648,328 "a_18891_1669#" 224 19712,624
device msubckt pfet_03v3 30162 -7046 30163 -7045  "VDD.t1516" "divide_by_2_0.tg_magic_3.CLK.t14" 224 0 "VDD.t1517" 224 19712,624 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 25014 640 25015 641  "VDD.t1083" "7b_counter_0.MDFF_4.LD.t112" 224 0 "VDD.t1137" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 12387 2253 12388 2254  "VSS.t202" "a_12387_1769#" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS.t500" 224 19712,624
device msubckt pfet_03v3 11812 -1312 11813 -1311  "VDD.t2069" "p2_gen_magic_0.xnor_magic_3.OUT.t5" 224 0 "a_11292_n2115#" 224 11648,328 "VDD.t2070" 224 11648,328
device msubckt pfet_03v3 24088 -6358 24089 -6357  "VDD.t688" "a_23352_n6798#" 224 0 "VDD.t689" 224 19712,624 "OR_magic_2.VOUT.t0" 224 19712,624
device msubckt pfet_03v3 11548 -8548 11549 -8547  "VDD.t1544" "Q4.t26" 224 0 "VDD.t1545" 224 11648,328 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 18007 -5366 18008 -5365  "VDD.t1642" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t8" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 8840 739 8841 740  "VDD.t991" "7b_counter_0.MDFF_4.QB.t8" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VDD.t993" 224 19712,624
device msubckt pfet_03v3 9259 -8579 9260 -8578  "VDD.t1620" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8523_n8579#" 224 19712,624
device msubckt nfet_03v3 27666 3363 27667 3364  "VSS.t613" "7b_counter_0.MDFF_4.LD.t111" 224 0 "a_27234_3319#" 224 19712,624 "a_27778_3363#" 224 11648,328
device msubckt pfet_03v3 6907 -1073 6908 -1072  "VDD.t2058" "D2_3.t24" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2059" 224 19712,624
device msubckt pfet_03v3 10064 -5571 10065 -5570  "VDD.t1407" "D2_2.t24" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1408" 224 11648,328
device msubckt pfet_03v3 18907 -2559 18908 -2558  "VDD.t1003" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD.t1004" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 18379 -8548 18380 -8547  "VDD.t1808" "D2_1.t32" 224 0 "VDD.t1809" 224 11648,328 "p3_gen_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 32167 7564 32168 7565  "VDD.t949" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD.t950" 224 19712,624 "7b_counter_0.NAND_magic_0.A.t0" 224 11648,328
device msubckt pfet_03v3 33568 -824 33569 -823  "VDD.t587" "a_32616_n1264#" 224 0 "VDD.t588" 224 11648,328 "mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 14143 6217 14144 6218  "VDD.t1085" "7b_counter_0.MDFF_5.LD.t75" 224 0 "VDD.t1765" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 13035 3363 13036 3364  "VSS.t2" "CLK.t108" 224 0 "a_12931_3363#" 224 11648,328 "VSS.t3" 224 11648,328
device msubckt nfet_03v3 5489 6275 5490 6276  "VSS.t140" "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "a_5385_6275#" 224 11648,328 "VSS.t141" 224 11648,328
device msubckt pfet_03v3 17791 -5366 17792 -5365  "VDD.t1643" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t9" 224 11648,328
device msubckt pfet_03v3 28563 9419 28564 9420  "VDD.t996" "a_27567_8496.t16" 224 0 "LD.t7" 224 11648,328 "VDD.t1001" 224 11648,328
device msubckt nfet_03v3 915 -8091 916 -8090  "VSS.t1261" "Q7.t21" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VSS.t1262" 224 19712,624
device msubckt nfet_03v3 5556 -7648 5557 -7647  "VSS.t1137" "D2_7.t19" 224 0 "a_5452_n7648#" 224 11648,328 "VSS.t1138" 224 11648,328
device msubckt nfet_03v3 11279 8741 11280 8742  "VSS.t124" "a_11279_8697#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t2" 224 19712,624 "VSS.t125" 224 19712,624
device msubckt pfet_03v3 7585 -1073 7586 -1072  "VDD.t1255" "Q1.t29" 224 0 "VDD.t1256" 224 19712,624 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 16683 -872 16684 -871  "VDD.t1498" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t20" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1499" 224 11648,328
device msubckt nfet_03v3 2377 9773 2378 9774  "VSS.t515" "a_1209_9773#" 224 0 "VSS.t516" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 31052 2169 31053 2170  "VSS.t904" "OR_magic_1.VOUT.t22" 224 0 "VSS.t905" 224 19712,624 "divide_by_2_1.inverter_magic_5.VOUT" 224 11648,328
device msubckt pfet_03v3 1647 -1042 1648 -1041  "VDD.t802" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_1559_n1042#" 224 19712,624 "VDD.t803" 224 11648,328
device msubckt pfet_03v3 21681 -5359 21682 -5358  "VDD.t1480" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD.t1481" 224 19712,624 "p3_gen_magic_0.P3.t0" 224 11648,328
device msubckt pfet_03v3 8947 -1526 8948 -1525  "VDD.t304" "Q1.t28" 224 0 "VDD.t1254" 224 11648,328 "a_8643_n1526#" 224 11648,328
device msubckt pfet_03v3 18850 -872 18851 -871  "VDD.t800" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD.t801" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 5790 -6471 5791 -6470  "VSS.t166" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "VSS.t167" 224 11648,328 "a_5054_n6471#" 224 19712,624
device msubckt pfet_03v3 30453 3954 30454 3955  "VDD.t1457" "OR_magic_2.A.t20" 224 0 "VDD.t1475" 224 19712,624 "a_30365_4922#" 224 11648,328
device msubckt pfet_03v3 11279 3964 11280 3965  "VDD.t77" "a_11279_3480#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t0" 224 19712,624 "VDD.t78" 224 19712,624
device msubckt pfet_03v3 19948 -2551 19949 -2550  "VDD.t615" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 12603 9020 12604 9021  "VDD.t2019" "a_12387_8536#" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD.t2020" 224 11648,328
device msubckt pfet_03v3 6475 -5571 6476 -5570  "VDD.t2056" "D2_3.t23" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2057" 224 11648,328
device msubckt pfet_03v3 25065 9162 25066 9163  "VDD.t211" "VDD.t210" 224 0 "VDD.t212" 224 0 "VDD.t212" 224 19712,624
device msubckt pfet_03v3 5492 4393 5493 4394  "VDD.t145" "a_4496_4393#" 224 0 "VDD.t146" 224 19712,624 "7b_counter_0.MDFF_0.QB.t0" 224 11648,328
device msubckt nfet_03v3 28314 1059 28315 1060  "VSS.t353" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_27778_1059#" 224 11648,328 "a_27234_575#" 224 19712,624
device msubckt pfet_03v3 21469 4932 21470 4933  "VDD.t354" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "a_21381_4932#" 224 19712,624 "VDD.t355" 224 11648,328
device msubckt nfet_03v3 18634 -1329 18635 -1328  "VSS.t505" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS.t506" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 3178 -4050 3179 -4049  "VDD.t1806" "D2_1.t31" 224 0 "VDD.t1807" 224 11648,328 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 15508 -4084 15509 -4083  "VDD.t945" "a_14556_n3644#" 224 0 "VDD.t946" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 31491 7556 31492 7557  "VDD.t711" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 6457 -3593 6458 -3592  "VSS.t1135" "D2_7.t18" 224 0 "VSS.t1136" 224 19712,624 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 7735 3524 7736 3525  "VSS.t104" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_3480#" 224 19712,624 "VSS.t105" 224 11648,328
device msubckt pfet_03v3 12262 -8579 12263 -8578  "VDD.t236" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_12174_n8579#" 224 19712,624 "VDD.t237" 224 11648,328
device msubckt pfet_03v3 9951 9833 9952 9834  "VDD.t1736" "7b_counter_0.MDFF_5.LD.t74" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD.t1764" 224 11648,328
device msubckt pfet_03v3 7303 9665 7304 9666  "VDD.t1595" "a_7303_8697#" 224 0 "Q2.t0" 224 19712,624 "VDD.t1598" 224 19712,624
device msubckt pfet_03v3 21009 9020 21010 9021  "VDD.t343" "a_19841_8580#" 224 0 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD.t344" 224 19712,624
device msubckt pfet_03v3 9163 -1042 9164 -1041  "VDD.t653" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_8643_n1042#" 224 11648,328 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt nfet_03v3 15277 1440 15278 1441  "VSS.t632" "7b_counter_0.MDFF_4.LD.t110" 224 0 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS.t641" 224 11648,328
device msubckt nfet_03v3 24798 1440 24799 1441  "VSS.t639" "7b_counter_0.MDFF_4.LD.t109" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS.t640" 224 11648,328
device msubckt pfet_03v3 12372 -1312 12373 -1311  "VDD.t214" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 5124 -8095 5125 -8094  "VDD.t300" "Q6.t27" 224 0 "a_5036_n8095#" 224 19712,624 "VDD.t1456" 224 11648,328
device msubckt nfet_03v3 16922 -8142 16923 -8141  "VSS.t1108" "p3_gen_magic_0.xnor_magic_5.OUT.t5" 224 0 "a_16386_n8142#" 224 11648,328 "a_16186_n8142#" 224 19712,624
device msubckt nfet_03v3 24505 8237 24506 8238  "VSS.t933" "7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_24401_7877#" 224 11648,328 "VSS.t942" 224 11648,328
device msubckt pfet_03v3 22879 6783 22880 6784  "VDD.t1227" "Q1.t27" 224 0 "VDD.t1253" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt nfet_03v3 18141 3524 18142 3525  "VSS.t365" "a_17405_3524#" 224 0 "VSS.t417" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 32403 947 32404 948  "VDD.t388" "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "divide_by_2_1.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 5358 -5540 5359 -5539  "VDD.t22" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "VDD.t23" 224 11648,328 "a_5054_n5540#" 224 11648,328
device msubckt pfet_03v3 15076 -8582 15077 -8581  "VDD.t103" "p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "VDD.t104" 224 11648,328 "a_14556_n8142#" 224 11648,328
device msubckt pfet_03v3 28314 3803 28315 3804  "VDD.t1135" "7b_counter_0.MDFF_4.LD.t108" 224 0 "a_27234_3319#" 224 11648,328 "VDD.t1136" 224 19712,624
device msubckt pfet_03v3 22113 -865 22114 -864  "VDD.t1011" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD.t1012" 224 11648,328 "P2.t0" 224 11648,328
device msubckt pfet_03v3 20361 3803 20362 3804  "VDD.t2054" "D2_3.t22" 224 0 "VDD.t2055" 224 11648,328 "a_19841_3363#" 224 11648,328
device msubckt nfet_03v3 28098 4557 28099 4558  "VSS.t532" "7b_counter_0.MDFF_7.QB.t7" 224 0 "VSS.t533" 224 11648,328 "a_27778_4557#" 224 11648,328
device msubckt pfet_03v3 16817 619 16818 620  "VDD.t519" "a_15865_1059#" 224 0 "VDD.t520" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 5142 -6024 5143 -6023  "VDD.t24" "Q2.t27" 224 0 "a_5054_n6024#" 224 19712,624 "VDD.t1857" 224 11648,328
device msubckt pfet_03v3 13467 5836 13468 5837  "VDD.t1593" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_12387_5792#" 224 11648,328 "VDD.t2014" 224 19712,624
device msubckt pfet_03v3 17925 684 17926 685  "VDD.t99" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_684#" 224 11648,328 "a_17405_2092#" 224 11648,328
device msubckt pfet_03v3 3053 684 3054 685  "VDD.t223" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t224" 224 11648,328 "a_2749_684#" 224 11648,328
device msubckt pfet_03v3 7951 4448 7952 4449  "VDD.t580" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_4932#" 224 11648,328 "VDD.t581" 224 19712,624
device msubckt nfet_03v3 19627 1669 19628 1670  "VSS.t397" "a_18891_1669#" 224 0 "a_19152_1223#" 224 11648,328 "a_19307_1669#" 224 11648,328
device msubckt pfet_03v3 12819 10214 12820 10215  "VDD.t1251" "Q1.t26" 224 0 "VDD.t1252" 224 11648,328 "a_12387_9730#" 224 11648,328
device msubckt pfet_03v3 25465 -865 25466 -864  "VDD.t961" "DFF_magic_0.tg_magic_3.CLK.t19" 224 0 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t962" 224 19712,624
device msubckt pfet_03v3 28298 -2544 28299 -2543  "VDD.t1205" "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_2.IN" 224 11648,328 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 7461 6868 7462 6869  "VDD.t779" "a_6725_7308#" 224 0 "VDD.t780" 224 19712,624 "Q7.t0" 224 19712,624
device msubckt pfet_03v3 10380 739 10381 740  "VDD.t1622" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_9412_739#" 224 11648,328 "VDD.t1623" 224 19712,624
device msubckt nfet_03v3 4212 -6028 4213 -6027  "VSS.t1069" "Q2.t26" 224 0 "VSS.t1070" 224 19712,624 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 25353 -5824 25354 -5823  "VSS.t952" "OR_magic_2.VOUT.t21" 224 0 "divide_by_2_0.tg_magic_3.CLK.t1" 224 11648,328 "VSS.t953" 224 19712,624
device msubckt pfet_03v3 27234 4997 27235 4998  "VDD.t280" "a_27234_4513#" 224 0 "VDD.t281" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 3053 3524 3054 3525  "VSS.t478" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "VSS.t479" 224 11648,328 "a_2749_3524#" 224 19712,624
device msubckt pfet_03v3 10380 1223 10381 1224  "VDD.t1622" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t11" 224 0 "a_8713_1625#" 224 11648,328 "VDD.t2123" 224 19712,624
device msubckt pfet_03v3 1845 -3597 1846 -3596  "VDD.t432" "Q7.t20" 224 0 "VDD.t2141" 224 11648,328 "a_1541_n3597#" 224 11648,328
device msubckt pfet_03v3 2837 9664 2838 9665  "VDD.t917" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t918" 224 19712,624 "a_2749_10148#" 224 11648,328
device msubckt pfet_03v3 6673 -4050 6674 -4049  "VDD.t1965" "D2_7.t17" 224 0 "VDD.t1966" 224 11648,328 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 28098 3363 28099 3364  "VSS.t50" "D2_4.t23" 224 0 "VSS.t1226" 224 11648,328 "a_27778_3363#" 224 11648,328
device msubckt nfet_03v3 621 1440 622 1441  "VSS.t768" "LD.t73" 224 0 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS.t773" 224 11648,328
device msubckt pfet_03v3 16817 1813 16818 1814  "VDD.t634" "a_15865_2253#" 224 0 "VDD.t635" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 13467 1059 13468 1060  "VSS.t590" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_12931_1059#" 224 11648,328 "a_12387_575#" 224 19712,624
device msubckt pfet_03v3 4626 -8548 4627 -8547  "VDD.t1454" "Q6.t26" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1455" 224 19712,624
device msubckt nfet_03v3 29177 6327 29178 6328  "VSS.t445" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS.t446" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 13927 1440 13928 1441  "VSS.t626" "7b_counter_0.MDFF_4.LD.t107" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS.t638" 224 11648,328
device msubckt pfet_03v3 11279 684 11280 685  "VDD.t332" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_11191_684#" 224 19712,624 "a_11279_1124#" 224 11648,328
device msubckt pfet_03v3 14143 5857 14144 5858  "VDD.t1085" "7b_counter_0.MDFF_5.LD.t73" 224 0 "VDD.t1763" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 405 4176 406 4177  "VSS.t771" "LD.t72" 224 0 "VSS.t772" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 405 6656 406 6657  "VSS.t742" "LD.t71" 224 0 "VSS.t770" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 2962 -8548 2963 -8547  "VDD.t2034" "p3_gen_magic_0.xnor_magic_1.B.t7" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2035" 224 11648,328
device msubckt pfet_03v3 4813 6216 4814 6217  "VDD.t1371" "LD.t70" 224 0 "VDD.t1373" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 31544 9419 31545 9420  "VDD.t1275" "DFF_magic_0.D.t35" 224 0 "a_31440_8496.t1" 224 11648,328 "VDD.t1288" 224 11648,328
device msubckt pfet_03v3 27882 619 27883 620  "VDD.t1691" "Q3.t28" 224 0 "a_27234_575#" 224 11648,328 "VDD.t1692" 224 11648,328
device msubckt nfet_03v3 36674 2166 36675 2167  "VSS.t903" "OR_magic_1.VOUT.t21" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.IN.t4" 224 19712,624
device msubckt pfet_03v3 21685 10149 21686 10150  "VDD.t348" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t409" 224 11648,328 "a_21381_10149#" 224 11648,328
device msubckt pfet_03v3 37185 939 37186 940  "VDD.t1159" "mux_magic_0.IN1.t14" 224 0 "VDD.t1160" 224 19712,624 "divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 1863 -1526 1864 -1525  "VDD.t804" "Q3.t27" 224 0 "VDD.t1690" 224 11648,328 "a_1559_n1526#" 224 11648,328
device msubckt pfet_03v3 12694 -4081 12695 -4080  "VDD.t407" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_12174_n4081#" 224 11648,328 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt nfet_03v3 27882 4557 27883 4558  "VSS.t530" "7b_counter_0.MDFF_7.QB.t6" 224 0 "a_27778_4557#" 224 11648,328 "VSS.t531" 224 11648,328
device msubckt pfet_03v3 28445 -7054 28446 -7053  "VDD.t391" "divide_by_2_0.tg_magic_1.IN" 224 0 "VDD.t392" 224 11648,328 "divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 24529 6388 24530 6389  "VDD.t1990" "Q5.t27" 224 0 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "a_23793_5904#" 224 19712,624
device msubckt pfet_03v3 24579 4877 24580 4878  "VDD.t1204" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t12" 224 0 "a_24059_4877#" 224 11648,328 "a_24259_4877#" 224 11648,328
device msubckt pfet_03v3 17842 -7045 17843 -7044  "VDD.t2110" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t22" 224 0 "VDD.t2111" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 13251 4557 13252 4558  "VSS.t1164" "Q5.t26" 224 0 "VSS.t1165" 224 11648,328 "a_12931_4557#" 224 11648,328
device msubckt pfet_03v3 36725 947 36726 948  "VDD.t1888" "divide_by_2_1.tg_magic_3.CLK.t15" 224 0 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1889" 224 19712,624
device msubckt nfet_03v3 20113 -1330 20114 -1329  "VSS.t15" "CLK.t107" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS.t16" 224 19712,624
device msubckt pfet_03v3 17709 1652 17710 1653  "VDD.t100" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_684#" 224 11648,328 "a_17405_2092#" 224 19712,624
device msubckt pfet_03v3 13035 9020 13036 9021  "VDD.t879" "CLK.t106" 224 0 "a_12387_8536#" 224 11648,328 "VDD.t880" 224 11648,328
device msubckt pfet_03v3 17493 9665 17494 9666  "VDD.t806" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t807" 224 19712,624 "a_17405_10149#" 224 11648,328
device msubckt pfet_03v3 17709 9181 17710 9182  "VDD.t424" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_10149#" 224 11648,328 "a_17405_8741#" 224 19712,624
device msubckt nfet_03v3 25230 1440 25231 1441  "VSS.t636" "7b_counter_0.MDFF_4.LD.t106" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS.t637" 224 19712,624
device msubckt pfet_03v3 21897 -865 21898 -864  "VDD.t1013" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P2.t1" 224 11648,328 "VDD.t1014" 224 11648,328
device msubckt pfet_03v3 1729 1813 1730 1814  "VDD.t881" "CLK.t105" 224 0 "VDD.t882" 224 11648,328 "a_1209_2253#" 224 11648,328
device msubckt pfet_03v3 25925 -865 25926 -864  "VDD.t227" "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.D.t0" 224 19712,624 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 12819 7470 12820 7471  "VSS.t988" "7b_counter_0.MDFF_5.LD.t72" 224 0 "a_12387_6986#" 224 19712,624 "a_12931_7470#" 224 11648,328
device msubckt pfet_03v3 22798 1652 22799 1653  "VDD.t426" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_22062_684#" 224 11648,328 "VDD.t427" 224 19712,624
device msubckt nfet_03v3 29206 1440 29207 1441  "VSS.t624" "7b_counter_0.MDFF_4.LD.t105" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS.t635" 224 19712,624
device msubckt pfet_03v3 13467 3803 13468 3804  "VDD.t1133" "7b_counter_0.MDFF_4.LD.t104" 224 0 "a_12387_3319#" 224 11648,328 "VDD.t1134" 224 19712,624
device msubckt nfet_03v3 23776 3947 23777 3948  "VSS.t688" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t11" 224 0 "a_23672_3947#" 224 11648,328 "7b_counter_0.MDFF_7.QB.t0" 224 11648,328
device msubckt nfet_03v3 31326 6335 31327 6336  "VSS.t565" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t22" 224 0 "VSS.t566" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 9059 4557 9060 4558  "VSS.t404" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "a_8955_4557#" 224 11648,328 "VSS.t405" 224 11648,328
device msubckt pfet_03v3 23311 6783 23312 6784  "VDD.t1670" "Q3.t26" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 27882 3363 27883 3364  "VSS.t53" "D2_4.t22" 224 0 "a_27778_3363#" 224 11648,328 "VSS.t1225" 224 11648,328
device msubckt pfet_03v3 32383 7564 32384 7565  "VDD.t951" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_counter_0.NAND_magic_0.A.t1" 224 11648,328 "VDD.t952" 224 11648,328
device msubckt pfet_03v3 23095 8235 23096 8236  "VDD.t1841" "Q2.t25" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 33784 -824 33785 -823  "VDD.t589" "a_32616_n1264#" 224 0 "mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD.t590" 224 19712,624
device msubckt pfet_03v3 19688 6440 19689 6441  "VDD.t2163" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_19152_5956#" 224 11648,328 "a_18891_6886#" 224 19712,624
device msubckt pfet_03v3 3053 5900 3054 5901  "VDD.t402" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t628" 224 11648,328 "a_2749_5900#" 224 11648,328
device msubckt nfet_03v3 13251 3363 13252 3364  "VSS.t17" "CLK.t104" 224 0 "VSS.t18" 224 11648,328 "a_12931_3363#" 224 11648,328
device msubckt nfet_03v3 27004 6337 27005 6338  "VSS.t19" "CLK.t103" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 12387 9774 12388 9775  "VSS.t693" "a_12387_9730#" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS.t694" 224 19712,624
device msubckt pfet_03v3 5340 -8579 5341 -8578  "VDD.t298" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "VDD.t299" 224 11648,328 "a_5036_n8579#" 224 11648,328
device msubckt pfet_03v3 7029 5900 7030 5901  "VDD.t183" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t184" 224 11648,328 "a_6725_5900#" 224 11648,328
device msubckt nfet_03v3 15292 -8142 15293 -8141  "VSS.t373" "p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_14756_n8142#" 224 11648,328 "a_14556_n8142#" 224 19712,624
device msubckt nfet_03v3 7303 8741 7304 8742  "VSS.t918" "a_7303_8697#" 224 0 "Q2.t2" 224 19712,624 "VSS.t919" 224 19712,624
device msubckt pfet_03v3 17575 -872 17576 -871  "VDD.t149" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 5358 -6471 5359 -6470  "VSS.t115" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5470_n6471#" 224 11648,328
device msubckt pfet_03v3 4212 -1073 4213 -1072  "VDD.t1855" "Q2.t24" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1856" 224 11648,328
device msubckt nfet_03v3 12694 -3150 12695 -3149  "VSS.t672" "D2_5.t18" 224 0 "a_12590_n3150#" 224 11648,328 "VSS.t673" 224 11648,328
device msubckt pfet_03v3 13873 -5380 13874 -5379  "VDD.t1873" "p3_gen_magic_0.3_inp_AND_magic_0.C.t5" 224 0 "a_13353_n6613#" 224 11648,328 "VDD.t1875" 224 11648,328
device msubckt pfet_03v3 29609 5870 29610 5871  "VDD.t676" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD.t677" 224 19712,624
device msubckt nfet_03v3 3196 -6028 3197 -6027  "VSS.t1223" "D2_4.t21" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1224" 224 19712,624
device msubckt nfet_03v3 24505 7877 24506 7878  "VSS.t933" "7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_24401_7877#" 224 11648,328 "a_24185_7877#" 224 11648,328
device msubckt pfet_03v3 2277 -4081 2278 -4080  "VDD.t405" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_1.OUT.t0" 224 11648,328 "a_1541_n4081#" 224 19712,624
device msubckt pfet_03v3 9948 1223 9949 1224  "VDD.t1624" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_9412_739#" 224 11648,328 "VDD.t1625" 224 11648,328
device msubckt pfet_03v3 12387 4997 12388 4998  "VDD.t71" "a_12387_4513#" 224 0 "VDD.t72" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24307 10548 24308 10549  "VDD.t1302" "7b_counter_0.NAND_magic_0.A.t19" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328 "VDD.t1303" 224 11648,328
device msubckt pfet_03v3 7303 3964 7304 3965  "VDD.t167" "a_7303_3480#" 224 0 "Q6.t0" 224 19712,624 "VDD.t168" 224 19712,624
device msubckt nfet_03v3 9059 3363 9060 3364  "VSS.t1057" "D2_6.t21" 224 0 "a_8955_3363#" 224 11648,328 "VSS.t1058" 224 11648,328
device msubckt pfet_03v3 1729 7029 1730 7030  "VDD.t883" "CLK.t102" 224 0 "VDD.t884" 224 11648,328 "a_1209_7469#" 224 11648,328
device msubckt pfet_03v3 32136 2626 32137 2627  "VDD.t1886" "divide_by_2_1.tg_magic_3.CLK.t14" 224 0 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1887" 224 11648,328
device msubckt nfet_03v3 11380 -2115 11381 -2114  "VSS.t251" "p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n2115#" 224 19712,624 "a_11492_n2115#" 224 11648,328
device msubckt pfet_03v3 7681 -8548 7682 -8547  "VDD.t2010" "Q5.t25" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD.t2011" 224 11648,328
device msubckt pfet_03v3 29616 8943 29617 8944  "VDD.t1271" "DFF_magic_0.D.t34" 224 0 "a_29512_8496.t1" 224 11648,328 "VDD.t1287" 224 11648,328
device msubckt pfet_03v3 34303 2626 34304 2627  "VDD.t248" "divide_by_2_1.tg_magic_3.OUT" 224 0 "VDD.t249" 224 11648,328 "divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 29616 8496 29617 8497  "VSS.t728" "DFF_magic_0.D.t33" 224 0 "a_29512_8496.t0" 224 11648,328 "VSS.t729" 224 11648,328
device msubckt pfet_03v3 21685 4932 21686 4933  "VDD.t356" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t357" 224 11648,328 "a_21381_4932#" 224 11648,328
device msubckt nfet_03v3 12387 8580 12388 8581  "VSS.t316" "a_12387_8536#" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS.t1170" 224 19712,624
device msubckt pfet_03v3 8843 10214 8844 10215  "VDD.t667" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "VDD.t668" 224 11648,328 "a_8411_9730#" 224 11648,328
device msubckt nfet_03v3 8843 4557 8844 4558  "VSS.t359" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_8411_4513#" 224 19712,624 "a_8955_4557#" 224 11648,328
device msubckt pfet_03v3 28031 -866 28032 -865  "VDD.t885" "CLK.t101" 224 0 "VDD.t886" 224 19712,624 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 7951 3524 7952 3525  "VSS.t392" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "VSS.t393" 224 11648,328 "a_7303_3480#" 224 19712,624
device msubckt pfet_03v3 11927 1652 11928 1653  "VDD.t642" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_684#" 224 11648,328 "VDD.t643" 224 19712,624
device msubckt nfet_03v3 11548 -3593 11549 -3592  "VSS.t884" "Q4.t25" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VSS.t885" 224 19712,624
device msubckt pfet_03v3 17842 -2551 17843 -2550  "VDD.t877" "CLK.t100" 224 0 "VDD.t878" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 21592 6388 21593 6389  "VDD.t1429" "Q6.t25" 224 0 "a_21504_5904#" 224 19712,624 "VDD.t1453" 224 11648,328
device msubckt pfet_03v3 8627 9020 8628 9021  "VDD.t327" "a_8411_8536#" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD.t328" 224 11648,328
device msubckt nfet_03v3 10280 -6028 10281 -6027  "VSS.t794" "D2_2.t23" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS.t795" 224 19712,624
device msubckt pfet_03v3 11927 9181 11928 9182  "VDD.t1220" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_10149#" 224 11648,328 "VDD.t1221" 224 19712,624
device msubckt nfet_03v3 15493 1440 15494 1441  "VSS.t622" "7b_counter_0.MDFF_4.LD.t103" 224 0 "VSS.t634" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 34576 939 34577 940  "VDD.t256" "divide_by_2_1.tg_magic_1.IN" 224 0 "divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VDD.t257" 224 19712,624
device msubckt pfet_03v3 22150 1168 22151 1169  "VDD.t475" "a_22150_1124#" 224 0 "Q4.t0" 224 19712,624 "VDD.t476" 224 19712,624
device msubckt pfet_03v3 28098 619 28099 620  "VDD.t511" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "VDD.t512" 224 11648,328 "a_27234_575#" 224 11648,328
device msubckt pfet_03v3 6813 5900 6814 5901  "VDD.t185" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "a_6725_5900#" 224 19712,624 "VDD.t186" 224 11648,328
device msubckt pfet_03v3 26126 1168 26127 1169  "VDD.t189" "a_26126_1124#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t0" 224 19712,624 "VDD.t473" 224 19712,624
device msubckt pfet_03v3 25011 4877 25012 4878  "VDD.t527" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "VDD.t528" 224 11648,328 "a_24259_4877#" 224 11648,328
device msubckt nfet_03v3 24721 8237 24722 8238  "VSS.t255" "a_23985_7877#" 224 0 "VSS.t1265" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 14359 10193 14360 10194  "VDD.t1746" "7b_counter_0.MDFF_5.LD.t71" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1762" 224 19712,624
device msubckt nfet_03v3 15277 4176 15278 4177  "VSS.t632" "7b_counter_0.MDFF_4.LD.t102" 224 0 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS.t633" 224 11648,328
device msubckt nfet_03v3 2277 -3150 2278 -3149  "VSS.t295" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "VSS.t296" 224 11648,328 "a_1541_n3150#" 224 19712,624
device msubckt nfet_03v3 2837 8740 2838 8741  "VSS.t422" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "a_2749_8740#" 224 19712,624 "VSS.t517" 224 11648,328
device msubckt nfet_03v3 14359 1440 14360 1441  "VSS.t616" "7b_counter_0.MDFF_4.LD.t101" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS.t631" 224 19712,624
device msubckt pfet_03v3 16169 5836 16170 5837  "VDD.t26" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_15865_6276#" 224 11648,328 "VDD.t27" 224 11648,328
device msubckt nfet_03v3 8929 1669 8930 1670  "VSS.t1252" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t10" 224 0 "a_8825_1669#" 224 11648,328 "7b_counter_0.MDFF_4.QB.t0" 224 11648,328
device msubckt nfet_03v3 4194 -8091 4195 -8090  "VSS.t822" "Q6.t24" 224 0 "VSS.t823" 224 19712,624 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 23949 -1322 23950 -1321  "VSS.t20" "CLK.t99" 224 0 "VSS.t21" 224 19712,624 "DFF_magic_0.tg_magic_3.CLK.t4" 224 11648,328
device msubckt nfet_03v3 10167 4176 10168 4177  "VSS.t629" "7b_counter_0.MDFF_4.LD.t100" 224 0 "VSS.t630" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 19256 739 19257 740  "VDD.t540" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "a_19152_739#" 224 11648,328 "VDD.t541" 224 11648,328
device msubckt pfet_03v3 30679 -858 30680 -857  "VDD.t1208" "DFF_magic_0.tg_magic_2.OUT" 224 0 "OR_magic_2.A.t0" 224 11648,328 "VDD.t1209" 224 19712,624
device msubckt nfet_03v3 13035 6276 13036 6277  "VSS.t128" "7b_counter_0.MDFF_5.QB.t5" 224 0 "a_12931_6276#" 224 11648,328 "VSS.t129" 224 11648,328
device msubckt pfet_03v3 4813 5856 4814 5857  "VDD.t1371" "LD.t69" 224 0 "VDD.t1372" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 8843 3363 8844 3364  "VSS.t628" "7b_counter_0.MDFF_4.LD.t99" 224 0 "a_8411_3319#" 224 19712,624 "a_8955_3363#" 224 11648,328
device msubckt pfet_03v3 23690 619 23691 620  "VDD.t624" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "VDD.t625" 224 11648,328 "a_23258_575#" 224 11648,328
device msubckt pfet_03v3 8611 -3597 8612 -3596  "VDD.t3" "Q5.t24" 224 0 "a_8523_n3597#" 224 19712,624 "VDD.t2009" 224 11648,328
device msubckt pfet_03v3 31920 2626 31921 2627  "VDD.t1884" "divide_by_2_1.tg_magic_3.CLK.t13" 224 0 "VDD.t1885" 224 19712,624 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 20577 9774 20578 9775  "VSS.t891" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_20041_9774#" 224 11648,328 "a_19841_9774#" 224 19712,624
device msubckt nfet_03v3 26272 -6587 26273 -6586  "VSS.t951" "OR_magic_2.VOUT.t20" 224 0 "divide_by_2_0.tg_magic_0.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 20840 -7045 20841 -7044  "VDD.t871" "CLK.t98" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t872" 224 11648,328
device msubckt pfet_03v3 5924 10093 5925 10094  "VDD.t61" "7b_counter_0.MDFF_3.QB" 224 0 "VDD.t63" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 31702 -7054 31703 -7053  "VDD.t1945" "mux_magic_0.IN2.t10" 224 0 "VDD.t1946" 224 11648,328 "divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 13251 10214 13252 10215  "VDD.t117" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "VDD.t118" 224 11648,328 "a_12387_9730#" 224 11648,328
device msubckt pfet_03v3 16922 -4084 16923 -4083  "VDD.t1862" "p2_gen_magic_0.xnor_magic_1.OUT.t5" 224 0 "a_16186_n3644#" 224 11648,328 "VDD.t1863" 224 11648,328
device msubckt pfet_03v3 3196 -1073 3197 -1072  "VDD.t2092" "D2_4.t20" 224 0 "VDD.t2093" 224 11648,328 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 6691 -6028 6692 -6027  "VSS.t1199" "D2_3.t21" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1200" 224 19712,624
device msubckt pfet_03v3 22024 5904 22025 5905  "VDD.t2131" "Q7.t19" 224 0 "a_21504_5904#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 5772 -4081 5773 -4080  "VDD.t107" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_5036_n4081#" 224 19712,624
device msubckt nfet_03v3 37350 2176 37351 2177  "VSS.t658" "divide_by_2_1.tg_magic_3.IN.t23" 224 0 "VSS.t659" 224 19712,624 "mux_magic_0.IN1.t4" 224 11648,328
device msubckt pfet_03v3 22117 4448 22118 4449  "VDD.t2170" "a_21381_3524#" 224 0 "VDD.t2171" 224 19712,624 "Q3.t0" 224 19712,624
device msubckt pfet_03v3 1149 -5571 1150 -5570  "VDD.t1688" "Q3.t25" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1689" 224 19712,624
device msubckt pfet_03v3 4816 4877 4817 4878  "VDD.t436" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD.t437" 224 11648,328 "a_4496_4877#" 224 11648,328
device msubckt nfet_03v3 28463 -1323 28464 -1322  "VSS.t22" "CLK.t97" 224 0 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS.t23" 224 19712,624
device msubckt nfet_03v3 31651 -5817 31652 -5816  "VSS.t1150" "divide_by_2_0.tg_magic_3.IN.t22" 224 0 "mux_magic_0.IN2.t2" 224 11648,328 "VSS.t1151" 224 19712,624
device msubckt pfet_03v3 9056 6440 9057 6441  "VDD.t618" "a_8713_6842#" 224 0 "VDD.t619" 224 11648,328 "7b_counter_0.MDFF_5.QB.t1" 224 11648,328
device msubckt nfet_03v3 19843 1669 19844 1670  "VSS.t384" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_19307_1669#" 224 11648,328 "VSS.t385" 224 11648,328
device msubckt pfet_03v3 20577 4997 20578 4998  "VDD.t272" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "a_19841_4557#" 224 11648,328 "VDD.t273" 224 11648,328
device msubckt nfet_03v3 16169 1059 16170 1060  "VSS.t524" "7b_counter_0.MDFF_1.QB.t7" 224 0 "a_16065_1059#" 224 11648,328 "VSS.t525" 224 11648,328
device msubckt pfet_03v3 8947 -5540 8948 -5539  "VDD.t1243" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "VDD.t1936" 224 11648,328 "a_8643_n5540#" 224 11648,328
device msubckt pfet_03v3 26357 -865 26358 -864  "VDD.t228" "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.D.t1" 224 11648,328 "DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 10160 -8091 10161 -8090  "VSS.t1055" "D2_6.t20" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1056" 224 19712,624
device msubckt pfet_03v3 16601 7030 16602 7031  "VDD.t1804" "D2_1.t30" 224 0 "a_15865_7470#" 224 11648,328 "VDD.t1805" 224 11648,328
device msubckt nfet_03v3 17493 8741 17494 8742  "VSS.t156" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "a_17405_8741#" 224 19712,624 "VSS.t510" 224 11648,328
device msubckt nfet_03v3 10009 6886 10010 6887  "VSS.t573" "a_9212_5956#" 224 0 "a_8713_6842#" 224 11648,328 "a_9689_6886#" 224 11648,328
device msubckt pfet_03v3 837 4616 838 4617  "VDD.t1369" "LD.t68" 224 0 "VDD.t1370" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 27450 4997 27451 4998  "VDD.t280" "a_27234_4513#" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD.t282" 224 11648,328
device msubckt pfet_03v3 8731 -6024 8732 -6023  "VDD.t1249" "Q1.t25" 224 0 "a_8643_n6024#" 224 19712,624 "VDD.t1250" 224 11648,328
device msubckt pfet_03v3 34892 -1373 34893 -1372  "VDD.t381" "a_34156_n2297#" 224 0 "VDD.t382" 224 19712,624 "OUT1.t0" 224 19712,624
device msubckt pfet_03v3 28604 -5367 28605 -5366  "VDD.t337" "divide_by_2_0.tg_magic_3.OUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VDD.t338" 224 19712,624
device msubckt nfet_03v3 15724 -3644 15725 -3643  "VSS.t534" "a_14556_n3644#" 224 0 "VSS.t535" 224 19712,624 "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 19712,624
device msubckt pfet_03v3 29651 -5368 29652 -5367  "VDD.t1662" "OR_magic_2.VOUT.t19" 224 0 "VDD.t1663" 224 11648,328 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 20577 8580 20578 8581  "VSS.t1015" "7b_counter_0.MDFF_5.LD.t70" 224 0 "a_20041_8580#" 224 11648,328 "a_19841_8580#" 224 19712,624
device msubckt pfet_03v3 11764 -4050 11765 -4049  "VDD.t1542" "Q4.t24" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1543" 224 19712,624
device msubckt nfet_03v3 29393 6327 29394 6328  "VSS.t447" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS.t448" 224 19712,624
device msubckt nfet_03v3 16899 -1329 16900 -1328  "VSS.t854" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t19" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS.t855" 224 19712,624
device msubckt pfet_03v3 16490 -8582 16491 -8581  "VDD.t1921" "p3_gen_magic_0.xnor_magic_5.OUT.t4" 224 0 "a_16186_n8142#" 224 11648,328 "VDD.t1922" 224 11648,328
device msubckt pfet_03v3 15953 5836 15954 5837  "VDD.t28" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "VDD.t29" 224 19712,624 "a_15865_6276#" 224 11648,328
device msubckt pfet_03v3 17033 619 17034 620  "VDD.t521" "a_15865_1059#" 224 0 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD.t522" 224 19712,624
device msubckt pfet_03v3 17493 3964 17494 3965  "VDD.t37" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t39" 224 19712,624 "a_17405_4932#" 224 11648,328
device msubckt pfet_03v3 18141 684 18142 685  "VDD.t101" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_2092#" 224 11648,328 "a_17405_684#" 224 19712,624
device msubckt pfet_03v3 12372 -830 12373 -829  "VDD.t214" "VDD.t213" 224 0 "VDD.t215" 224 0 "VDD.t215" 224 19712,624
device msubckt nfet_03v3 12373 -6253 12374 -6252  "VSS.t804" "p3_gen_magic_0.xnor_magic_3.OUT.t6" 224 0 "a_11708_n6613#" 224 19712,624 "VSS.t806" 224 19712,624
device msubckt nfet_03v3 621 4176 622 4177  "VSS.t768" "LD.t67" 224 0 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS.t769" 224 11648,328
device msubckt pfet_03v3 10280 -1073 10281 -1072  "VDD.t1405" "D2_2.t22" 224 0 "VDD.t1406" 224 11648,328 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26192 -2544 26193 -2543  "VDD.t873" "CLK.t96" 224 0 "VDD.t874" 224 11648,328 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 3978 -8548 3979 -8547  "VDD.t1451" "Q6.t23" 224 0 "VDD.t1452" 224 19712,624 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 621 6656 622 6657  "VSS.t766" "LD.t66" 224 0 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS.t767" 224 11648,328
device msubckt pfet_03v3 32436 9419 32437 9420  "VDD.t1927" "a_31440_8496.t17" 224 0 "7b_counter_0.MDFF_4.LD.t0" 224 11648,328 "VDD.t1931" 224 11648,328
device msubckt pfet_03v3 31760 9419 31761 9420  "VDD.t1273" "DFF_magic_0.D.t32" 224 0 "VDD.t1286" 224 11648,328 "a_31440_8496.t2" 224 19712,624
device msubckt pfet_03v3 13441 -1312 13442 -1311  "VDD.t742" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n2115#" 224 19712,624 "VDD.t743" 224 11648,328
device msubckt nfet_03v3 13927 4176 13928 4177  "VSS.t626" "7b_counter_0.MDFF_4.LD.t98" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS.t627" 224 11648,328
device msubckt nfet_03v3 18979 6886 18980 6887  "VSS.t186" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "a_18891_6886#" 224 19712,624 "VSS.t187" 224 11648,328
device msubckt nfet_03v3 7801 -6028 7802 -6027  "VSS.t709" "Q1.t24" 224 0 "VSS.t710" 224 19712,624 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 24795 4877 24796 4878  "VDD.t529" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_24259_4877#" 224 11648,328 "VDD.t530" 224 11648,328
device msubckt nfet_03v3 5772 -3150 5773 -3149  "VSS.t164" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "VSS.t165" 224 11648,328 "a_5036_n3150#" 224 19712,624
device msubckt pfet_03v3 11279 6869 11280 6870  "VDD.t443" "a_11279_6341#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VDD.t444" 224 19712,624
device msubckt pfet_03v3 699 -4050 700 -4049  "VDD.t2139" "Q7.t18" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD.t2140" 224 11648,328
device msubckt pfet_03v3 25906 9120 25907 9121  "VDD.t1300" "7b_counter_0.NAND_magic_0.A.t18" 224 0 "VDD.t1301" 224 19712,624 "DFF_magic_0.D.t6" 224 11648,328
device msubckt nfet_03v3 28172 -5824 28173 -5823  "VSS.t263" "divide_by_2_0.tg_magic_3.OUT" 224 0 "VSS.t264" 224 19712,624 "divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 4539 3947 4540 3948  "VSS.t1174" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t10" 224 0 "VSS.t1175" 224 11648,328 "a_4651_3947#" 224 11648,328
device msubckt pfet_03v3 11279 1168 11280 1169  "VDD.t1613" "a_11279_1124#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VDD.t1614" 224 19712,624
device msubckt pfet_03v3 35401 947 35402 948  "VDD.t777" "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_2.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.IN.t7" 224 11648,328
device msubckt nfet_03v3 34892 -2297 34893 -2296  "VSS.t284" "a_34156_n2297#" 224 0 "VSS.t285" 224 19712,624 "OUT1.t2" 224 19712,624
device msubckt nfet_03v3 13657 -6253 13658 -6252  "VSS.t327" "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13553_n6613#" 224 11648,328 "a_13769_n6613#" 224 11648,328
device msubckt pfet_03v3 17033 10214 17034 10215  "VDD.t11" "a_15865_9774#" 224 0 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD.t12" 224 19712,624
device msubckt pfet_03v3 16169 3803 16170 3804  "VDD.t1131" "7b_counter_0.MDFF_4.LD.t97" 224 0 "a_15865_3363#" 224 11648,328 "VDD.t1132" 224 11648,328
device msubckt pfet_03v3 9948 739 9949 740  "VDD.t1624" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "a_9412_739#" 224 11648,328 "VDD.t1626" 224 11648,328
device msubckt pfet_03v3 4600 10093 4601 10094  "VDD.t1195" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "a_4496_10093#" 224 11648,328 "VDD.t1602" 224 11648,328
device msubckt pfet_03v3 9259 -3597 9260 -3596  "VDD.t423" "D2_6.t19" 224 0 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8523_n3597#" 224 19712,624
device msubckt nfet_03v3 12373 -6613 12374 -6612  "VSS.t804" "p3_gen_magic_0.xnor_magic_3.OUT.t5" 224 0 "a_11708_n6613#" 224 19712,624 "VSS.t805" 224 19712,624
device msubckt nfet_03v3 28277 7098 28278 7099  "VSS.t564" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t21" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 12028 -6253 12029 -6252  "VSS.t454" "a_11292_n6613#" 224 0 "VSS.t491" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 13251 9020 13252 9021  "VDD.t1760" "7b_counter_0.MDFF_5.LD.t69" 224 0 "VDD.t1761" 224 11648,328 "a_12387_8536#" 224 11648,328
device msubckt nfet_03v3 11380 -1755 11381 -1754  "VSS.t251" "p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n2115#" 224 19712,624 "a_11492_n2115#" 224 11648,328
device msubckt pfet_03v3 8840 6440 8841 6441  "VDD.t50" "7b_counter_0.MDFF_5.QB.t4" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 19712,624 "VDD.t51" 224 11648,328
device msubckt nfet_03v3 20789 -1332 20790 -1331  "VSS.t24" "CLK.t95" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 15953 1059 15954 1060  "VSS.t355" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_15865_1059#" 224 19712,624 "a_16065_1059#" 224 11648,328
device msubckt pfet_03v3 9043 -4081 9044 -4080  "VDD.t422" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_8523_n4081#" 224 11648,328 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 1945 1813 1946 1814  "VDD.t875" "CLK.t94" 224 0 "a_1209_2253#" 224 11648,328 "VDD.t876" 224 11648,328
device msubckt nfet_03v3 23992 3947 23993 3948  "VSS.t687" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t10" 224 0 "7b_counter_0.MDFF_7.QB.t0" 224 11648,328 "a_23672_3947#" 224 11648,328
device msubckt pfet_03v3 6691 -1073 6692 -1072  "VDD.t2052" "D2_3.t20" 224 0 "VDD.t2053" 224 11648,328 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 31542 6335 31543 6336  "VSS.t562" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t20" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS.t563" 224 19712,624
device msubckt nfet_03v3 13657 -6613 13658 -6612  "VSS.t328" "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13553_n6613#" 224 11648,328 "a_13769_n6613#" 224 11648,328
device msubckt nfet_03v3 9275 4557 9276 4558  "VSS.t406" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "VSS.t407" 224 11648,328 "a_8955_4557#" 224 11648,328
device msubckt pfet_03v3 18691 -2559 18692 -2558  "VDD.t1005" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD.t1006" 224 11648,328
device msubckt pfet_03v3 20840 -2551 20841 -2550  "VDD.t1496" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t18" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1497" 224 11648,328
device msubckt nfet_03v3 29206 4176 29207 4177  "VSS.t624" "7b_counter_0.MDFF_4.LD.t96" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS.t625" 224 19712,624
device msubckt pfet_03v3 4644 -5571 4645 -5570  "VDD.t1853" "Q2.t23" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1854" 224 19712,624
device msubckt nfet_03v3 12028 -6613 12029 -6612  "VSS.t454" "p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11492_n6613#" 224 11648,328 "a_11292_n6613#" 224 19712,624
device msubckt pfet_03v3 9059 9020 9060 9021  "VDD.t1403" "D2_2.t21" 224 0 "a_8411_8536#" 224 11648,328 "VDD.t1404" 224 11648,328
device msubckt nfet_03v3 8411 9774 8412 9775  "VSS.t341" "a_8411_9730#" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS.t342" 224 19712,624
device msubckt pfet_03v3 30669 4922 30670 4923  "VDD.t1473" "OR_magic_2.A.t19" 224 0 "VDD.t1474" 224 11648,328 "a_30365_4922#" 224 11648,328
device msubckt pfet_03v3 2980 -5571 2981 -5570  "VDD.t2090" "D2_4.t19" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2091" 224 11648,328
device msubckt nfet_03v3 27220 6337 27221 6338  "VSS.t25" "CLK.t93" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 9379 -6024 9380 -6023  "VDD.t562" "D2_2.t20" 224 0 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_8643_n6024#" 224 19712,624
device msubckt pfet_03v3 7245 5900 7246 5901  "VDD.t456" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_5900#" 224 11648,328 "a_6725_7308#" 224 11648,328
device msubckt pfet_03v3 1297 10213 1298 10214  "VDD.t493" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "VDD.t494" 224 19712,624 "a_1209_9773#" 224 11648,328
device msubckt pfet_03v3 17791 -872 17792 -871  "VDD.t150" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 31758 5878 31759 5879  "VDD.t983" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t19" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t984" 224 19712,624
device msubckt pfet_03v3 2837 1652 2838 1653  "VDD.t221" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t225" 224 19712,624 "a_2749_684#" 224 11648,328
device msubckt pfet_03v3 13811 -4050 13812 -4049  "VDD.t1183" "D2_5.t17" 224 0 "VDD.t1184" 224 11648,328 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 24721 7877 24722 7878  "VSS.t255" "7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_24185_7877#" 224 11648,328 "a_23985_7877#" 224 19712,624
device msubckt nfet_03v3 2962 -3593 2963 -3592  "VSS.t1037" "D2_1.t29" 224 0 "VSS.t1038" 224 19712,624 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 8017 -1530 8018 -1529  "VSS.t707" "Q1.t23" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VSS.t708" 224 19712,624
device msubckt pfet_03v3 8411 4997 8412 4998  "VDD.t576" "a_8411_4513#" 224 0 "VDD.t577" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 26342 684 26343 685  "VDD.t188" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_26126_1124#" 224 11648,328 "a_26038_684#" 224 11648,328
device msubckt pfet_03v3 15953 3803 15954 3804  "VDD.t1129" "7b_counter_0.MDFF_4.LD.t95" 224 0 "VDD.t1130" 224 19712,624 "a_15865_3363#" 224 11648,328
device msubckt pfet_03v3 33028 2626 33029 2627  "VDD.t1610" "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.IN.t15" 224 19712,624 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 14089 -1312 14090 -1311  "VDD.t745" "a_13353_n2115#" 224 0 "VDD.t746" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 22164 -2102 22165 -2101  "VSS.t1203" "P2.t13" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS.t1204" 224 19712,624
device msubckt pfet_03v3 11596 -5380 11597 -5379  "VDD.t1617" "p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD.t1618" 224 11648,328 "a_11292_n6613#" 224 11648,328
device msubckt nfet_03v3 9275 3363 9276 3364  "VSS.t1053" "D2_6.t18" 224 0 "VSS.t1054" 224 11648,328 "a_8955_3363#" 224 11648,328
device msubckt pfet_03v3 32352 2626 32353 2627  "VDD.t1882" "divide_by_2_1.tg_magic_3.CLK.t12" 224 0 "VDD.t1883" 224 11648,328 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 5705 619 5706 620  "VDD.t754" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "VDD.t755" 224 11648,328 "a_5185_1059#" 224 11648,328
device msubckt pfet_03v3 1945 7029 1946 7030  "VDD.t869" "CLK.t92" 224 0 "a_1209_7469#" 224 11648,328 "VDD.t870" 224 11648,328
device msubckt pfet_03v3 6813 684 6814 685  "VDD.t719" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "a_6725_684#" 224 19712,624 "VDD.t720" 224 11648,328
device msubckt pfet_03v3 19929 3803 19930 3804  "VDD.t1127" "7b_counter_0.MDFF_4.LD.t94" 224 0 "VDD.t1128" 224 19712,624 "a_19841_3363#" 224 11648,328
device msubckt pfet_03v3 12262 -3597 12263 -3596  "VDD.t138" "Q4.t23" 224 0 "a_12174_n3597#" 224 19712,624 "VDD.t1541" 224 11648,328
device msubckt pfet_03v3 1729 5835 1730 5836  "VDD.t1449" "Q6.t22" 224 0 "VDD.t1450" 224 11648,328 "a_1209_6275#" 224 11648,328
device msubckt nfet_03v3 9043 -3150 9044 -3149  "VSS.t1051" "D2_6.t17" 224 0 "a_8939_n3150#" 224 11648,328 "VSS.t1052" 224 11648,328
device msubckt nfet_03v3 1729 4557 1730 4558  "VSS.t1081" "7b_counter_0.MDFF_0.QB.t7" 224 0 "VSS.t1082" 224 11648,328 "a_1409_4557#" 224 11648,328
device msubckt pfet_03v3 15292 -4084 15293 -4083  "VDD.t756" "p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_14556_n3644#" 224 11648,328 "VDD.t757" 224 11648,328
device msubckt pfet_03v3 29832 8943 29833 8944  "VDD.t1269" "DFF_magic_0.D.t31" 224 0 "VDD.t1285" 224 11648,328 "a_29512_8496.t5" 224 19712,624
device msubckt nfet_03v3 29832 8496 29833 8497  "VSS.t726" "DFF_magic_0.D.t30" 224 0 "VSS.t727" 224 11648,328 "a_29512_8496.t4" 224 19712,624
device msubckt nfet_03v3 8947 -6471 8948 -6470  "VSS.t1115" "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_9059_n6471#" 224 11648,328
device msubckt nfet_03v3 8411 8580 8412 8581  "VSS.t260" "a_8411_8536#" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS.t261" 224 19712,624
device msubckt pfet_03v3 7801 -1073 7802 -1072  "VDD.t1247" "Q1.t22" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1248" 224 11648,328
device msubckt pfet_03v3 29270 -7046 29271 -7045  "VDD.t1588" "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.IN.t10" 224 19712,624 "divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 24097 5904 24098 5905  "VDD.t1532" "Q4.t22" 224 0 "VDD.t1540" 224 11648,328 "a_23793_5904#" 224 11648,328
device msubckt pfet_03v3 20164 -7045 20165 -7044  "VDD.t1933" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 20789 -5826 20790 -5825  "VSS.t1240" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t21" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t9" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 5248 4877 5249 4878  "VDD.t2026" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t9" 224 0 "a_4235_3947#" 224 11648,328 "a_4496_4877#" 224 11648,328
device msubckt nfet_03v3 24868 -2085 24869 -2084  "VSS.t26" "CLK.t91" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 19040 5956 19041 5957  "VDD.t152" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD.t153" 224 19712,624 "a_19152_5956#" 224 11648,328
device msubckt pfet_03v3 5248 10093 5249 10094  "VDD.t1199" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t10" 224 0 "a_4235_9163#" 224 11648,328 "a_4496_10093#" 224 11648,328
device msubckt pfet_03v3 25869 7557 25870 7558  "VDD.t861" "CLK.t90" 224 0 "VDD.t862" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t1" 224 11648,328
device msubckt pfet_03v3 12694 -8095 12695 -8094  "VDD.t548" "D2_5.t16" 224 0 "a_12174_n8095#" 224 11648,328 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 1863 -5540 1864 -5539  "VDD.t1633" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "VDD.t1634" 224 11648,328 "a_1559_n5540#" 224 11648,328
device msubckt nfet_03v3 22117 3524 22118 3525  "VSS.t273" "a_21381_3524#" 224 0 "VSS.t1280" 224 19712,624 "Q3.t2" 224 19712,624
device msubckt pfet_03v3 17033 7030 17034 7031  "VDD.t350" "a_15865_7470#" 224 0 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD.t351" 224 19712,624
device msubckt pfet_03v3 24505 8680 24506 8681  "VDD.t1649" "7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_23985_7877#" 224 11648,328 "VDD.t1650" 224 11648,328
device msubckt pfet_03v3 8843 9020 8844 9021  "VDD.t1401" "D2_2.t19" 224 0 "VDD.t1402" 224 11648,328 "a_8411_8536#" 224 11648,328
device msubckt nfet_03v3 19411 6886 19412 6887  "VSS.t1277" "a_18891_6886#" 224 0 "a_19307_6886#" 224 11648,328 "a_19152_6440#" 224 11648,328
device msubckt pfet_03v3 3485 9664 3486 9665  "VDD.t17" "a_2749_8740#" 224 0 "VDD.t19" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 5142 -1042 5143 -1041  "VDD.t323" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_5054_n1042#" 224 19712,624 "VDD.t324" 224 11648,328
device msubckt nfet_03v3 15493 4176 15494 4177  "VSS.t622" "7b_counter_0.MDFF_4.LD.t93" 224 0 "VSS.t623" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 36293 1404 36294 1405  "VSS.t1103" "divide_by_2_1.tg_magic_3.CLK.t11" 224 0 "VSS.t1104" 224 19712,624 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 1729 3363 1730 3364  "VSS.t62" "D2_5.t15" 224 0 "VSS.t671" 224 11648,328 "a_1409_3363#" 224 11648,328
device msubckt pfet_03v3 14433 -5810 14434 -5809  "VDD.t208" "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t3" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t4" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t4" 224 19712,624
device msubckt pfet_03v3 16385 5836 16386 5837  "VDD.t1700" "7b_counter_0.MDFF_6.QB.t7" 224 0 "VDD.t1701" 224 11648,328 "a_15865_6276#" 224 11648,328
device msubckt nfet_03v3 19469 4176 19470 4177  "VSS.t620" "7b_counter_0.MDFF_4.LD.t92" 224 0 "VSS.t621" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 21056 -2094 21057 -2093  "VSS.t852" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t17" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS.t853" 224 19712,624
device msubckt nfet_03v3 10383 4176 10384 4177  "VSS.t618" "7b_counter_0.MDFF_4.LD.t91" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS.t619" 224 19712,624
device msubckt nfet_03v3 13251 6276 13252 6277  "VSS.t126" "7b_counter_0.MDFF_5.QB.t3" 224 0 "VSS.t127" 224 11648,328 "a_12931_6276#" 224 11648,328
device msubckt nfet_03v3 29406 -2087 29407 -2086  "VSS.t551" "DFF_magic_0.tg_magic_3.CLK.t18" 224 0 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS.t552" 224 19712,624
device msubckt nfet_03v3 22879 8677 22880 8678  "VSS.t705" "Q1.t21" 224 0 "VSS.t706" 224 19712,624 "7b_counter_0.3_inp_AND_magic_0.C" 224 11648,328
device msubckt pfet_03v3 2837 10148 2838 10149  "VDD.t917" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "a_2749_10148#" 224 19712,624 "VDD.t919" 224 11648,328
device msubckt nfet_03v3 14359 4176 14360 4177  "VSS.t616" "7b_counter_0.MDFF_4.LD.t90" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS.t617" 224 19712,624
device msubckt pfet_03v3 19904 5956 19905 5957  "VDD.t2164" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_18891_6886#" 224 11648,328 "a_19152_5956#" 224 11648,328
device msubckt pfet_03v3 20329 -873 20330 -872  "VDD.t863" "CLK.t89" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t864" 224 19712,624
device msubckt nfet_03v3 7681 -3593 7682 -3592  "VSS.t1162" "Q5.t23" 224 0 "VSS.t1163" 224 19712,624 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 22240 5904 22241 5905  "VDD.t2130" "Q7.t17" 224 0 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "a_21504_5904#" 224 19712,624
device msubckt pfet_03v3 26338 9120 26339 9121  "VDD.t1298" "7b_counter_0.NAND_magic_0.A.t17" 224 0 "VDD.t1299" 224 11648,328 "DFF_magic_0.D.t7" 224 11648,328
device msubckt pfet_03v3 23881 5904 23882 5905  "VDD.t1530" "Q4.t21" 224 0 "a_23793_5904#" 224 19712,624 "VDD.t1539" 224 11648,328
device msubckt pfet_03v3 20361 10214 20362 10215  "VDD.t177" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "VDD.t178" 224 11648,328 "a_19841_9774#" 224 11648,328
device msubckt pfet_03v3 621 640 622 641  "VDD.t1329" "LD.t65" 224 0 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1368" 224 11648,328
device msubckt pfet_03v3 26558 4932 26559 4933  "VDD.t127" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_26038_4932#" 224 11648,328 "VDD.t673" 224 11648,328
device msubckt pfet_03v3 9272 6440 9273 6441  "VDD.t620" "a_8713_6842#" 224 0 "7b_counter_0.MDFF_5.QB.t1" 224 11648,328 "VDD.t621" 224 19712,624
device msubckt pfet_03v3 20793 4997 20794 4998  "VDD.t276" "a_19841_4557#" 224 0 "VDD.t277" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 31101 4922 31102 4923  "VDD.t86" "P2.t12" 224 0 "a_30365_3514#" 224 11648,328 "a_30365_4922#" 224 19712,624
device msubckt pfet_03v3 2277 -8095 2278 -8094  "VDD.t774" "p3_gen_magic_0.xnor_magic_1.B.t6" 224 0 "p3_gen_magic_0.xnor_magic_1.OUT.t0" 224 11648,328 "a_1541_n8095#" 224 19712,624
device msubckt nfet_03v3 4597 1440 4598 1441  "VSS.t764" "LD.t64" 224 0 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS.t765" 224 11648,328
device msubckt nfet_03v3 16385 1059 16386 1060  "VSS.t522" "7b_counter_0.MDFF_1.QB.t6" 224 0 "VSS.t523" 224 11648,328 "a_16065_1059#" 224 11648,328
device msubckt pfet_03v3 2377 1813 2378 1814  "VDD.t2158" "a_1209_2253#" 224 0 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD.t2159" 224 19712,624
device msubckt nfet_03v3 13467 7470 13468 7471  "VSS.t981" "7b_counter_0.MDFF_5.LD.t68" 224 0 "a_12931_7470#" 224 11648,328 "a_12387_6986#" 224 19712,624
device msubckt pfet_03v3 29219 -5368 29220 -5367  "VDD.t1660" "OR_magic_2.VOUT.t18" 224 0 "VDD.t1661" 224 19712,624 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 16601 2253 16602 2254  "VSS.t599" "7b_counter_0.MDFF_4.LD.t89" 224 0 "a_16065_2253#" 224 11648,328 "a_15865_2253#" 224 19712,624
device msubckt nfet_03v3 10225 6886 10226 6887  "VSS.t208" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t10" 224 0 "a_9689_6886#" 224 11648,328 "VSS.t209" 224 11648,328
device msubckt nfet_03v3 19732 -2092 19733 -2091  "VSS.t851" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t16" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 11711 7309 11712 7310  "VSS.t122" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_6341#" 224 19712,624 "VSS.t324" 224 11648,328
device msubckt pfet_03v3 13657 -882 13658 -881  "VDD.t121" "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD.t122" 224 11648,328 "a_13353_n2115#" 224 11648,328
device msubckt nfet_03v3 16950 -2092 16951 -2091  "VSS.t27" "CLK.t88" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 5273 1813 5274 1814  "VDD.t1366" "LD.t63" 224 0 "VDD.t1367" 224 19712,624 "a_5185_2253#" 224 11648,328
device msubckt pfet_03v3 27956 -5367 27957 -5366  "VDD.t339" "divide_by_2_0.tg_magic_3.OUT" 224 0 "VDD.t340" 224 19712,624 "divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 2295 -6024 2296 -6023  "VDD.t560" "D2_4.t18" 224 0 "p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_1559_n6024#" 224 19712,624
device msubckt pfet_03v3 7029 684 7030 685  "VDD.t660" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t721" 224 11648,328 "a_6725_684#" 224 11648,328
device msubckt pfet_03v3 20164 -2551 20165 -2550  "VDD.t616" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 22164 -7053 22165 -7052  "VDD.t1979" "p3_gen_magic_0.P3.t14" 224 0 "VDD.t1980" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 21056 -6588 21057 -6587  "VSS.t28" "CLK.t87" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS.t29" 224 19712,624
device msubckt pfet_03v3 32652 9419 32653 9420  "VDD.t1925" "a_31440_8496.t16" 224 0 "VDD.t1930" 224 11648,328 "7b_counter_0.MDFF_4.LD.t5" 224 19712,624
device msubckt pfet_03v3 21469 9665 21470 9666  "VDD.t410" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t411" 224 19712,624 "a_21381_10149#" 224 11648,328
device msubckt nfet_03v3 27380 -6589 27381 -6588  "VSS.t949" "OR_magic_2.VOUT.t17" 224 0 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS.t950" 224 19712,624
device msubckt pfet_03v3 28514 -2544 28515 -2543  "VDD.t1206" "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 21221 -5367 21222 -5366  "VDD.t170" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t0" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 15599 -5366 15600 -5365  "VDD.t865" "CLK.t86" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t2" 224 11648,328 "VDD.t866" 224 11648,328
device msubckt pfet_03v3 35134 2625 35135 2626  "VDD.t1580" "OR_magic_1.VOUT.t20" 224 0 "VDD.t1581" 224 19712,624 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26301 7557 26302 7558  "VDD.t867" "CLK.t85" 224 0 "VDD.t868" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t2" 224 11648,328
device msubckt pfet_03v3 22150 684 22151 685  "VDD.t475" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_22062_684#" 224 19712,624 "a_22150_1124#" 224 11648,328
device msubckt pfet_03v3 8113 -4050 8114 -4049  "VDD.t2007" "Q5.t22" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD.t2008" 224 19712,624
device msubckt nfet_03v3 4755 3947 4756 3948  "VSS.t411" "a_4235_3947#" 224 0 "a_4651_3947#" 224 11648,328 "a_4496_4393#" 224 11648,328
device msubckt nfet_03v3 1297 1059 1298 1060  "VSS.t336" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_1209_1059#" 224 19712,624 "a_1409_1059#" 224 11648,328
device msubckt nfet_03v3 11332 -8091 11333 -8090  "VSS.t882" "Q4.t20" 224 0 "VSS.t883" 224 19712,624 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 30327 -5827 30328 -5826  "VSS.t948" "OR_magic_2.VOUT.t16" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 19712,624 "divide_by_2_0.tg_magic_3.IN.t13" 224 11648,328
device msubckt pfet_03v3 16385 3803 16386 3804  "VDD.t859" "CLK.t84" 224 0 "VDD.t860" 224 11648,328 "a_15865_3363#" 224 11648,328
device msubckt nfet_03v3 1629 -7648 1630 -7647  "VSS.t1260" "Q7.t16" 224 0 "a_1541_n7648#" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.OUT.t1" 224 11648,328
device msubckt pfet_03v3 24289 9110 24290 9111  "VDD.t1637" "7b_counter_0.3_inp_AND_magic_0.B" 224 0 "VDD.t1638" 224 11648,328 "a_23985_7877#" 224 11648,328
device msubckt pfet_03v3 1513 619 1514 620  "VDD.t481" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "a_1209_1059#" 224 11648,328 "VDD.t482" 224 11648,328
device msubckt nfet_03v3 29571 -1325 29572 -1324  "VSS.t30" "CLK.t83" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 11648,328 "DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 28493 7098 28494 7099  "VSS.t561" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t18" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 2377 7029 2378 7030  "VDD.t55" "a_1209_7469#" 224 0 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD.t56" 224 19712,624
device msubckt nfet_03v3 1513 2253 1514 2254  "VSS.t31" "CLK.t82" 224 0 "a_1409_2253#" 224 11648,328 "VSS.t32" 224 11648,328
device msubckt pfet_03v3 9732 6440 9733 6441  "VDD.t202" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t9" 224 0 "a_9212_5956#" 224 19712,624 "a_9412_5956#" 224 11648,328
device msubckt nfet_03v3 22582 2092 22583 2093  "VSS.t438" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_22150_1124#" 224 19712,624 "VSS.t439" 224 11648,328
device msubckt pfet_03v3 23733 -865 23734 -864  "VDD.t853" "CLK.t81" 224 0 "VDD.t854" 224 19712,624 "DFF_magic_0.tg_magic_3.CLK.t0" 224 11648,328
device msubckt pfet_03v3 16385 10214 16386 10215  "VDD.t855" "CLK.t80" 224 0 "VDD.t856" 224 11648,328 "a_15865_9774#" 224 11648,328
device msubckt nfet_03v3 18163 -8091 18164 -8090  "VSS.t1035" "D2_1.t28" 224 0 "VSS.t1036" 224 19712,624 "p3_gen_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 26558 2092 26559 2093  "VSS.t176" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_26126_1124#" 224 19712,624 "VSS.t201" 224 11648,328
device msubckt pfet_03v3 6259 -1073 6260 -1072  "VDD.t2050" "D2_3.t19" 224 0 "VDD.t2051" 224 19712,624 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 11711 4932 11712 4933  "VDD.t76" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_4932#" 224 11648,328 "VDD.t290" 224 11648,328
device msubckt nfet_03v3 1863 -6471 1864 -6470  "VSS.t932" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_3.OUT.t1" 224 11648,328 "a_1975_n6471#" 224 11648,328
device msubckt pfet_03v3 28990 640 28991 641  "VDD.t1104" "7b_counter_0.MDFF_4.LD.t88" 224 0 "VDD.t1126" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 23440 -5390 23441 -5389  "VDD.t1464" "OR_magic_2.A.t18" 224 0 "a_23352_n5390#" 224 19712,624 "VDD.t1472" 224 11648,328
device msubckt pfet_03v3 19066 -5366 19067 -5365  "VDD.t416" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t4" 224 11648,328 "VDD.t417" 224 19712,624
device msubckt pfet_03v3 5340 -3597 5341 -3596  "VDD.t175" "Q6.t21" 224 0 "VDD.t1448" 224 11648,328 "a_5036_n3597#" 224 11648,328
device msubckt pfet_03v3 21901 10149 21902 10150  "VDD.t347" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_10149#" 224 11648,328 "a_21381_8741#" 224 11648,328
device msubckt pfet_03v3 12910 -4081 12911 -4080  "VDD.t408" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12174_n4081#" 224 19712,624
device msubckt nfet_03v3 9491 4557 9492 4558  "VSS.t360" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_8955_4557#" 224 11648,328 "a_8411_4513#" 224 19712,624
device msubckt pfet_03v3 24798 640 24799 641  "VDD.t1075" "7b_counter_0.MDFF_4.LD.t87" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD.t1125" 224 11648,328
device msubckt pfet_03v3 5273 7029 5274 7030  "VDD.t1364" "LD.t62" 224 0 "VDD.t1365" 224 19712,624 "a_5185_7469#" 224 11648,328
device msubckt pfet_03v3 33511 947 33512 948  "VDD.t1578" "OR_magic_1.VOUT.t19" 224 0 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1579" 224 19712,624
device msubckt pfet_03v3 30759 -5368 30760 -5367  "VDD.t143" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.IN.t1" 224 19712,624
device msubckt pfet_03v3 10164 5956 10165 5957  "VDD.t200" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "VDD.t446" 224 11648,328 "a_9412_5956#" 224 11648,328
device msubckt pfet_03v3 9275 9020 9276 9021  "VDD.t1758" "7b_counter_0.MDFF_5.LD.t67" 224 0 "VDD.t1759" 224 11648,328 "a_8411_8536#" 224 11648,328
device msubckt nfet_03v3 19732 -6586 19733 -6585  "VSS.t33" "CLK.t79" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 28328 6335 28329 6336  "VSS.t34" "CLK.t78" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS.t35" 224 19712,624
device msubckt pfet_03v3 16817 9020 16818 9021  "VDD.t608" "a_15865_8580#" 224 0 "VDD.t609" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 23311 8677 23312 8678  "VSS.t969" "Q3.t24" 224 0 "VSS.t970" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 15383 -872 15384 -871  "VDD.t857" "CLK.t77" 224 0 "VDD.t858" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t0" 224 11648,328
device msubckt pfet_03v3 3996 -5571 3997 -5570  "VDD.t1851" "Q2.t22" 224 0 "VDD.t1852" 224 19712,624 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 5772 -8095 5773 -8094  "VDD.t735" "D2_7.t16" 224 0 "p3_gen_magic_0.xnor_magic_5.OUT.t0" 224 11648,328 "a_5036_n8095#" 224 19712,624
device msubckt pfet_03v3 30885 4922 30886 4923  "VDD.t2064" "P2.t11" 224 0 "a_30365_4922#" 224 11648,328 "a_30365_3514#" 224 11648,328
device msubckt pfet_03v3 7519 4932 7520 4933  "VDD.t2" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_3480#" 224 11648,328 "a_7215_4932#" 224 11648,328
device msubckt nfet_03v3 16950 -6586 16951 -6585  "VSS.t1239" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t20" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 7461 5900 7462 5901  "VDD.t457" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_7308#" 224 11648,328 "a_6725_5900#" 224 19712,624
device msubckt pfet_03v3 15277 9833 15278 9834  "VDD.t1756" "7b_counter_0.MDFF_5.LD.t66" 224 0 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1757" 224 11648,328
device msubckt pfet_03v3 1297 3803 1298 3804  "VDD.t1362" "LD.t61" 224 0 "VDD.t1363" 224 19712,624 "a_1209_3363#" 224 11648,328
device msubckt nfet_03v3 3485 8740 3486 8741  "VSS.t113" "a_2749_8740#" 224 0 "VSS.t114" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 24091 10548 24092 10549  "VDD.t1296" "7b_counter_0.NAND_magic_0.A.t16" 224 0 "VDD.t1297" 224 19712,624 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12819 1813 12820 1814  "VDD.t1829" "D2_6.t16" 224 0 "VDD.t1830" 224 11648,328 "a_12387_1769#" 224 11648,328
device msubckt pfet_03v3 10167 9833 10168 9834  "VDD.t1722" "7b_counter_0.MDFF_5.LD.t65" 224 0 "VDD.t1755" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 9577 1669 9578 1670  "VSS.t1250" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t9" 224 0 "VSS.t1251" 224 11648,328 "a_9689_1669#" 224 11648,328
device msubckt nfet_03v3 28082 -2085 28083 -2084  "VSS.t550" "DFF_magic_0.tg_magic_3.CLK.t17" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 20059 1669 20060 1670  "VSS.t401" "a_19152_1223#" 224 0 "VSS.t402" 224 11648,328 "a_20171_1669#" 224 11648,328
device msubckt pfet_03v3 3053 9180 3054 9181  "VDD.t16" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_10148#" 224 11648,328 "a_2749_8740#" 224 19712,624
device msubckt pfet_03v3 2837 6868 2838 6869  "VDD.t629" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t630" 224 19712,624 "a_2749_5900#" 224 11648,328
device msubckt pfet_03v3 33244 2626 33245 2627  "VDD.t1611" "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "divide_by_2_1.tg_magic_3.IN.t16" 224 11648,328
device msubckt pfet_03v3 5790 -6024 5791 -6023  "VDD.t109" "D2_3.t18" 224 0 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5054_n6024#" 224 19712,624
device msubckt nfet_03v3 15061 9393 15062 9394  "VSS.t1004" "7b_counter_0.MDFF_5.LD.t64" 224 0 "VSS.t1014" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 9491 3363 9492 3364  "VSS.t615" "7b_counter_0.MDFF_4.LD.t86" 224 0 "a_8955_3363#" 224 11648,328 "a_8411_3319#" 224 19712,624
device msubckt pfet_03v3 23656 -6358 23657 -6357  "VDD.t1468" "p3_gen_magic_0.P3.t13" 224 0 "a_23352_n5390#" 224 11648,328 "a_23352_n6798#" 224 19712,624
device msubckt nfet_03v3 32434 6327 32435 6328  "VSS.t736" "7b_counter_0.NAND_magic_0.A.t15" 224 0 "VSS.t737" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 19037 9393 19038 9394  "VSS.t1012" "7b_counter_0.MDFF_5.LD.t63" 224 0 "VSS.t1013" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 837 9392 838 9393  "VSS.t754" "LD.t60" 224 0 "VSS.t763" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 8713 6886 8714 6887  "VSS.t413" "a_8713_6842#" 224 0 "VSS.t414" 224 11648,328 "a_8825_6886#" 224 11648,328
device msubckt pfet_03v3 1945 5835 1946 5836  "VDD.t1446" "Q6.t20" 224 0 "a_1209_6275#" 224 11648,328 "VDD.t1447" 224 11648,328
device msubckt nfet_03v3 17575 -1331 17576 -1330  "VSS.t850" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t15" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 8827 -8579 8828 -8578  "VDD.t600" "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "VDD.t601" 224 11648,328 "a_8523_n8579#" 224 11648,328
device msubckt nfet_03v3 1945 4557 1946 4558  "VSS.t231" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_1409_4557#" 224 11648,328 "a_1209_4557#" 224 19712,624
device msubckt nfet_03v3 2079 -1973 2080 -1972  "VSS.t1221" "D2_4.t17" 224 0 "a_1975_n1973#" 224 11648,328 "VSS.t1222" 224 11648,328
device msubckt pfet_03v3 17947 -8548 17948 -8547  "VDD.t1802" "D2_1.t27" 224 0 "VDD.t1803" 224 19712,624 "p3_gen_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26056 -7046 26057 -7045  "VDD.t195" "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 19712,624 "divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 4384 9609 4385 9610  "VDD.t1197" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t9" 224 0 "VDD.t1198" 224 19712,624 "a_4496_9609#" 224 11648,328
device msubckt nfet_03v3 12910 -3150 12911 -3149  "VSS.t297" "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "VSS.t298" 224 11648,328 "a_12174_n3150#" 224 19712,624
device msubckt pfet_03v3 17709 4448 17710 4449  "VDD.t40" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_4932#" 224 11648,328 "a_17405_3524#" 224 19712,624
device msubckt nfet_03v3 11711 2092 11712 2093  "VSS.t146" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_1124#" 224 19712,624 "VSS.t262" 224 11648,328
device msubckt pfet_03v3 5464 4877 5465 4878  "VDD.t2025" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t8" 224 0 "a_4496_4877#" 224 11648,328 "a_4235_3947#" 224 19712,624
device msubckt nfet_03v3 16274 -8142 16275 -8141  "VSS.t1107" "p3_gen_magic_0.xnor_magic_5.OUT.t3" 224 0 "a_16186_n8142#" 224 19712,624 "a_16386_n8142#" 224 11648,328
device msubckt pfet_03v3 17925 10149 17926 10150  "VDD.t425" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_10149#" 224 11648,328 "a_17405_8741#" 224 11648,328
device msubckt pfet_03v3 27473 -2552 27474 -2551  "VDD.t788" "DFF_magic_0.tg_magic_1.IN" 224 0 "DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD.t789" 224 19712,624
device msubckt pfet_03v3 24122 1813 24123 1814  "VDD.t1123" "7b_counter_0.MDFF_4.LD.t85" 224 0 "VDD.t1124" 224 11648,328 "a_23258_1769#" 224 11648,328
device msubckt pfet_03v3 24721 8680 24722 8681  "VDD.t2147" "a_23985_7877#" 224 0 "VDD.t2148" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 24088 -5390 24089 -5389  "VDD.t688" "p3_gen_magic_0.P3.t12" 224 0 "a_23352_n6798#" 224 11648,328 "a_23352_n5390#" 224 19712,624
device msubckt nfet_03v3 17033 2253 17034 2254  "VSS.t275" "a_15865_2253#" 224 0 "VSS.t424" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 27041 -2095 27042 -2094  "VSS.t501" "DFF_magic_0.tg_magic_1.IN" 224 0 "VSS.t502" 224 19712,624 "DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 1297 9019 1298 9020  "VDD.t1360" "LD.t59" 224 0 "VDD.t1361" 224 19712,624 "a_1209_8579#" 224 11648,328
device msubckt pfet_03v3 4600 4393 4601 4394  "VDD.t441" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t7" 224 0 "a_4496_4393#" 224 11648,328 "VDD.t2024" 224 11648,328
device msubckt pfet_03v3 15061 4976 15062 4977  "VDD.t1095" "7b_counter_0.MDFF_4.LD.t84" 224 0 "VDD.t1122" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 17709 6385 17710 6386  "VDD.t40" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_5901#" 224 11648,328 "a_17405_7309#" 224 19712,624
device msubckt pfet_03v3 17493 6869 17494 6870  "VDD.t95" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t96" 224 19712,624 "a_17405_5901#" 224 11648,328
device msubckt pfet_03v3 14089 -882 14090 -881  "VDD.t745" "a_13353_n2115#" 224 0 "VDD.t747" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt pfet_03v3 25137 -5367 25138 -5366  "VDD.t1658" "OR_magic_2.VOUT.t15" 224 0 "divide_by_2_0.tg_magic_3.CLK.t1" 224 11648,328 "VDD.t1659" 224 11648,328
device msubckt pfet_03v3 19037 4976 19038 4977  "VDD.t1093" "7b_counter_0.MDFF_4.LD.t83" 224 0 "VDD.t1121" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 17709 684 17710 685  "VDD.t691" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t692" 224 11648,328 "a_17405_684#" 224 11648,328
device msubckt nfet_03v3 18850 -5823 18851 -5822  "VSS.t301" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t7" 224 11648,328 "VSS.t302" 224 19712,624
device msubckt nfet_03v3 1945 3363 1946 3364  "VSS.t748" "LD.t58" 224 0 "a_1409_3363#" 224 11648,328 "a_1209_3363#" 224 19712,624
device msubckt pfet_03v3 17493 1168 17494 1169  "VDD.t693" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t694" 224 19712,624 "a_17405_684#" 224 11648,328
device msubckt pfet_03v3 9043 -8095 9044 -8094  "VDD.t1621" "D2_6.t15" 224 0 "a_8523_n8095#" 224 11648,328 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 13927 9833 13928 9834  "VDD.t1742" "7b_counter_0.MDFF_5.LD.t62" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD.t1754" 224 11648,328
device msubckt pfet_03v3 2746 -4050 2747 -4049  "VDD.t1800" "D2_1.t26" 224 0 "VDD.t1801" 224 19712,624 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 30292 9419 30293 9420  "VDD.t1413" "a_29512_8496.t14" 224 0 "VDD.t1417" 224 19712,624 "7b_counter_0.MDFF_5.LD.t0" 224 11648,328
device msubckt pfet_03v3 15061 1000 15062 1001  "VDD.t1119" "7b_counter_0.MDFF_4.LD.t82" 224 0 "VDD.t1120" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 1729 8579 1730 8580  "VSS.t71" "D2_7.t15" 224 0 "VSS.t1134" 224 11648,328 "a_1409_8579#" 224 11648,328
device msubckt nfet_03v3 14434 -2115 14435 -2114  "VSS.t838" "p2_gen_magic_0.3_inp_AND_magic_0.C.t5" 224 0 "a_13769_n2115#" 224 19712,624 "VSS.t839" 224 19712,624
device msubckt pfet_03v3 4597 640 4598 641  "VDD.t1319" "LD.t57" 224 0 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1359" 224 11648,328
device msubckt nfet_03v3 21469 8741 21470 8742  "VSS.t299" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "a_21381_8741#" 224 19712,624 "VSS.t300" 224 11648,328
device msubckt pfet_03v3 30599 7556 30600 7557  "VDD.t851" "CLK.t76" 224 0 "VDD.t852" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 10164 739 10165 740  "VDD.t1627" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "VDD.t1628" 224 11648,328 "a_9412_739#" 224 11648,328
device msubckt pfet_03v3 717 -5571 718 -5570  "VDD.t1686" "Q3.t23" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1687" 224 11648,328
device msubckt nfet_03v3 17575 -5825 17576 -5824  "VSS.t36" "CLK.t75" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t0" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 26554 9120 26555 9121  "VDD.t1294" "7b_counter_0.NAND_magic_0.A.t14" 224 0 "DFF_magic_0.D.t8" 224 11648,328 "VDD.t1295" 224 19712,624
device msubckt nfet_03v3 5187 3947 5188 3948  "VSS.t1172" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t6" 224 0 "a_4651_3947#" 224 11648,328 "VSS.t1173" 224 11648,328
device msubckt nfet_03v3 16169 7470 16170 7471  "VSS.t4" "D2_1.t25" 224 0 "a_16065_7470#" 224 11648,328 "VSS.t1034" 224 11648,328
device msubckt pfet_03v3 11927 684 11928 685  "VDD.t644" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t645" 224 11648,328 "a_11191_684#" 224 19712,624
device msubckt pfet_03v3 8731 -1042 8732 -1041  "VDD.t302" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "a_8643_n1042#" 224 19712,624 "VDD.t303" 224 11648,328
device msubckt pfet_03v3 30378 -7046 30379 -7045  "VDD.t1514" "divide_by_2_0.tg_magic_3.CLK.t13" 224 0 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1515" 224 11648,328
device msubckt pfet_03v3 5924 4877 5925 4878  "VDD.t1864" "7b_counter_0.MDFF_0.QB.t6" 224 0 "VDD.t1868" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt nfet_03v3 25976 -2087 25977 -2086  "VSS.t37" "CLK.t74" 224 0 "VSS.t38" 224 19712,624 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26774 4932 26775 4933  "VDD.t671" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t674" 224 11648,328 "a_26038_4932#" 224 19712,624
device msubckt pfet_03v3 24165 -865 24166 -864  "VDD.t849" "CLK.t73" 224 0 "VDD.t850" 224 11648,328 "DFF_magic_0.tg_magic_3.CLK.t1" 224 11648,328
device msubckt nfet_03v3 4410 -8091 4411 -8090  "VSS.t820" "Q6.t19" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VSS.t821" 224 19712,624
device msubckt pfet_03v3 21469 3964 21470 3965  "VDD.t358" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t359" 224 19712,624 "a_21381_4932#" 224 11648,328
device msubckt pfet_03v3 37833 939 37834 940  "VDD.t1157" "mux_magic_0.IN1.t13" 224 0 "divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VDD.t1158" 224 19712,624
device msubckt nfet_03v3 5574 -1973 5575 -1972  "VSS.t1197" "D2_3.t17" 224 0 "a_5470_n1973#" 224 11648,328 "VSS.t1198" 224 11648,328
device msubckt nfet_03v3 10441 6886 10442 6887  "VSS.t314" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "VSS.t315" 224 11648,328 "a_9212_5956#" 224 19712,624
device msubckt nfet_03v3 16518 -2092 16519 -2091  "VSS.t39" "CLK.t72" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 14644 -8582 14645 -8581  "VDD.t550" "p3_gen_magic_0.AND2_magic_1.A" 224 0 "VDD.t551" 224 19712,624 "a_14556_n8142#" 224 11648,328
device msubckt nfet_03v3 4597 6656 4598 6657  "VSS.t761" "LD.t56" 224 0 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS.t762" 224 11648,328
device msubckt pfet_03v3 27666 619 27667 620  "VDD.t1684" "Q3.t22" 224 0 "VDD.t1685" 224 11648,328 "a_27234_575#" 224 11648,328
device msubckt pfet_03v3 33352 -2018 33353 -2017  "VDD.t1943" "mux_magic_0.IN2.t9" 224 0 "a_32616_n2458#" 224 11648,328 "VDD.t1944" 224 11648,328
device msubckt pfet_03v3 11927 4448 11928 4449  "VDD.t80" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_4932#" 224 11648,328 "VDD.t291" 224 19712,624
device msubckt nfet_03v3 23258 2253 23259 2254  "VSS.t436" "a_23258_1769#" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS.t437" 224 19712,624
device msubckt pfet_03v3 3412 -1073 3413 -1072  "VDD.t2088" "D2_4.t16" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2089" 224 19712,624
device msubckt pfet_03v3 13873 -882 13874 -881  "VDD.t1477" "p2_gen_magic_0.3_inp_AND_magic_0.C.t4" 224 0 "a_13353_n2115#" 224 11648,328 "VDD.t1479" 224 11648,328
device msubckt nfet_03v3 13873 -2115 13874 -2114  "VSS.t172" "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13769_n2115#" 224 11648,328 "a_13553_n2115#" 224 11648,328
device msubckt pfet_03v3 21897 -5359 21898 -5358  "VDD.t1482" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "p3_gen_magic_0.P3.t1" 224 11648,328 "VDD.t1483" 224 11648,328
device msubckt pfet_03v3 36509 947 36510 948  "VDD.t1880" "divide_by_2_1.tg_magic_3.CLK.t10" 224 0 "VDD.t1881" 224 11648,328 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 16601 9774 16602 9775  "VSS.t108" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_16065_9774#" 224 11648,328 "a_15865_9774#" 224 19712,624
device msubckt nfet_03v3 23906 1059 23907 1060  "VSS.t420" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "a_23802_1059#" 224 11648,328 "VSS.t421" 224 11648,328
device msubckt nfet_03v3 2061 -7648 2062 -7647  "VSS.t1181" "p3_gen_magic_0.xnor_magic_1.B.t5" 224 0 "a_1957_n7648#" 224 11648,328 "VSS.t1182" 224 11648,328
device msubckt pfet_03v3 21685 9665 21686 9666  "VDD.t348" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_10149#" 224 11648,328 "a_21381_8741#" 224 19712,624
device msubckt pfet_03v3 3485 1652 3486 1653  "VDD.t204" "a_2749_2092#" 224 0 "VDD.t206" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t1" 224 19712,624
device msubckt nfet_03v3 29139 -1325 29140 -1324  "VSS.t40" "CLK.t71" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 19712,624 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 35350 2625 35351 2626  "VDD.t1576" "OR_magic_1.VOUT.t18" 224 0 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1577" 224 11648,328
device msubckt pfet_03v3 11927 6385 11928 6386  "VDD.t80" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_5901#" 224 11648,328 "VDD.t82" 224 19712,624
device msubckt pfet_03v3 16601 4997 16602 4998  "VDD.t1698" "Q2.t21" 224 0 "a_15865_4557#" 224 11648,328 "VDD.t1850" 224 11648,328
device msubckt pfet_03v3 7735 10149 7736 10150  "VDD.t285" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_10149#" 224 11648,328 "VDD.t286" 224 11648,328
device msubckt nfet_03v3 19897 -1330 19898 -1329  "VSS.t41" "CLK.t70" 224 0 "VSS.t42" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15953 7470 15954 7471  "VSS.t1011" "7b_counter_0.MDFF_5.LD.t61" 224 0 "a_15865_7470#" 224 19712,624 "a_16065_7470#" 224 11648,328
device msubckt nfet_03v3 4971 3947 4972 3948  "VSS.t412" "a_4235_3947#" 224 0 "a_4496_4393#" 224 11648,328 "a_4651_3947#" 224 11648,328
device msubckt nfet_03v3 5489 1059 5490 1060  "VSS.t481" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "a_5385_1059#" 224 11648,328 "VSS.t482" 224 11648,328
device msubckt nfet_03v3 9145 6886 9146 6887  "VSS.t207" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t8" 224 0 "7b_counter_0.MDFF_5.QB.t0" 224 11648,328 "a_8825_6886#" 224 11648,328
device msubckt pfet_03v3 2377 5835 2378 5836  "VDD.t386" "a_1209_6275#" 224 0 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD.t730" 224 19712,624
device msubckt pfet_03v3 7465 -4050 7466 -4049  "VDD.t2005" "Q5.t21" 224 0 "VDD.t2006" 224 19712,624 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 2377 4557 2378 4558  "VSS.t286" "a_1209_4557#" 224 0 "VSS.t287" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 16706 -3644 16707 -3643  "VSS.t1077" "p2_gen_magic_0.xnor_magic_1.OUT.t4" 224 0 "VSS.t1078" 224 11648,328 "a_16386_n3644#" 224 11648,328
device msubckt nfet_03v3 5705 2253 5706 2254  "VSS.t669" "D2_5.t14" 224 0 "VSS.t670" 224 11648,328 "a_5385_2253#" 224 11648,328
device msubckt nfet_03v3 26774 2092 26775 2093  "VSS.t168" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "VSS.t169" 224 11648,328 "a_26126_1124#" 224 19712,624
device msubckt pfet_03v3 12478 -8579 12479 -8578  "VDD.t238" "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "VDD.t239" 224 11648,328 "a_12174_n8579#" 224 11648,328
device msubckt nfet_03v3 24307 10051 24308 10052  "VSS.t735" "7b_counter_0.NAND_magic_0.A.t13" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328 "a_24003_10051#" 224 11648,328
device msubckt nfet_03v3 16601 8580 16602 8581  "VSS.t990" "7b_counter_0.MDFF_5.LD.t60" 224 0 "a_16065_8580#" 224 11648,328 "a_15865_8580#" 224 19712,624
device msubckt pfet_03v3 9379 -1042 9380 -1041  "VDD.t654" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_8643_n1042#" 224 19712,624
device msubckt nfet_03v3 18141 7309 18142 7310  "VSS.t216" "a_17405_7309#" 224 0 "VSS.t217" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 1513 7469 1514 7470  "VSS.t43" "CLK.t69" 224 0 "a_1409_7469#" 224 11648,328 "VSS.t44" 224 11648,328
device msubckt nfet_03v3 33136 -2458 33137 -2457  "VSS.t1120" "mux_magic_0.IN2.t8" 224 0 "VSS.t1121" 224 11648,328 "a_32816_n2458#" 224 11648,328
device msubckt nfet_03v3 17709 3524 17710 3525  "VSS.t158" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "VSS.t521" 224 11648,328 "a_17405_3524#" 224 19712,624
device msubckt pfet_03v3 915 -4050 916 -4049  "VDD.t2137" "Q7.t15" 224 0 "VDD.t2138" 224 11648,328 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 16518 -6586 16519 -6585  "VSS.t1238" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t19" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 5273 5835 5274 5836  "VDD.t240" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "VDD.t241" 224 19712,624 "a_5185_6275#" 224 11648,328
device msubckt pfet_03v3 30730 -2552 30731 -2551  "VDD.t1470" "OR_magic_2.A.t17" 224 0 "DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD.t1471" 224 19712,624
device msubckt pfet_03v3 10380 5956 10381 5957  "VDD.t198" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_9412_5956#" 224 11648,328 "VDD.t447" 224 19712,624
device msubckt pfet_03v3 9491 9020 9492 9021  "VDD.t1752" "7b_counter_0.MDFF_5.LD.t59" 224 0 "a_8411_8536#" 224 11648,328 "VDD.t1753" 224 19712,624
device msubckt nfet_03v3 5403 9163 5404 9164  "VSS.t320" "a_4496_9609#" 224 0 "VSS.t321" 224 11648,328 "a_5515_9163#" 224 11648,328
device msubckt pfet_03v3 16683 -5366 16684 -5365  "VDD.t847" "CLK.t68" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t848" 224 11648,328
device msubckt pfet_03v3 5032 4393 5033 4394  "VDD.t2023" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t5" 224 0 "a_4496_4877#" 224 11648,328 "a_4235_3947#" 224 19712,624
device msubckt pfet_03v3 7735 4932 7736 4933  "VDD.t582" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_4932#" 224 11648,328 "VDD.t583" 224 11648,328
device msubckt nfet_03v3 35566 2168 35567 2169  "VSS.t901" "OR_magic_1.VOUT.t17" 224 0 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS.t902" 224 19712,624
device msubckt pfet_03v3 16601 619 16602 620  "VDD.t938" "7b_counter_0.MDFF_1.QB.t5" 224 0 "a_15865_1059#" 224 11648,328 "VDD.t939" 224 11648,328
device msubckt pfet_03v3 12603 7030 12604 7031  "VDD.t453" "a_12387_6986#" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD.t454" 224 11648,328
device msubckt pfet_03v3 30508 8943 30509 8944  "VDD.t1411" "a_29512_8496.t13" 224 0 "7b_counter_0.MDFF_5.LD.t1" 224 11648,328 "VDD.t1416" 224 11648,328
device msubckt nfet_03v3 30508 8496 30509 8497  "VSS.t800" "a_29512_8496.t12" 224 0 "7b_counter_0.MDFF_5.LD.t6" 224 11648,328 "VSS.t801" 224 11648,328
device msubckt pfet_03v3 9848 -1073 9849 -1072  "VDD.t1399" "D2_2.t18" 224 0 "VDD.t1400" 224 19712,624 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 15493 9833 15494 9834  "VDD.t1726" "7b_counter_0.MDFF_5.LD.t58" 224 0 "VDD.t1751" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 1513 4997 1514 4998  "VDD.t266" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_1209_4557#" 224 11648,328 "VDD.t267" 224 11648,328
device msubckt nfet_03v3 32244 -1645 32245 -1644  "VSS.t1032" "D2_1.t24" 224 0 "VSS.t1033" 224 11648,328 "mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 19469 9833 19470 9834  "VDD.t1714" "7b_counter_0.MDFF_5.LD.t57" 224 0 "VDD.t1750" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 2377 3363 2378 3364  "VSS.t257" "a_1209_3363#" 224 0 "VSS.t258" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 5358 -6024 5359 -6023  "VDD.t22" "Q2.t20" 224 0 "VDD.t1849" 224 11648,328 "a_5054_n6024#" 224 11648,328
device msubckt pfet_03v3 10383 9833 10384 9834  "VDD.t1748" "7b_counter_0.MDFF_5.LD.t56" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1749" 224 19712,624
device msubckt nfet_03v3 9793 1669 9794 1670  "VSS.t332" "a_9212_739#" 224 0 "a_9689_1669#" 224 11648,328 "a_8713_1625#" 224 11648,328
device msubckt nfet_03v3 20275 1669 20276 1670  "VSS.t386" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_20171_1669#" 224 11648,328 "7b_counter_0.MDFF_1.QB.t0" 224 11648,328
device msubckt nfet_03v3 27113 -5826 27114 -5825  "VSS.t865" "divide_by_2_0.tg_magic_3.CLK.t12" 224 0 "divide_by_2_0.tg_magic_3.IN.t5" 224 19712,624 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 32220 8943 32221 8944  "VDD.t1923" "a_31440_8496.t15" 224 0 "VDD.t1929" 224 19712,624 "7b_counter_0.MDFF_4.LD.t4" 224 11648,328
device msubckt nfet_03v3 32220 8496 32221 8497  "VSS.t1113" "a_31440_8496.t14" 224 0 "VSS.t1114" 224 19712,624 "7b_counter_0.MDFF_4.LD.t3" 224 11648,328
device msubckt pfet_03v3 14359 9833 14360 9834  "VDD.t1746" "7b_counter_0.MDFF_5.LD.t55" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1747" 224 19712,624
device msubckt nfet_03v3 1513 6275 1514 6276  "VSS.t818" "Q6.t18" 224 0 "a_1409_6275#" 224 11648,328 "VSS.t819" 224 11648,328
device msubckt pfet_03v3 19256 1223 19257 1224  "VDD.t571" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_19152_1223#" 224 11648,328 "VDD.t572" 224 11648,328
device msubckt pfet_03v3 33460 2626 33461 2627  "VDD.t1612" "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.IN.t17" 224 11648,328 "divide_by_2_1.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 18141 4932 18142 4933  "VDD.t231" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_3524#" 224 11648,328 "a_17405_4932#" 224 19712,624
device msubckt nfet_03v3 32650 6327 32651 6328  "VSS.t733" "7b_counter_0.NAND_magic_0.A.t12" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS.t734" 224 19712,624
device msubckt nfet_03v3 19253 9393 19254 9394  "VSS.t1009" "7b_counter_0.MDFF_5.LD.t54" 224 0 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS.t1010" 224 11648,328
device msubckt nfet_03v3 34144 1396 34145 1397  "VSS.t227" "divide_by_2_1.tg_magic_1.IN" 224 0 "VSS.t228" 224 19712,624 "divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 33136 -1264 33137 -1263  "VSS.t652" "mux_magic_0.IN1.t12" 224 0 "VSS.t653" 224 11648,328 "a_32816_n1264#" 224 11648,328
device msubckt nfet_03v3 14434 -1755 14435 -1754  "VSS.t836" "p2_gen_magic_0.3_inp_AND_magic_0.C.t3" 224 0 "a_13769_n2115#" 224 19712,624 "VSS.t837" 224 19712,624
device msubckt nfet_03v3 27169 7100 27170 7101  "VSS.t559" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t17" 224 0 "VSS.t560" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 30247 -1315 30248 -1314  "VSS.t689" "DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS.t690" 224 19712,624 "OR_magic_2.A.t4" 224 11648,328
device msubckt pfet_03v3 483 -8548 484 -8547  "VDD.t2135" "Q7.t14" 224 0 "VDD.t2136" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 15277 6217 15278 6218  "VDD.t1046" "7b_counter_0.MDFF_5.LD.t53" 224 0 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1745" 224 11648,328
device msubckt pfet_03v3 19123 -7053 19124 -7052  "VDD.t2118" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t17" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD.t2119" 224 19712,624
device msubckt nfet_03v3 30218 6337 30219 6338  "VSS.t558" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t16" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 14143 9393 14144 9394  "VSS.t1002" "7b_counter_0.MDFF_5.LD.t52" 224 0 "VSS.t1008" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 29336 7100 29337 7101  "VSS.t351" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS.t352" 224 19712,624
device msubckt pfet_03v3 1513 10213 1514 10214  "VDD.t495" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_1209_9773#" 224 11648,328 "VDD.t496" 224 11648,328
device msubckt nfet_03v3 4428 -6028 4429 -6027  "VSS.t1067" "Q2.t19" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VSS.t1068" 224 19712,624
device msubckt pfet_03v3 11279 5901 11280 5902  "VDD.t77" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_11191_5901#" 224 19712,624 "a_11279_6341#" 224 11648,328
device msubckt pfet_03v3 19904 739 19905 740  "VDD.t573" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_18891_1669#" 224 11648,328 "a_19152_739#" 224 11648,328
device msubckt pfet_03v3 27545 -5367 27546 -5366  "VDD.t2016" "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.IN.t15" 224 11648,328 "divide_by_2_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 6889 -4050 6890 -4049  "VDD.t1963" "D2_7.t14" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1964" 224 19712,624
device msubckt nfet_03v3 14860 -8142 14861 -8141  "VSS.t160" "p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_14756_n8142#" 224 11648,328 "VSS.t161" 224 11648,328
device msubckt pfet_03v3 17354 -8582 17355 -8581  "VDD.t1606" "a_16186_n8142#" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.C.t0" 224 11648,328 "VDD.t1607" 224 19712,624
device msubckt pfet_03v3 31435 -5360 31436 -5359  "VDD.t1986" "divide_by_2_0.tg_magic_3.IN.t21" 224 0 "mux_magic_0.IN2.t0" 224 11648,328 "VDD.t1987" 224 11648,328
device msubckt pfet_03v3 27887 9419 27888 9420  "VDD.t1267" "DFF_magic_0.D.t29" 224 0 "VDD.t1284" 224 11648,328 "a_27567_8496.t2" 224 19712,624
device msubckt pfet_03v3 1845 -4081 1846 -4080  "VDD.t432" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "VDD.t433" 224 11648,328 "a_1541_n4081#" 224 11648,328
device msubckt pfet_03v3 28314 1813 28315 1814  "VDD.t1117" "7b_counter_0.MDFF_4.LD.t81" 224 0 "a_27234_1769#" 224 11648,328 "VDD.t1118" 224 19712,624
device msubckt pfet_03v3 11812 -5380 11813 -5379  "VDD.t1418" "p3_gen_magic_0.xnor_magic_3.OUT.t4" 224 0 "a_11292_n6613#" 224 11648,328 "VDD.t1420" 224 11648,328
device msubckt pfet_03v3 23474 619 23475 620  "VDD.t564" "a_23258_575#" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD.t565" 224 11648,328
device msubckt pfet_03v3 34676 -889 34677 -888  "VDD.t400" "mux_magic_0.OR_magic_0.B" 224 0 "a_34156_n889#" 224 11648,328 "a_34156_n2297#" 224 11648,328
device msubckt nfet_03v3 12819 4557 12820 4558  "VSS.t914" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_12387_4513#" 224 19712,624 "a_12931_4557#" 224 11648,328
device msubckt pfet_03v3 1131 -8548 1132 -8547  "VDD.t2133" "Q7.t13" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD.t2134" 224 19712,624
device msubckt pfet_03v3 23095 7267 23096 7268  "VDD.t1841" "Q2.t18" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 19253 4976 19254 4977  "VDD.t1091" "7b_counter_0.MDFF_4.LD.t80" 224 0 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1116" 224 11648,328
device msubckt pfet_03v3 3053 4932 3054 4933  "VDD.t402" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t927" 224 11648,328 "a_2749_4932#" 224 11648,328
device msubckt pfet_03v3 28774 4976 28775 4977  "VDD.t1089" "7b_counter_0.MDFF_4.LD.t79" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD.t1115" 224 11648,328
device msubckt nfet_03v3 13873 -1755 13874 -1754  "VSS.t172" "p2_gen_magic_0.3_inp_AND_magic_0.C.t2" 224 0 "a_13769_n2115#" 224 11648,328 "VSS.t835" 224 11648,328
device msubckt nfet_03v3 29190 -2087 29191 -2086  "VSS.t548" "DFF_magic_0.tg_magic_3.CLK.t16" 224 0 "VSS.t549" 224 19712,624 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16274 -4084 16275 -4083  "VDD.t159" "p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "VDD.t160" 224 19712,624 "a_16186_n3644#" 224 11648,328
device msubckt nfet_03v3 17033 9774 17034 9775  "VSS.t109" "a_15865_9774#" 224 0 "VSS.t110" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 1297 9773 1298 9774  "VSS.t344" "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 0 "a_1209_9773#" 224 19712,624 "a_1409_9773#" 224 11648,328
device msubckt nfet_03v3 11927 3524 11928 3525  "VSS.t245" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "VSS.t246" 224 11648,328 "a_11279_3480#" 224 19712,624
device msubckt pfet_03v3 14143 4976 14144 4977  "VDD.t1085" "7b_counter_0.MDFF_4.LD.t78" 224 0 "VDD.t1114" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 24338 1059 24339 1060  "VSS.t912" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_23802_1059#" 224 11648,328 "a_23258_575#" 224 19712,624
device msubckt pfet_03v3 12910 -8095 12911 -8094  "VDD.t549" "D2_5.t13" 224 0 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12174_n8095#" 224 19712,624
device msubckt pfet_03v3 9948 5956 9949 5957  "VDD.t448" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_9412_5956#" 224 11648,328 "VDD.t449" 224 11648,328
device msubckt nfet_03v3 1945 8579 1946 8580  "VSS.t745" "LD.t55" 224 0 "a_1409_8579#" 224 11648,328 "a_1209_8579#" 224 19712,624
device msubckt pfet_03v3 2837 4448 2838 4449  "VDD.t631" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t928" 224 19712,624 "a_2749_4932#" 224 11648,328
device msubckt pfet_03v3 28774 1000 28775 1001  "VDD.t1100" "7b_counter_0.MDFF_4.LD.t77" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD.t1113" 224 11648,328
device msubckt nfet_03v3 21685 8741 21686 8742  "VSS.t269" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "VSS.t270" 224 11648,328 "a_21381_8741#" 224 19712,624
device msubckt nfet_03v3 18141 2092 18142 2093  "VSS.t365" "a_17405_2092#" 224 0 "VSS.t366" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 25033 -1322 25034 -1321  "VSS.t546" "DFF_magic_0.tg_magic_3.CLK.t15" 224 0 "VSS.t547" 224 19712,624 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17033 4997 17034 4998  "VDD.t33" "a_15865_4557#" 224 0 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD.t34" 224 19712,624
device msubckt pfet_03v3 14143 1000 14144 1001  "VDD.t1111" "7b_counter_0.MDFF_4.LD.t76" 224 0 "VDD.t1112" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 16385 7470 16386 7471  "VSS.t10" "D2_1.t23" 224 0 "VSS.t1031" 224 11648,328 "a_16065_7470#" 224 11648,328
device msubckt nfet_03v3 27234 1059 27235 1060  "VSS.t489" "a_27234_575#" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS.t490" 224 19712,624
device msubckt pfet_03v3 24381 -865 24382 -864  "VDD.t837" "CLK.t67" 224 0 "DFF_magic_0.tg_magic_3.CLK.t2" 224 11648,328 "VDD.t838" 224 19712,624
device msubckt nfet_03v3 15076 -3644 15077 -3643  "VSS.t487" "p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "VSS.t488" 224 11648,328 "a_14756_n3644#" 224 11648,328
device msubckt pfet_03v3 13927 6217 13928 6218  "VDD.t1042" "7b_counter_0.MDFF_5.LD.t51" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD.t1744" 224 11648,328
device msubckt nfet_03v3 12819 3363 12820 3364  "VSS.t611" "7b_counter_0.MDFF_4.LD.t75" 224 0 "a_12387_3319#" 224 19712,624 "a_12931_3363#" 224 11648,328
device msubckt pfet_03v3 21685 3964 21686 3965  "VDD.t2167" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_4932#" 224 11648,328 "a_21381_3524#" 224 19712,624
device msubckt nfet_03v3 1845 -3150 1846 -3149  "VSS.t310" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_1.OUT.t1" 224 11648,328 "a_1957_n3150#" 224 11648,328
device msubckt pfet_03v3 13927 10193 13928 10194  "VDD.t1742" "7b_counter_0.MDFF_5.LD.t50" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD.t1743" 224 11648,328
device msubckt nfet_03v3 20145 4557 20146 4558  "VSS.t235" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "a_20041_4557#" 224 11648,328 "VSS.t236" 224 11648,328
device msubckt pfet_03v3 2295 -1042 2296 -1041  "VDD.t546" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_3.OUT.t0" 224 11648,328 "a_1559_n1042#" 224 19712,624
device msubckt pfet_03v3 26221 -5367 26222 -5366  "VDD.t1512" "divide_by_2_0.tg_magic_3.CLK.t11" 224 0 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1513" 224 11648,328
device msubckt nfet_03v3 17033 8580 17034 8581  "VSS.t271" "a_15865_8580#" 224 0 "VSS.t408" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 5556 -8579 5557 -8578  "VDD.t734" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_5036_n8579#" 224 11648,328 "p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 4428 -1073 4429 -1072  "VDD.t1847" "Q2.t17" 224 0 "VDD.t1848" 224 11648,328 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 29400 9419 29401 9420  "VDD.t1265" "DFF_magic_0.D.t28" 224 0 "VDD.t1283" 224 19712,624 "a_29512_8496.t3" 224 11648,328
device msubckt pfet_03v3 2764 -1073 2765 -1072  "VDD.t2086" "D2_4.t15" 224 0 "VDD.t2087" 224 19712,624 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 32028 -1205 32029 -1204  "VDD.t1784" "D2_1.t22" 224 0 "mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1799" 224 11648,328
device msubckt nfet_03v3 3053 2092 3054 2093  "VSS.t478" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "VSS.t497" 224 11648,328 "a_2749_2092#" 224 19712,624
device msubckt pfet_03v3 13035 7030 13036 7031  "VDD.t1397" "D2_2.t17" 224 0 "a_12387_6986#" 224 11648,328 "VDD.t1398" 224 11648,328
device msubckt nfet_03v3 7029 2092 7030 2093  "VSS.t434" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "VSS.t435" 224 11648,328 "a_6725_2092#" 224 19712,624
device msubckt nfet_03v3 11596 -2115 11597 -2114  "VSS.t174" "p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11492_n2115#" 224 11648,328 "a_11708_n2115#" 224 11648,328
device msubckt pfet_03v3 7897 -8548 7898 -8547  "VDD.t2003" "Q5.t20" 224 0 "VDD.t2004" 224 11648,328 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 16734 -7045 16735 -7044  "VDD.t316" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 27234 3803 27235 3804  "VDD.t554" "a_27234_3319#" 224 0 "VDD.t555" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 37401 1396 37402 1397  "VSS.t650" "mux_magic_0.IN1.t11" 224 0 "VSS.t651" 224 19712,624 "divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 13467 1813 13468 1814  "VDD.t1109" "7b_counter_0.MDFF_4.LD.t74" 224 0 "a_12387_1769#" 224 11648,328 "VDD.t1110" 224 19712,624
device msubckt nfet_03v3 20145 3363 20146 3364  "VSS.t1195" "D2_3.t16" 224 0 "a_20041_3363#" 224 11648,328 "VSS.t1196" 224 11648,328
device msubckt pfet_03v3 36242 2625 36243 2626  "VDD.t378" "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 19712,624 "divide_by_2_1.tg_magic_3.IN.t0" 224 11648,328
device msubckt nfet_03v3 10064 -1530 10065 -1529  "VSS.t792" "D2_2.t16" 224 0 "VSS.t793" 224 19712,624 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12387 5836 12388 5837  "VDD.t71" "a_12387_5792#" 224 0 "VDD.t558" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 933 -6028 934 -6027  "VSS.t967" "Q3.t21" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VSS.t968" 224 19712,624
device msubckt pfet_03v3 3485 6868 3486 6869  "VDD.t591" "a_2749_7308#" 224 0 "VDD.t592" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t0" 224 19712,624
device msubckt nfet_03v3 9361 6886 9362 6887  "VSS.t415" "a_8713_6842#" 224 0 "a_8825_6886#" 224 11648,328 "VSS.t416" 224 11648,328
device msubckt pfet_03v3 34360 939 34361 940  "VDD.t258" "divide_by_2_1.tg_magic_1.IN" 224 0 "VDD.t259" 224 11648,328 "divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 17115 -872 17116 -871  "VDD.t1494" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t14" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1495" 224 19712,624
device msubckt nfet_03v3 5921 2253 5922 2254  "VSS.t760" "LD.t54" 224 0 "a_5385_2253#" 224 11648,328 "a_5185_2253#" 224 19712,624
device msubckt pfet_03v3 15277 5857 15278 5858  "VDD.t1046" "7b_counter_0.MDFF_5.LD.t49" 224 0 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1741" 224 11648,328
device msubckt pfet_03v3 29120 7557 29121 7558  "VDD.t503" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD.t504" 224 11648,328
device msubckt nfet_03v3 17626 -2094 17627 -2093  "VSS.t45" "CLK.t66" 224 0 "VSS.t46" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 25760 -2544 25761 -2543  "VDD.t839" "CLK.t65" 224 0 "VDD.t840" 224 19712,624 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 15815 -5366 15816 -5365  "VDD.t841" "CLK.t64" 224 0 "VDD.t842" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t3" 224 11648,328
device msubckt nfet_03v3 5705 7469 5706 7470  "VSS.t1132" "D2_7.t13" 224 0 "VSS.t1133" 224 11648,328 "a_5385_7469#" 224 11648,328
device msubckt pfet_03v3 19040 739 19041 740  "VDD.t542" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD.t543" 224 19712,624 "a_19152_739#" 224 11648,328
device msubckt pfet_03v3 8233 -5571 8234 -5570  "VDD.t1245" "Q1.t20" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1246" 224 19712,624
device msubckt pfet_03v3 11116 -8548 11117 -8547  "VDD.t1537" "Q4.t19" 224 0 "VDD.t1538" 224 19712,624 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 11380 -5810 11381 -5809  "VDD.t699" "p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n6613#" 224 19712,624 "VDD.t701" 224 11648,328
device msubckt nfet_03v3 12387 1059 12388 1060  "VSS.t233" "a_12387_575#" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS.t234" 224 19712,624
device msubckt pfet_03v3 26126 684 26127 685  "VDD.t189" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_26038_684#" 224 19712,624 "a_26126_1124#" 224 11648,328
device msubckt pfet_03v3 7951 4932 7952 4933  "VDD.t584" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t585" 224 11648,328 "a_7215_4932#" 224 19712,624
device msubckt pfet_03v3 5790 -1042 5791 -1041  "VDD.t372" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5054_n1042#" 224 19712,624
device msubckt nfet_03v3 6475 -1530 6476 -1529  "VSS.t1193" "D2_3.t15" 224 0 "VSS.t1194" 224 19712,624 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 30724 8943 30725 8944  "VDD.t1409" "a_29512_8496.t11" 224 0 "VDD.t1415" 224 11648,328 "7b_counter_0.MDFF_5.LD.t2" 224 19712,624
device msubckt nfet_03v3 30724 8496 30725 8497  "VSS.t798" "a_29512_8496.t10" 224 0 "VSS.t799" 224 11648,328 "7b_counter_0.MDFF_5.LD.t7" 224 19712,624
device msubckt pfet_03v3 16601 10214 16602 10215  "VDD.t843" "CLK.t63" 224 0 "a_15865_9774#" 224 11648,328 "VDD.t844" 224 11648,328
device msubckt nfet_03v3 6813 2092 6814 2093  "VSS.t464" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "a_6725_2092#" 224 19712,624 "VSS.t465" 224 11648,328
device msubckt pfet_03v3 8827 -3597 8828 -3596  "VDD.t5" "Q5.t19" 224 0 "VDD.t2002" 224 11648,328 "a_8523_n3597#" 224 11648,328
device msubckt nfet_03v3 26488 -6587 26489 -6586  "VSS.t947" "OR_magic_2.VOUT.t14" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "divide_by_2_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 19253 10193 19254 10194  "VDD.t1739" "7b_counter_0.MDFF_5.LD.t48" 224 0 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1740" 224 11648,328
device msubckt nfet_03v3 20707 6886 20708 6887  "VSS.t1085" "a_19152_6440#" 224 0 "a_20171_6886#" 224 11648,328 "VSS.t1086" 224 11648,328
device msubckt pfet_03v3 31052 2626 31053 2627  "VDD.t1574" "OR_magic_1.VOUT.t16" 224 0 "divide_by_2_1.inverter_magic_5.VOUT" 224 11648,328 "VDD.t1575" 224 11648,328
device msubckt pfet_03v3 31918 -7054 31919 -7053  "VDD.t1941" "mux_magic_0.IN2.t7" 224 0 "divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VDD.t1942" 224 19712,624
device msubckt pfet_03v3 13467 10214 13468 10215  "VDD.t119" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_12387_9730#" 224 11648,328 "VDD.t120" 224 19712,624
device msubckt pfet_03v3 11495 10149 11496 10150  "VDD.t43" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_8697#" 224 11648,328 "a_11191_10149#" 224 11648,328
device msubckt nfet_03v3 20491 1669 20492 1670  "VSS.t387" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "7b_counter_0.MDFF_1.QB.t0" 224 11648,328 "a_20171_1669#" 224 11648,328
device msubckt pfet_03v3 8611 -4081 8612 -4080  "VDD.t3" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "a_8523_n4081#" 224 19712,624 "VDD.t4" 224 11648,328
device msubckt nfet_03v3 5124 -7648 5125 -7647  "VSS.t817" "Q6.t17" 224 0 "a_5036_n7648#" 224 19712,624 "p3_gen_magic_0.xnor_magic_5.OUT.t1" 224 11648,328
device msubckt pfet_03v3 19472 1223 19473 1224  "VDD.t544" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "VDD.t545" 224 11648,328 "a_19152_739#" 224 11648,328
device msubckt nfet_03v3 5705 6275 5706 6276  "VSS.t142" "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 0 "VSS.t143" 224 11648,328 "a_5385_6275#" 224 11648,328
device msubckt nfet_03v3 2377 8579 2378 8580  "VSS.t132" "a_1209_8579#" 224 0 "VSS.t180" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 9944 -8548 9945 -8547  "VDD.t1827" "D2_6.t14" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1828" 224 11648,328
device msubckt nfet_03v3 32599 7107 32600 7108  "VSS.t538" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_counter_0.NAND_magic_0.A.t5" 224 11648,328 "VSS.t539" 224 19712,624
device msubckt nfet_03v3 34360 1396 34361 1397  "VSS.t229" "divide_by_2_1.tg_magic_1.IN" 224 0 "divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VSS.t230" 224 19712,624
device msubckt nfet_03v3 27385 7100 27386 7101  "VSS.t556" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t15" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS.t557" 224 19712,624
device msubckt pfet_03v3 15493 6217 15494 6218  "VDD.t1034" "7b_counter_0.MDFF_5.LD.t47" 224 0 "VDD.t1738" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 5492 9609 5493 9610  "VDD.t460" "a_4496_9609#" 224 0 "VDD.t461" 224 19712,624 "7b_counter_0.MDFF_3.QB" 224 11648,328
device msubckt nfet_03v3 2837 3524 2838 3525  "VSS.t212" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "a_2749_3524#" 224 19712,624 "VSS.t520" 224 11648,328
device msubckt nfet_03v3 30434 6337 30435 6338  "VSS.t555" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t14" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 11495 5901 11496 5902  "VDD.t75" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_6341#" 224 11648,328 "a_11191_5901#" 224 11648,328
device msubckt pfet_03v3 18475 -7053 18476 -7052  "VDD.t2116" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t16" 224 0 "VDD.t2117" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 9951 10193 9952 10194  "VDD.t1736" "7b_counter_0.MDFF_5.LD.t46" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD.t1737" 224 11648,328
device msubckt pfet_03v3 933 -1073 934 -1072  "VDD.t1682" "Q3.t20" 224 0 "VDD.t1683" 224 11648,328 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 28229 -6597 28230 -6596  "VSS.t288" "divide_by_2_0.tg_magic_1.IN" 224 0 "VSS.t289" 224 19712,624 "divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 8947 -6024 8948 -6023  "VDD.t1243" "Q1.t19" 224 0 "VDD.t1244" 224 11648,328 "a_8643_n6024#" 224 11648,328
device msubckt pfet_03v3 12387 3803 12388 3804  "VDD.t190" "a_12387_3319#" 224 0 "VDD.t191" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 16734 -2551 16735 -2550  "VDD.t470" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 14359 6217 14360 6218  "VDD.t1028" "7b_counter_0.MDFF_5.LD.t45" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1735" 224 19712,624
device msubckt nfet_03v3 17626 -6588 17627 -6587  "VSS.t1236" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t18" 224 0 "VSS.t1237" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 29867 -5368 29868 -5367  "VDD.t1656" "OR_magic_2.VOUT.t13" 224 0 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1657" 224 19712,624
device msubckt pfet_03v3 13927 5857 13928 5858  "VDD.t1042" "7b_counter_0.MDFF_5.LD.t44" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD.t1734" 224 11648,328
device msubckt pfet_03v3 28779 9419 28780 9420  "VDD.t994" "a_27567_8496.t15" 224 0 "VDD.t1000" 224 11648,328 "LD.t6" 224 19712,624
device msubckt nfet_03v3 33079 1404 33080 1405  "VSS.t899" "OR_magic_1.VOUT.t15" 224 0 "VSS.t900" 224 19712,624 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16899 -872 16900 -871  "VDD.t1492" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t13" 224 0 "VDD.t1493" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 31268 2169 31269 2170  "VSS.t897" "OR_magic_1.VOUT.t14" 224 0 "divide_by_2_1.inverter_magic_5.VOUT" 224 11648,328 "VSS.t898" 224 19712,624
device msubckt pfet_03v3 4194 -4050 4195 -4049  "VDD.t1444" "Q6.t16" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1445" 224 11648,328
device msubckt pfet_03v3 10496 -1073 10497 -1072  "VDD.t1395" "D2_2.t15" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1396" 224 19712,624
device msubckt pfet_03v3 34892 -889 34893 -888  "VDD.t381" "mux_magic_0.OR_magic_0.B" 224 0 "a_34156_n2297#" 224 11648,328 "a_34156_n889#" 224 19712,624
device msubckt nfet_03v3 31275 7097 31276 7098  "VSS.t47" "CLK.t62" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 15493 640 15494 641  "VDD.t1107" "7b_counter_0.MDFF_4.LD.t73" 224 0 "VDD.t1108" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 13657 -1312 13658 -1311  "VDD.t121" "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD.t123" 224 11648,328 "a_13353_n2115#" 224 11648,328
device msubckt nfet_03v3 21948 -6596 21949 -6595  "VSS.t1144" "p3_gen_magic_0.P3.t11" 224 0 "VSS.t1145" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 9732 739 9733 740  "VDD.t2120" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t8" 224 0 "a_9212_739#" 224 11648,328 "a_9412_739#" 224 11648,328
device msubckt pfet_03v3 28990 4976 28991 4977  "VDD.t1069" "7b_counter_0.MDFF_4.LD.t72" 224 0 "VDD.t1106" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 12028 -1312 12029 -1311  "VDD.t739" "a_11292_n2115#" 224 0 "VDD.t741" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 30669 3954 30670 3955  "VDD.t1473" "P2.t10" 224 0 "a_30365_4922#" 224 11648,328 "a_30365_3514#" 224 19712,624
device msubckt nfet_03v3 8611 -3150 8612 -3149  "VSS.t1161" "Q5.t18" 224 0 "a_8523_n3150#" 224 19712,624 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt pfet_03v3 14860 -4084 14861 -4083  "VDD.t1631" "p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_14556_n3644#" 224 11648,328 "VDD.t1632" 224 11648,328
device msubckt nfet_03v3 6457 -8091 6458 -8090  "VSS.t1130" "D2_7.t12" 224 0 "VSS.t1131" 224 19712,624 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12819 9020 12820 9021  "VDD.t845" "CLK.t61" 224 0 "VDD.t846" 224 11648,328 "a_12387_8536#" 224 11648,328
device msubckt pfet_03v3 11711 9665 11712 9666  "VDD.t44" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_8697#" 224 19712,624 "a_11191_10149#" 224 11648,328
device msubckt pfet_03v3 405 640 406 641  "VDD.t1340" "LD.t53" 224 0 "VDD.t1358" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 28388 -5824 28389 -5823  "VSS.t265" "divide_by_2_0.tg_magic_3.OUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VSS.t266" 224 19712,624
device msubckt pfet_03v3 4816 10093 4817 10094  "VDD.t1603" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD.t1604" 224 11648,328 "a_4496_10093#" 224 11648,328
device msubckt nfet_03v3 30298 -2095 30299 -2094  "VSS.t833" "OR_magic_2.A.t16" 224 0 "VSS.t834" 224 19712,624 "DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 28990 1000 28991 1001  "VDD.t1104" "7b_counter_0.MDFF_4.LD.t71" 224 0 "VDD.t1105" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 11596 -1755 11597 -1754  "VSS.t174" "p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11492_n2115#" 224 11648,328 "a_11708_n2115#" 224 11648,328
device msubckt pfet_03v3 9259 -4081 9260 -4080  "VDD.t423" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8523_n4081#" 224 19712,624
device msubckt pfet_03v3 10160 -4050 10161 -4049  "VDD.t1825" "D2_6.t13" 224 0 "VDD.t1826" 224 11648,328 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 37134 2633 37135 2634  "VDD.t1167" "divide_by_2_1.tg_magic_3.IN.t22" 224 0 "VDD.t1168" 224 19712,624 "mux_magic_0.IN1.t0" 224 11648,328
device msubckt pfet_03v3 22879 8235 22880 8236  "VDD.t1227" "Q1.t18" 224 0 "VDD.t1242" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt pfet_03v3 23095 5885 23096 5886  "VDD.t1841" "Q2.t16" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 2837 5900 2838 5901  "VDD.t631" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "a_2749_5900#" 224 19712,624 "VDD.t632" 224 11648,328
device msubckt nfet_03v3 6353 2253 6354 2254  "VSS.t888" "a_5185_2253#" 224 0 "VSS.t889" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 28314 4557 28315 4558  "VSS.t936" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_27778_4557#" 224 11648,328 "a_27234_4513#" 224 19712,624
device msubckt nfet_03v3 20361 4557 20362 4558  "VSS.t237" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "VSS.t238" 224 11648,328 "a_20041_4557#" 224 11648,328
device msubckt pfet_03v3 3053 6384 3054 6385  "VDD.t402" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_5900#" 224 11648,328 "a_2749_7308#" 224 19712,624
device msubckt pfet_03v3 7029 6384 7030 6385  "VDD.t183" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_5900#" 224 11648,328 "a_6725_7308#" 224 19712,624
device msubckt nfet_03v3 35185 1406 35186 1407  "VSS.t1102" "divide_by_2_1.tg_magic_3.CLK.t9" 224 0 "divide_by_2_1.tg_magic_3.IN.t13" 224 19712,624 "divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 20145 9020 20146 9021  "VDD.t1732" "7b_counter_0.MDFF_5.LD.t43" 224 0 "a_19841_8580#" 224 11648,328 "VDD.t1733" 224 11648,328
device msubckt nfet_03v3 9951 9393 9952 9394  "VSS.t1006" "7b_counter_0.MDFF_5.LD.t42" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VSS.t1007" 224 11648,328
device msubckt pfet_03v3 27455 8943 27456 8944  "VDD.t1281" "DFF_magic_0.D.t27" 224 0 "VDD.t1282" 224 19712,624 "a_27567_8496.t3" 224 11648,328
device msubckt nfet_03v3 23690 2253 23691 2254  "VSS.t614" "7b_counter_0.MDFF_4.LD.t70" 224 0 "a_23258_1769#" 224 19712,624 "a_23802_2253#" 224 11648,328
device msubckt nfet_03v3 27455 8496 27456 8497  "VSS.t724" "DFF_magic_0.D.t26" 224 0 "VSS.t725" 224 19712,624 "a_27567_8496.t6" 224 11648,328
device msubckt nfet_03v3 6051 9163 6052 9164  "VSS.t322" "a_4496_9609#" 224 0 "a_5515_9163#" 224 11648,328 "VSS.t323" 224 11648,328
device msubckt pfet_03v3 16169 1813 16170 1814  "VDD.t1102" "7b_counter_0.MDFF_4.LD.t69" 224 0 "a_15865_2253#" 224 11648,328 "VDD.t1103" 224 11648,328
device msubckt nfet_03v3 27666 2253 27667 2254  "VSS.t613" "7b_counter_0.MDFF_4.LD.t68" 224 0 "a_27234_1769#" 224 19712,624 "a_27778_2253#" 224 11648,328
device msubckt pfet_03v3 22329 -865 22330 -864  "VDD.t1015" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P2.t2" 224 11648,328 "VDD.t1016" 224 19712,624
device msubckt pfet_03v3 25084 -2544 25085 -2543  "VDD.t736" "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_0.IN" 224 11648,328 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 20577 3803 20578 3804  "VDD.t2048" "D2_3.t14" 224 0 "a_19841_3363#" 224 11648,328 "VDD.t2049" 224 11648,328
device msubckt pfet_03v3 4381 1000 4382 1001  "VDD.t1351" "LD.t52" 224 0 "VDD.t1357" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 6241 -4050 6242 -4049  "VDD.t1961" "D2_7.t11" 224 0 "VDD.t1962" 224 19712,624 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13251 7030 13252 7031  "VDD.t1730" "7b_counter_0.MDFF_5.LD.t41" 224 0 "VDD.t1731" 224 11648,328 "a_12387_6986#" 224 11648,328
device msubckt nfet_03v3 24208 3947 24209 3948  "VSS.t458" "a_23560_3728#" 224 0 "a_23672_3947#" 224 11648,328 "VSS.t459" 224 11648,328
device msubckt nfet_03v3 13035 2253 13036 2254  "VSS.t2" "D2_6.t12" 224 0 "a_12931_2253#" 224 11648,328 "VSS.t1050" 224 11648,328
device msubckt pfet_03v3 2161 4997 2162 4998  "VDD.t384" "a_1209_4557#" 224 0 "VDD.t385" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 9491 10214 9492 10215  "VDD.t487" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_8411_9730#" 224 11648,328 "VDD.t488" 224 19712,624
device msubckt pfet_03v3 12387 619 12388 620  "VDD.t270" "a_12387_575#" 224 0 "VDD.t271" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 27450 3803 27451 3804  "VDD.t556" "a_27234_3319#" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD.t557" 224 11648,328
device msubckt nfet_03v3 26141 -1324 26142 -1323  "VSS.t545" "DFF_magic_0.tg_magic_3.CLK.t14" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "DFF_magic_0.D.t4" 224 11648,328
device msubckt pfet_03v3 12478 -3597 12479 -3596  "VDD.t140" "Q4.t18" 224 0 "VDD.t1536" 224 11648,328 "a_12174_n3597#" 224 11648,328
device msubckt nfet_03v3 28314 3363 28315 3364  "VSS.t608" "7b_counter_0.MDFF_4.LD.t67" 224 0 "a_27778_3363#" 224 11648,328 "a_27234_3319#" 224 19712,624
device msubckt nfet_03v3 9259 -3150 9260 -3149  "VSS.t305" "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "VSS.t306" 224 11648,328 "a_8523_n3150#" 224 19712,624
device msubckt pfet_03v3 17493 5901 17494 5902  "VDD.t37" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "a_17405_5901#" 224 19712,624 "VDD.t97" 224 11648,328
device msubckt nfet_03v3 20361 3363 20362 3364  "VSS.t1191" "D2_3.t13" 224 0 "VSS.t1192" 224 11648,328 "a_20041_3363#" 224 11648,328
device msubckt pfet_03v3 28774 640 28775 641  "VDD.t1100" "7b_counter_0.MDFF_4.LD.t66" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD.t1101" 224 11648,328
device msubckt pfet_03v3 1845 -8095 1846 -8094  "VDD.t767" "Q7.t12" 224 0 "VDD.t2132" 224 11648,328 "a_1541_n8095#" 224 11648,328
device msubckt pfet_03v3 22150 1652 22151 1653  "VDD.t475" "a_22150_1124#" 224 0 "Q4.t1" 224 19712,624 "VDD.t477" 224 19712,624
device msubckt pfet_03v3 26126 1652 26127 1653  "VDD.t189" "a_26126_1124#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t1" 224 19712,624 "VDD.t474" 224 19712,624
device msubckt nfet_03v3 16490 -3644 16491 -3643  "VSS.t1075" "p2_gen_magic_0.xnor_magic_1.OUT.t3" 224 0 "a_16386_n3644#" 224 11648,328 "VSS.t1076" 224 11648,328
device msubckt pfet_03v3 12262 -4081 12263 -4080  "VDD.t138" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "a_12174_n4081#" 224 19712,624 "VDD.t139" 224 11648,328
device msubckt pfet_03v3 29486 -7046 29487 -7045  "VDD.t1589" "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_2.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.IN.t11" 224 11648,328
device msubckt pfet_03v3 28013 -7054 28014 -7053  "VDD.t393" "divide_by_2_0.tg_magic_1.IN" 224 0 "VDD.t394" 224 19712,624 "divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 24091 10051 24092 10052  "VSS.t732" "7b_counter_0.NAND_magic_0.A.t11" 224 0 "a_24003_10051#" 224 19712,624 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 9951 4976 9952 4977  "VDD.t1060" "7b_counter_0.MDFF_4.LD.t65" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD.t1099" 224 11648,328
device msubckt pfet_03v3 18007 -872 18008 -871  "VDD.t151" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 17410 -7045 17411 -7044  "VDD.t2108" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t17" 224 0 "VDD.t2109" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 13595 -8548 13596 -8547  "VDD.t1181" "D2_5.t12" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1182" 224 11648,328
device msubckt pfet_03v3 11380 -882 11381 -881  "VDD.t306" "p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n2115#" 224 19712,624 "VDD.t307" 224 11648,328
device msubckt pfet_03v3 15493 5857 15494 5858  "VDD.t1034" "7b_counter_0.MDFF_5.LD.t40" 224 0 "VDD.t1729" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 19040 6440 19041 6441  "VDD.t152" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "VDD.t2165" 224 19712,624 "a_19152_6440#" 224 11648,328
device msubckt nfet_03v3 21005 -1332 21006 -1331  "VSS.t48" "CLK.t60" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 26558 3964 26559 3965  "VDD.t128" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_26126_3480#" 224 19712,624 "a_26038_4932#" 224 11648,328
device msubckt nfet_03v3 837 1440 838 1441  "VSS.t756" "LD.t51" 224 0 "VSS.t759" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 1863 -6024 1864 -6023  "VDD.t1633" "Q3.t19" 224 0 "VDD.t1681" 224 11648,328 "a_1559_n6024#" 224 11648,328
device msubckt pfet_03v3 6813 6384 6814 6385  "VDD.t185" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t187" 224 19712,624 "a_6725_5900#" 224 11648,328
device msubckt nfet_03v3 5921 7469 5922 7470  "VSS.t758" "LD.t50" 224 0 "a_5385_7469#" 224 11648,328 "a_5185_7469#" 224 19712,624
device msubckt pfet_03v3 21732 -7053 21733 -7052  "VDD.t1977" "p3_gen_magic_0.P3.t10" 224 0 "VDD.t1978" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 31101 3954 31102 3955  "VDD.t86" "a_30365_3514#" 224 0 "VDD.t88" 224 19712,624 "OR_magic_1.VOUT.t0" 224 19712,624
device msubckt pfet_03v3 6907 -5571 6908 -5570  "VDD.t2046" "D2_3.t12" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2047" 224 19712,624
device msubckt pfet_03v3 14359 5857 14360 5858  "VDD.t1028" "7b_counter_0.MDFF_5.LD.t39" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1728" 224 19712,624
device msubckt pfet_03v3 5358 -1042 5359 -1041  "VDD.t325" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "VDD.t326" 224 11648,328 "a_5054_n1042#" 224 11648,328
device msubckt nfet_03v3 12819 6276 12820 6277  "VSS.t1168" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_12387_5792#" 224 19712,624 "a_12931_6276#" 224 11648,328
device msubckt pfet_03v3 15953 1813 15954 1814  "VDD.t1097" "7b_counter_0.MDFF_4.LD.t64" 224 0 "VDD.t1098" 224 19712,624 "a_15865_2253#" 224 11648,328
device msubckt pfet_03v3 22117 4932 22118 4933  "VDD.t2168" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_3524#" 224 11648,328 "a_21381_4932#" 224 19712,624
device msubckt pfet_03v3 7585 -5571 7586 -5570  "VDD.t1240" "Q1.t17" 224 0 "VDD.t1241" 224 19712,624 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 26948 -7046 26949 -7045  "VDD.t1654" "OR_magic_2.VOUT.t12" 224 0 "VDD.t1655" 224 19712,624 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 21808 5904 21809 5905  "VDD.t1438" "Q6.t15" 224 0 "VDD.t1443" 224 11648,328 "a_21504_5904#" 224 11648,328
device msubckt nfet_03v3 13467 4557 13468 4558  "VSS.t915" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_12931_4557#" 224 11648,328 "a_12387_4513#" 224 19712,624
device msubckt nfet_03v3 20923 6886 20924 6887  "VSS.t977" "7b_counter_0.MDFF_6.QB.t6" 224 0 "VSS.t978" 224 11648,328 "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 15953 10214 15954 10215  "VDD.t7" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "VDD.t8" 224 19712,624 "a_15865_9774#" 224 11648,328
device msubckt pfet_03v3 22024 6388 22025 6389  "VDD.t2131" "Q7.t11" 224 0 "a_21504_5904#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 23311 8235 23312 8236  "VDD.t1670" "Q3.t18" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 12262 -3150 12263 -3149  "VSS.t881" "Q4.t17" 224 0 "a_12174_n3150#" 224 19712,624 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt nfet_03v3 7897 -3593 7898 -3592  "VSS.t1159" "Q5.t17" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VSS.t1160" 224 19712,624
device msubckt pfet_03v3 19681 -5367 19682 -5366  "VDD.t2106" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t16" 224 0 "VDD.t2107" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 18634 -5366 18635 -5365  "VDD.t418" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t5" 224 11648,328 "VDD.t419" 224 11648,328
device msubckt pfet_03v3 13441 -5380 13442 -5379  "VDD.t650" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n6613#" 224 19712,624 "VDD.t651" 224 11648,328
device msubckt pfet_03v3 15493 10193 15494 10194  "VDD.t1726" "7b_counter_0.MDFF_5.LD.t38" 224 0 "VDD.t1727" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 5921 6275 5922 6276  "VSS.t219" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_5385_6275#" 224 11648,328 "a_5185_6275#" 224 19712,624
device msubckt pfet_03v3 20577 10214 20578 10215  "VDD.t179" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "a_19841_9774#" 224 11648,328 "VDD.t180" 224 11648,328
device msubckt pfet_03v3 3485 4448 3486 4449  "VDD.t404" "a_2749_3524#" 224 0 "VDD.t751" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 11711 8741 11712 8742  "VSS.t122" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_8697#" 224 19712,624 "VSS.t123" 224 11648,328
device msubckt pfet_03v3 3178 -8548 3179 -8547  "VDD.t2032" "p3_gen_magic_0.xnor_magic_1.B.t4" 224 0 "VDD.t2033" 224 11648,328 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 30650 6337 30651 6338  "VSS.t554" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t13" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 15508 -8582 15509 -8581  "VDD.t463" "a_14556_n8142#" 224 0 "VDD.t464" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt pfet_03v3 621 10192 622 10193  "VDD.t1331" "LD.t49" 224 0 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1356" 224 11648,328
device msubckt pfet_03v3 2079 -1526 2080 -1525  "VDD.t547" "D2_4.t14" 224 0 "a_1559_n1526#" 224 11648,328 "p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 12603 4997 12604 4998  "VDD.t73" "a_12387_4513#" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD.t74" 224 11648,328
device msubckt nfet_03v3 21005 -5826 21006 -5825  "VSS.t1235" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t15" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t10" 224 11648,328
device msubckt pfet_03v3 32599 7564 32600 7565  "VDD.t953" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD.t954" 224 11648,328 "7b_counter_0.NAND_magic_0.A.t2" 224 11648,328
device msubckt pfet_03v3 8411 3803 8412 3804  "VDD.t638" "a_8411_3319#" 224 0 "VDD.t639" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 18058 -7045 18059 -7044  "VDD.t2104" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t14" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2105" 224 19712,624
device msubckt pfet_03v3 3269 5900 3270 5901  "VDD.t403" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_5900#" 224 11648,328 "a_2749_7308#" 224 11648,328
device msubckt pfet_03v3 11711 3964 11712 3965  "VDD.t76" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_3480#" 224 19712,624 "a_11191_4932#" 224 11648,328
device msubckt nfet_03v3 13467 3363 13468 3364  "VSS.t607" "7b_counter_0.MDFF_4.LD.t63" 224 0 "a_12931_3363#" 224 11648,328 "a_12387_3319#" 224 19712,624
device msubckt nfet_03v3 19948 -2092 19949 -2091  "VSS.t849" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t12" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 21009 9774 21010 9775  "VSS.t1281" "a_19841_9774#" 224 0 "VSS.t1282" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 13467 619 13468 620  "VDD.t1022" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "a_12387_575#" 224 11648,328 "VDD.t1023" 224 19712,624
device msubckt nfet_03v3 33295 1404 33296 1405  "VSS.t895" "OR_magic_1.VOUT.t13" 224 0 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS.t896" 224 19712,624
device msubckt pfet_03v3 11279 1652 11280 1653  "VDD.t1615" "a_11279_1124#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VDD.t1616" 224 19712,624
device msubckt pfet_03v3 8411 10214 8412 10215  "VDD.t489" "a_8411_9730#" 224 0 "VDD.t490" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 21901 4932 21902 4933  "VDD.t2169" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_4932#" 224 11648,328 "a_21381_3524#" 224 11648,328
device msubckt pfet_03v3 30031 -858 30032 -857  "VDD.t1210" "DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD.t1211" 224 19712,624 "OR_magic_2.A.t1" 224 11648,328
device msubckt nfet_03v3 31491 7097 31492 7098  "VSS.t49" "CLK.t59" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 11279 9181 11280 9182  "VDD.t45" "a_11279_8697#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t1" 224 19712,624 "VDD.t47" 224 19712,624
device msubckt pfet_03v3 17410 -2551 17411 -2550  "VDD.t831" "CLK.t58" 224 0 "VDD.t832" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 21009 4997 21010 4998  "VDD.t278" "a_19841_4557#" 224 0 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD.t279" 224 19712,624
device msubckt nfet_03v3 28098 2253 28099 2254  "VSS.t50" "CLK.t57" 224 0 "VSS.t51" 224 11648,328 "a_27778_2253#" 224 11648,328
device msubckt nfet_03v3 24073 8237 24074 8238  "VSS.t256" "7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_23985_7877#" 224 19712,624 "a_24185_7877#" 224 11648,328
device msubckt nfet_03v3 1647 -1973 1648 -1972  "VSS.t966" "Q3.t17" 224 0 "a_1559_n1973#" 224 19712,624 "p2_gen_magic_0.xnor_magic_3.OUT.t1" 224 11648,328
device msubckt nfet_03v3 11548 -8091 11549 -8090  "VSS.t879" "Q4.t16" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VSS.t880" 224 19712,624
device msubckt pfet_03v3 34519 2626 34520 2627  "VDD.t250" "divide_by_2_1.tg_magic_3.OUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VDD.t251" 224 19712,624
device msubckt nfet_03v3 21009 8580 21010 8581  "VSS.t267" "a_19841_8580#" 224 0 "VSS.t268" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 37617 939 37618 940  "VDD.t1155" "mux_magic_0.IN1.t10" 224 0 "VDD.t1156" 224 11648,328 "divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 18379 -8091 18380 -8090  "VSS.t1029" "D2_1.t21" 224 0 "p3_gen_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1030" 224 19712,624
device msubckt nfet_03v3 9944 -3593 9945 -3592  "VSS.t1048" "D2_6.t11" 224 0 "VSS.t1049" 224 19712,624 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 28247 -866 28248 -865  "VDD.t833" "CLK.t56" 224 0 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t834" 224 11648,328
device msubckt pfet_03v3 23656 -5390 23657 -5389  "VDD.t1468" "OR_magic_2.A.t15" 224 0 "VDD.t1469" 224 11648,328 "a_23352_n5390#" 224 11648,328
device msubckt pfet_03v3 14089 -5380 14090 -5379  "VDD.t478" "a_13353_n6613#" 224 0 "VDD.t479" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t5" 224 19712,624
device msubckt pfet_03v3 33928 939 33929 940  "VDD.t260" "divide_by_2_1.tg_magic_1.IN" 224 0 "VDD.t261" 224 19712,624 "divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 5556 -3597 5557 -3596  "VDD.t108" "D2_7.t10" 224 0 "a_5036_n3597#" 224 11648,328 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 37350 2633 37351 2634  "VDD.t1165" "divide_by_2_1.tg_magic_3.IN.t21" 224 0 "mux_magic_0.IN1.t1" 224 11648,328 "VDD.t1166" 224 11648,328
device msubckt pfet_03v3 7735 9665 7736 9666  "VDD.t285" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_8697#" 224 19712,624 "a_7215_10149#" 224 11648,328
device msubckt pfet_03v3 5340 -4081 5341 -4080  "VDD.t175" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "VDD.t176" 224 11648,328 "a_5036_n4081#" 224 11648,328
device msubckt nfet_03v3 19195 1669 19196 1670  "VSS.t388" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "VSS.t389" 224 11648,328 "a_19307_1669#" 224 11648,328
device msubckt pfet_03v3 8611 -8095 8612 -8094  "VDD.t598" "Q5.t16" 224 0 "a_8523_n8095#" 224 19712,624 "VDD.t2001" 224 11648,328
device msubckt nfet_03v3 19948 -6586 19949 -6585  "VSS.t52" "CLK.t55" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 25227 4877 25228 4878  "VDD.t531" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_24259_4877#" 224 11648,328 "VDD.t532" 224 19712,624
device msubckt nfet_03v3 33784 -2458 33785 -2457  "VSS.t518" "a_32616_n2458#" 224 0 "VSS.t519" 224 19712,624 "mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 6673 -8548 6674 -8547  "VDD.t1959" "D2_7.t9" 224 0 "VDD.t1960" 224 11648,328 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 9163 -1973 9164 -1972  "VSS.t790" "D2_2.t14" 224 0 "a_9059_n1973#" 224 11648,328 "VSS.t791" 224 11648,328
device msubckt nfet_03v3 6353 7469 6354 7470  "VSS.t466" "a_5185_7469#" 224 0 "VSS.t467" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 10164 6440 10165 6441  "VDD.t200" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t7" 224 0 "VDD.t201" 224 11648,328 "a_8713_6842#" 224 11648,328
device msubckt pfet_03v3 20361 9020 20362 9021  "VDD.t1797" "D2_1.t20" 224 0 "VDD.t1798" 224 11648,328 "a_19841_8580#" 224 11648,328
device msubckt pfet_03v3 28347 8943 28348 8944  "VDD.t998" "a_27567_8496.t14" 224 0 "VDD.t999" 224 19712,624 "LD.t5" 224 11648,328
device msubckt pfet_03v3 5574 -1526 5575 -1525  "VDD.t373" "D2_3.t11" 224 0 "a_5054_n1526#" 224 11648,328 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt nfet_03v3 28347 8496 28348 8497  "VSS.t579" "a_27567_8496.t13" 224 0 "VSS.t580" 224 19712,624 "LD.t4" 224 11648,328
device msubckt pfet_03v3 27671 8943 27672 8944  "VDD.t1279" "DFF_magic_0.D.t25" 224 0 "a_27567_8496.t4" 224 11648,328 "VDD.t1280" 224 11648,328
device msubckt nfet_03v3 27671 8496 27672 8497  "VSS.t722" "DFF_magic_0.D.t24" 224 0 "a_27567_8496.t7" 224 11648,328 "VSS.t723" 224 11648,328
device msubckt pfet_03v3 18141 9665 18142 9666  "VDD.t369" "a_17405_8741#" 224 0 "VDD.t370" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 16385 1813 16386 1814  "VDD.t2044" "D2_3.t10" 224 0 "VDD.t2045" 224 11648,328 "a_15865_2253#" 224 11648,328
device msubckt nfet_03v3 27882 2253 27883 2254  "VSS.t53" "CLK.t54" 224 0 "a_27778_2253#" 224 11648,328 "VSS.t54" 224 11648,328
device msubckt pfet_03v3 9059 10214 9060 10215  "VDD.t669" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "a_8411_9730#" 224 11648,328 "VDD.t670" 224 11648,328
device msubckt pfet_03v3 20793 3803 20794 3804  "VDD.t374" "a_19841_3363#" 224 0 "VDD.t375" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 28298 -2085 28299 -2084  "VSS.t544" "DFF_magic_0.tg_magic_3.CLK.t13" 224 0 "DFF_magic_0.tg_magic_2.IN" 224 11648,328 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 34460 -1373 34461 -1372  "VDD.t399" "mux_magic_0.OR_magic_0.B" 224 0 "a_34156_n889#" 224 11648,328 "a_34156_n2297#" 224 19712,624
device msubckt nfet_03v3 24424 3947 24425 3948  "VSS.t685" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t9" 224 0 "VSS.t686" 224 11648,328 "a_24536_3947#" 224 11648,328
device msubckt pfet_03v3 20113 -5367 20114 -5366  "VDD.t2102" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t13" 224 0 "VDD.t2103" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 7461 2092 7462 2093  "VSS.t253" "a_6725_2092#" 224 0 "VSS.t254" 224 19712,624 "Q5.t2" 224 19712,624
device msubckt nfet_03v3 13251 2253 13252 2254  "VSS.t17" "D2_6.t10" 224 0 "VSS.t1047" 224 11648,328 "a_12931_2253#" 224 11648,328
device msubckt pfet_03v3 18058 -2551 18059 -2550  "VDD.t835" "CLK.t53" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t836" 224 19712,624
device msubckt pfet_03v3 11332 -4050 11333 -4049  "VDD.t1534" "Q4.t15" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1535" 224 11648,328
device msubckt pfet_03v3 4381 6216 4382 6217  "VDD.t1347" "LD.t48" 224 0 "VDD.t1355" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 22024 6843 22025 6844  "VSS.t1258" "Q7.t10" 224 0 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "VSS.t1259" 224 19712,624
device msubckt nfet_03v3 37566 2176 37567 2177  "VSS.t656" "divide_by_2_1.tg_magic_3.IN.t20" 224 0 "mux_magic_0.IN1.t5" 224 11648,328 "VSS.t657" 224 19712,624
device msubckt nfet_03v3 18907 -6596 18908 -6595  "VSS.t1245" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t15" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS.t1246" 224 19712,624
device msubckt nfet_03v3 33784 -1264 33785 -1263  "VSS.t394" "a_32616_n1264#" 224 0 "VSS.t395" 224 19712,624 "mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 15724 -8142 15725 -8141  "VSS.t325" "a_14556_n8142#" 224 0 "VSS.t326" 224 19712,624 "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 19712,624
device msubckt nfet_03v3 13035 9774 13036 9775  "VSS.t703" "Q1.t16" 224 0 "a_12931_9774#" 224 11648,328 "VSS.t704" 224 11648,328
device msubckt pfet_03v3 24097 6388 24098 6389  "VDD.t1532" "Q4.t14" 224 0 "VDD.t1533" 224 11648,328 "a_23793_5904#" 224 11648,328
device msubckt nfet_03v3 6353 6275 6354 6276  "VSS.t449" "a_5185_6275#" 224 0 "VSS.t450" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 23687 4393 23688 4394  "VDD.t942" "7b_counter_0.MDFF_7.QB.t5" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VDD.t943" 224 11648,328
device msubckt pfet_03v3 16817 7030 16818 7031  "VDD.t352" "a_15865_7470#" 224 0 "VDD.t353" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 2980 -1530 2981 -1529  "VSS.t1219" "D2_4.t13" 224 0 "VSS.t1220" 224 19712,624 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 5340 -3150 5341 -3149  "VSS.t194" "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_5452_n3150#" 224 11648,328
device msubckt pfet_03v3 32920 -2018 32921 -2017  "VDD.t1795" "D2_1.t19" 224 0 "a_32616_n2458#" 224 11648,328 "VDD.t1796" 224 11648,328
device msubckt pfet_03v3 28061 7557 28062 7558  "VDD.t731" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 30082 -2552 30083 -2551  "VDD.t1466" "OR_magic_2.A.t14" 224 0 "VDD.t1467" 224 19712,624 "DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 27666 4997 27667 4998  "VDD.t280" "7b_counter_0.MDFF_7.QB.t4" 224 0 "VDD.t941" 224 11648,328 "a_27234_4513#" 224 11648,328
device msubckt nfet_03v3 3485 3524 3486 3525  "VSS.t210" "a_2749_3524#" 224 0 "VSS.t480" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 34460 -2297 34461 -2296  "VSS.t292" "mux_magic_0.OR_magic_0.B" 224 0 "VSS.t293" 224 11648,328 "a_34156_n2297#" 224 19712,624
device msubckt pfet_03v3 13035 4997 13036 4998  "VDD.t48" "Q5.t15" 224 0 "a_12387_4513#" 224 11648,328 "VDD.t2000" 224 11648,328
device msubckt pfet_03v3 26774 3964 26775 3965  "VDD.t671" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 0 "a_26038_4932#" 224 11648,328 "VDD.t675" 224 19712,624
device msubckt nfet_03v3 27257 -2095 27258 -2094  "VSS.t503" "DFF_magic_0.tg_magic_1.IN" 224 0 "DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS.t504" 224 19712,624
device msubckt pfet_03v3 1297 1813 1298 1814  "VDD.t1353" "LD.t47" 224 0 "VDD.t1354" 224 19712,624 "a_1209_2253#" 224 11648,328
device msubckt nfet_03v3 11812 -2115 11813 -2114  "VSS.t175" "p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11708_n2115#" 224 11648,328 "a_11492_n2115#" 224 11648,328
device msubckt pfet_03v3 21056 -7045 21057 -7044  "VDD.t829" "CLK.t52" 224 0 "VDD.t830" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 12387 7470 12388 7471  "VSS.t316" "a_12387_6986#" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS.t317" 224 19712,624
device msubckt pfet_03v3 17138 -4084 17139 -4083  "VDD.t165" "a_16186_n3644#" 224 0 "VDD.t166" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.C.t0" 224 11648,328
device msubckt pfet_03v3 27380 -7046 27381 -7045  "VDD.t1652" "OR_magic_2.VOUT.t11" 224 0 "VDD.t1653" 224 11648,328 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15061 6657 15062 6658  "VSS.t1004" "7b_counter_0.MDFF_5.LD.t37" 224 0 "VSS.t1005" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3485 10148 3486 10149  "VDD.t17" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_8740#" 224 11648,328 "a_2749_10148#" 224 19712,624
device msubckt pfet_03v3 31110 5878 31111 5879  "VDD.t981" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t12" 224 0 "VDD.t982" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 20148 1223 20149 1224  "VDD.t594" "a_19152_1223#" 224 0 "VDD.t595" 224 19712,624 "7b_counter_0.MDFF_1.QB.t1" 224 11648,328
device msubckt pfet_03v3 19681 -873 19682 -872  "VDD.t821" "CLK.t51" 224 0 "VDD.t822" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 837 4176 838 4177  "VSS.t756" "LD.t46" 224 0 "VSS.t757" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 16169 4557 16170 4558  "VSS.t1065" "Q2.t15" 224 0 "a_16065_4557#" 224 11648,328 "VSS.t1066" 224 11648,328
device msubckt nfet_03v3 837 6656 838 6657  "VSS.t754" "LD.t45" 224 0 "VSS.t755" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 31971 947 31972 948  "VDD.t389" "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 19712,624 "divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 9259 -8095 9260 -8094  "VDD.t1620" "D2_6.t9" 224 0 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8523_n8095#" 224 19712,624
device msubckt pfet_03v3 4381 640 4382 641  "VDD.t1351" "LD.t44" 224 0 "VDD.t1352" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 11380 -6253 11381 -6252  "VSS.t455" "p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n6613#" 224 19712,624 "a_11492_n6613#" 224 11648,328
device msubckt nfet_03v3 13035 8580 13036 8581  "VSS.t55" "CLK.t50" 224 0 "a_12931_8580#" 224 11648,328 "VSS.t56" 224 11648,328
device msubckt pfet_03v3 4212 -5571 4213 -5570  "VDD.t1845" "Q2.t14" 224 0 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1846" 224 11648,328
device msubckt nfet_03v3 12694 -7648 12695 -7647  "VSS.t667" "D2_5.t11" 224 0 "a_12590_n7648#" 224 11648,328 "VSS.t668" 224 11648,328
device msubckt nfet_03v3 30594 -6589 30595 -6588  "VSS.t863" "divide_by_2_0.tg_magic_3.CLK.t10" 224 0 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS.t864" 224 19712,624
device msubckt pfet_03v3 27004 5878 27005 5879  "VDD.t502" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 11711 684 11712 685  "VDD.t646" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_684#" 224 11648,328 "VDD.t647" 224 11648,328
device msubckt pfet_03v3 29177 5870 29178 5871  "VDD.t678" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD.t679" 224 11648,328
device msubckt pfet_03v3 12372 -5328 12373 -5327  "VDD.t217" "VDD.t216" 224 0 "VDD.t218" 224 0 "VDD.t218" 224 19712,624
device msubckt nfet_03v3 24073 7877 24074 7878  "VSS.t256" "7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_23985_7877#" 224 19712,624 "a_24185_7877#" 224 11648,328
device msubckt pfet_03v3 22240 6388 22241 6389  "VDD.t2130" "Q7.t9" 224 0 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328 "a_21504_5904#" 224 19712,624
device msubckt pfet_03v3 13467 9020 13468 9021  "VDD.t1724" "7b_counter_0.MDFF_5.LD.t36" 224 0 "a_12387_8536#" 224 11648,328 "VDD.t1725" 224 19712,624
device msubckt pfet_03v3 8947 -1042 8948 -1041  "VDD.t304" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "VDD.t305" 224 11648,328 "a_8643_n1042#" 224 11648,328
device msubckt nfet_03v3 11380 -6613 11381 -6612  "VSS.t455" "p3_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n6613#" 224 19712,624 "a_11492_n6613#" 224 11648,328
device msubckt pfet_03v3 23881 6388 23882 6389  "VDD.t1530" "Q4.t13" 224 0 "a_23793_5904#" 224 19712,624 "VDD.t1531" 224 11648,328
device msubckt nfet_03v3 32704 -2458 32705 -2457  "VSS.t1028" "D2_1.t18" 224 0 "a_32616_n2458#" 224 19712,624 "a_32816_n2458#" 224 11648,328
device msubckt pfet_03v3 1297 7029 1298 7030  "VDD.t1349" "LD.t43" 224 0 "VDD.t1350" 224 19712,624 "a_1209_7469#" 224 11648,328
device msubckt pfet_03v3 15061 4616 15062 4617  "VDD.t1095" "7b_counter_0.MDFF_4.LD.t62" 224 0 "VDD.t1096" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 16169 3363 16170 3364  "VSS.t57" "CLK.t49" 224 0 "a_16065_3363#" 224 11648,328 "VSS.t58" 224 11648,328
device msubckt pfet_03v3 27450 619 27451 620  "VDD.t760" "a_27234_575#" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD.t761" 224 11648,328
device msubckt pfet_03v3 19037 4616 19038 4617  "VDD.t1093" "7b_counter_0.MDFF_4.LD.t61" 224 0 "VDD.t1094" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 13595 -3593 13596 -3592  "VSS.t665" "D2_5.t10" 224 0 "VSS.t666" 224 19712,624 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 23258 619 23259 620  "VDD.t566" "a_23258_575#" 224 0 "VDD.t567" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 2962 -8091 2963 -8090  "VSS.t1179" "p3_gen_magic_0.xnor_magic_1.B.t3" 224 0 "VSS.t1180" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 8017 -6028 8018 -6027  "VSS.t701" "Q1.t15" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VSS.t702" 224 19712,624
device msubckt pfet_03v3 3485 5900 3486 5901  "VDD.t404" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_7308#" 224 11648,328 "a_2749_5900#" 224 19712,624
device msubckt pfet_03v3 33568 -2018 33569 -2017  "VDD.t925" "a_32616_n2458#" 224 0 "VDD.t926" 224 11648,328 "mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 27436 6337 27437 6338  "VSS.t59" "CLK.t48" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 11711 10149 11712 10150  "VDD.t44" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_10149#" 224 11648,328 "VDD.t1222" 224 11648,328
device msubckt nfet_03v3 31812 -1645 31813 -1644  "VSS.t1026" "D2_1.t17" 224 0 "VSS.t1027" 224 19712,624 "mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 15953 4557 15954 4558  "VSS.t910" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_15865_4557#" 224 19712,624 "a_16065_4557#" 224 11648,328
device msubckt nfet_03v3 7735 8741 7736 8742  "VSS.t916" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_8697#" 224 19712,624 "VSS.t917" 224 11648,328
device msubckt nfet_03v3 19929 4557 19930 4558  "VSS.t937" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_19841_4557#" 224 19712,624 "a_20041_4557#" 224 11648,328
device msubckt pfet_03v3 12262 -8095 12263 -8094  "VDD.t236" "Q4.t12" 224 0 "a_12174_n8095#" 224 19712,624 "VDD.t1529" 224 11648,328
device msubckt pfet_03v3 24313 5904 24314 5905  "VDD.t1991" "Q5.t14" 224 0 "a_23793_5904#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 7303 9181 7304 9182  "VDD.t1599" "a_7303_8697#" 224 0 "Q2.t1" 224 19712,624 "VDD.t1600" 224 19712,624
device msubckt nfet_03v3 2277 -7648 2278 -7647  "VSS.t495" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "VSS.t496" 224 11648,328 "a_1541_n7648#" 224 19712,624
device msubckt pfet_03v3 8627 4997 8628 4998  "VDD.t578" "a_8411_4513#" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD.t579" 224 11648,328
device msubckt pfet_03v3 31328 8943 31329 8944  "VDD.t1277" "DFF_magic_0.D.t23" 224 0 "VDD.t1278" 224 19712,624 "a_31440_8496.t3" 224 11648,328
device msubckt nfet_03v3 32704 -1264 32705 -1263  "VSS.t456" "mux_magic_0.AND2_magic_0.A" 224 0 "a_32616_n1264#" 224 19712,624 "a_32816_n1264#" 224 11648,328
device msubckt nfet_03v3 31328 8496 31329 8497  "VSS.t720" "DFF_magic_0.D.t22" 224 0 "VSS.t721" 224 19712,624 "a_31440_8496.t6" 224 11648,328
device msubckt pfet_03v3 23440 -5874 23441 -5873  "VDD.t1464" "OR_magic_2.A.t13" 224 0 "VDD.t1465" 224 19712,624 "a_23352_n5390#" 224 11648,328
device msubckt pfet_03v3 7735 3964 7736 3965  "VDD.t1" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_3480#" 224 19712,624 "a_7215_4932#" 224 11648,328
device msubckt pfet_03v3 32568 2626 32569 2627  "VDD.t1878" "divide_by_2_1.tg_magic_3.CLK.t8" 224 0 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1879" 224 19712,624
device msubckt pfet_03v3 28961 5870 28962 5871  "VDD.t680" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD.t681" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 18141 8741 18142 8742  "VSS.t216" "a_17405_8741#" 224 0 "VSS.t279" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 21056 -2551 21057 -2550  "VDD.t1490" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t11" 224 0 "VDD.t1491" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 20789 -5367 20790 -5366  "VDD.t171" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t1" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 8497 1669 8498 1670  "VSS.t571" "7b_counter_0.MDFF_4.QB.t7" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VSS.t572" 224 11648,328
device msubckt pfet_03v3 1629 -8579 1630 -8578  "VDD.t769" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_1541_n8579#" 224 19712,624 "VDD.t770" 224 11648,328
device msubckt nfet_03v3 34087 2169 34088 2170  "VSS.t223" "divide_by_2_1.tg_magic_3.OUT" 224 0 "VSS.t224" 224 19712,624 "divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 29406 -2544 29407 -2543  "VDD.t959" "DFF_magic_0.tg_magic_3.CLK.t12" 224 0 "VDD.t960" 224 11648,328 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16922 -8582 16923 -8581  "VDD.t909" "p3_gen_magic_0.xnor_magic_1.OUT.t5" 224 0 "a_16186_n8142#" 224 11648,328 "VDD.t910" 224 11648,328
device msubckt pfet_03v3 4381 5856 4382 5857  "VDD.t1347" "LD.t42" 224 0 "VDD.t1348" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 17709 7309 17710 7310  "VSS.t214" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "VSS.t215" 224 11648,328 "a_17405_7309#" 224 19712,624
device msubckt pfet_03v3 3196 -5571 3197 -5570  "VDD.t2084" "D2_4.t12" 224 0 "VDD.t2085" 224 11648,328 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15953 3363 15954 3364  "VSS.t600" "7b_counter_0.MDFF_4.LD.t60" 224 0 "a_15865_3363#" 224 19712,624 "a_16065_3363#" 224 11648,328
device msubckt pfet_03v3 19256 5956 19257 5957  "VDD.t154" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "a_19152_5956#" 224 11648,328 "VDD.t155" 224 11648,328
device msubckt pfet_03v3 10167 10193 10168 10194  "VDD.t1722" "7b_counter_0.MDFF_5.LD.t35" 224 0 "VDD.t1723" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 24097 6843 24098 6844  "VSS.t877" "Q4.t11" 224 0 "VSS.t878" 224 19712,624 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 4410 -4050 4411 -4049  "VDD.t1441" "Q6.t14" 224 0 "VDD.t1442" 224 11648,328 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 19929 3363 19930 3364  "VSS.t612" "7b_counter_0.MDFF_4.LD.t59" 224 0 "a_19841_3363#" 224 19712,624 "a_20041_3363#" 224 11648,328
device msubckt pfet_03v3 29139 -866 29140 -865  "VDD.t89" "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 19712,624 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt pfet_03v3 16601 5836 16602 5837  "VDD.t1698" "7b_counter_0.MDFF_6.QB.t5" 224 0 "a_15865_6276#" 224 11648,328 "VDD.t1699" 224 11648,328
device msubckt pfet_03v3 18141 3964 18142 3965  "VDD.t231" "a_17405_3524#" 224 0 "VDD.t623" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 19712,624
device msubckt pfet_03v3 28463 -866 28464 -865  "VDD.t823" "CLK.t47" 224 0 "VDD.t824" 224 11648,328 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 3178 -3593 3179 -3592  "VSS.t1024" "D2_1.t16" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1025" 224 19712,624
device msubckt pfet_03v3 14027 -4050 14028 -4049  "VDD.t1179" "D2_5.t9" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1180" 224 19712,624
device msubckt pfet_03v3 13873 -5810 13874 -5809  "VDD.t1873" "p3_gen_magic_0.3_inp_AND_magic_0.C.t4" 224 0 "a_13353_n6613#" 224 11648,328 "VDD.t1874" 224 11648,328
device msubckt pfet_03v3 7951 9665 7952 9666  "VDD.t287" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_10149#" 224 11648,328 "VDD.t288" 224 19712,624
device msubckt pfet_03v3 32187 947 32188 948  "VDD.t390" "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_0.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 23440 -6798 23441 -6797  "VSS.t831" "OR_magic_2.A.t12" 224 0 "a_23352_n6798#" 224 19712,624 "VSS.t832" 224 11648,328
device msubckt pfet_03v3 4384 4877 4385 4878  "VDD.t438" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD.t439" 224 19712,624 "a_4496_4877#" 224 11648,328
device msubckt pfet_03v3 22582 1168 22583 1169  "VDD.t429" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_22150_1124#" 224 19712,624 "a_22062_684#" 224 11648,328
device msubckt nfet_03v3 19627 6886 19628 6887  "VSS.t1278" "a_18891_6886#" 224 0 "a_19152_6440#" 224 11648,328 "a_19307_6886#" 224 11648,328
device msubckt pfet_03v3 28098 4997 28099 4998  "VDD.t280" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "VDD.t1640" 224 11648,328 "a_27234_4513#" 224 11648,328
device msubckt pfet_03v3 26558 1168 26559 1169  "VDD.t111" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_26126_1124#" 224 19712,624 "a_26038_684#" 224 11648,328
device msubckt nfet_03v3 29651 -5825 29652 -5824  "VSS.t945" "OR_magic_2.VOUT.t10" 224 0 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS.t946" 224 19712,624
device msubckt pfet_03v3 16899 -5366 16900 -5365  "VDD.t825" "CLK.t46" 224 0 "VDD.t826" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 30514 -2095 30515 -2094  "VSS.t829" "OR_magic_2.A.t11" 224 0 "DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VSS.t830" 224 19712,624
device msubckt pfet_03v3 7461 6384 7462 6385  "VDD.t457" "a_6725_7308#" 224 0 "VDD.t781" 224 19712,624 "Q7.t1" 224 19712,624
device msubckt nfet_03v3 11812 -1755 11813 -1754  "VSS.t175" "p2_gen_magic_0.xnor_magic_3.OUT.t4" 224 0 "a_11708_n2115#" 224 11648,328 "VSS.t1210" 224 11648,328
device msubckt pfet_03v3 10380 6440 10381 6441  "VDD.t198" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t6" 224 0 "a_8713_6842#" 224 11648,328 "VDD.t199" 224 19712,624
device msubckt nfet_03v3 7681 -8091 7682 -8090  "VSS.t1157" "Q5.t13" 224 0 "VSS.t1158" 224 19712,624 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 28563 8943 28564 8944  "VDD.t996" "a_27567_8496.t12" 224 0 "LD.t3" 224 11648,328 "VDD.t997" 224 11648,328
device msubckt pfet_03v3 11764 -8548 11765 -8547  "VDD.t1527" "Q4.t10" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1528" 224 19712,624
device msubckt nfet_03v3 28563 8496 28564 8497  "VSS.t577" "a_27567_8496.t11" 224 0 "LD.t2" 224 11648,328 "VSS.t578" 224 11648,328
device msubckt pfet_03v3 8017 -1073 8018 -1072  "VDD.t1238" "Q1.t14" 224 0 "VDD.t1239" 224 11648,328 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 2837 9180 2838 9181  "VDD.t920" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t921" 224 19712,624 "a_2749_10148#" 224 11648,328
device msubckt nfet_03v3 13467 6276 13468 6277  "VSS.t1169" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "a_12931_6276#" 224 11648,328 "a_12387_5792#" 224 19712,624
device msubckt pfet_03v3 17709 4932 17710 4933  "VDD.t40" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t41" 224 11648,328 "a_17405_4932#" 224 11648,328
device msubckt nfet_03v3 4813 1440 4814 1441  "VSS.t752" "LD.t41" 224 0 "VSS.t753" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 16601 1059 16602 1060  "VSS.t356" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "a_16065_1059#" 224 11648,328 "a_15865_1059#" 224 19712,624
device msubckt pfet_03v3 22113 -5359 22114 -5358  "VDD.t1484" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD.t1485" 224 11648,328 "p3_gen_magic_0.P3.t2" 224 11648,328
device msubckt pfet_03v3 10280 -5571 10281 -5570  "VDD.t1393" "D2_2.t13" 224 0 "VDD.t1394" 224 11648,328 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 18595 -8548 18596 -8547  "VDD.t1793" "D2_1.t15" 224 0 "p3_gen_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1794" 224 19712,624
device msubckt nfet_03v3 27329 -5826 27330 -5825  "VSS.t862" "divide_by_2_0.tg_magic_3.CLK.t9" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "divide_by_2_0.tg_magic_3.IN.t6" 224 11648,328
device msubckt pfet_03v3 2079 -5540 2080 -5539  "VDD.t561" "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_1559_n5540#" 224 11648,328 "p3_gen_magic_0.xnor_magic_3.OUT.t0" 224 11648,328
device msubckt nfet_03v3 24640 3947 24641 3948  "VSS.t363" "a_24059_4877#" 224 0 "a_24536_3947#" 224 11648,328 "a_23560_3728#" 224 11648,328
device msubckt pfet_03v3 24338 619 24339 620  "VDD.t1584" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_23258_575#" 224 11648,328 "VDD.t1585" 224 19712,624
device msubckt pfet_03v3 23095 6299 23096 6300  "VDD.t1841" "Q2.t13" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 34144 939 34145 940  "VDD.t262" "divide_by_2_1.tg_magic_1.IN" 224 0 "divide_by_2_1.tg_magic_0.IN" 224 11648,328 "VDD.t263" 224 11648,328
device msubckt pfet_03v3 3053 3964 3054 3965  "VDD.t748" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_4932#" 224 11648,328 "a_2749_3524#" 224 19712,624
device msubckt nfet_03v3 14644 -3644 14645 -3643  "VSS.t930" "p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_14556_n3644#" 224 19712,624 "a_14756_n3644#" 224 11648,328
device msubckt nfet_03v3 5772 -7648 5773 -7647  "VSS.t472" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "VSS.t473" 224 11648,328 "a_5036_n7648#" 224 19712,624
device msubckt pfet_03v3 699 -8548 700 -8547  "VDD.t2128" "Q7.t8" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VDD.t2129" 224 11648,328
device msubckt pfet_03v3 24088 -5874 24089 -5873  "VDD.t688" "a_23352_n6798#" 224 0 "VDD.t690" 224 19712,624 "OR_magic_2.VOUT.t1" 224 19712,624
device msubckt pfet_03v3 1863 -1042 1864 -1041  "VDD.t804" "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "VDD.t805" 224 11648,328 "a_1559_n1042#" 224 11648,328
device msubckt pfet_03v3 1729 10213 1730 10214  "VDD.t64" "7b_counter_0.MDFF_3.QB" 224 0 "VDD.t65" 224 11648,328 "a_1209_9773#" 224 11648,328
device msubckt nfet_03v3 13251 9774 13252 9775  "VSS.t699" "Q1.t13" 224 0 "VSS.t700" 224 11648,328 "a_12931_9774#" 224 11648,328
device msubckt pfet_03v3 24579 4393 24580 4394  "VDD.t1204" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t8" 224 0 "a_24059_4877#" 224 19712,624 "a_24259_4877#" 224 11648,328
device msubckt pfet_03v3 23906 1813 23907 1814  "VDD.t2082" "D2_4.t11" 224 0 "a_23258_1769#" 224 11648,328 "VDD.t2083" 224 11648,328
device msubckt pfet_03v3 9728 -4050 9729 -4049  "VDD.t1823" "D2_6.t8" 224 0 "VDD.t1824" 224 19712,624 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 25300 -2544 25301 -2543  "VDD.t737" "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 17493 1652 17494 1653  "VDD.t695" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t696" 224 19712,624 "a_17405_684#" 224 11648,328
device msubckt pfet_03v3 27882 4997 27883 4998  "VDD.t280" "7b_counter_0.MDFF_7.QB.t3" 224 0 "a_27234_4513#" 224 11648,328 "VDD.t940" 224 11648,328
device msubckt pfet_03v3 6691 -5571 6692 -5570  "VDD.t2042" "D2_3.t9" 224 0 "VDD.t2043" 224 11648,328 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 17493 9181 17494 9182  "VDD.t806" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t808" 224 19712,624 "a_17405_10149#" 224 11648,328
device msubckt nfet_03v3 11927 7309 11928 7310  "VSS.t150" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "VSS.t151" 224 11648,328 "a_11279_6341#" 224 19712,624
device msubckt pfet_03v3 11711 6869 11712 6870  "VDD.t462" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_6341#" 224 19712,624 "a_11191_5901#" 224 11648,328
device msubckt pfet_03v3 13251 4997 13252 4998  "VDD.t1591" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "VDD.t1592" 224 11648,328 "a_12387_4513#" 224 11648,328
device msubckt pfet_03v3 14433 -1312 14434 -1311  "VDD.t70" "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 18850 -1329 18851 -1328  "VSS.t507" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VSS.t508" 224 19712,624
device msubckt nfet_03v3 1513 1059 1514 1060  "VSS.t875" "Q4.t9" 224 0 "a_1409_1059#" 224 11648,328 "VSS.t876" 224 11648,328
device msubckt pfet_03v3 11711 1168 11712 1169  "VDD.t333" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_1124#" 224 19712,624 "a_11191_684#" 224 11648,328
device msubckt pfet_03v3 16601 3803 16602 3804  "VDD.t827" "CLK.t45" 224 0 "a_15865_3363#" 224 11648,328 "VDD.t828" 224 11648,328
device msubckt pfet_03v3 3394 -4050 3395 -4049  "VDD.t1791" "D2_1.t14" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1792" 224 19712,624
device msubckt nfet_03v3 24088 -6798 24089 -6797  "VSS.t451" "a_23352_n6798#" 224 0 "VSS.t452" 224 19712,624 "OR_magic_2.VOUT.t2" 224 19712,624
device msubckt pfet_03v3 405 4976 406 4977  "VDD.t1325" "LD.t40" 224 0 "VDD.t1346" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24505 9110 24506 9111  "VDD.t1649" "7b_counter_0.3_inp_AND_magic_0.C" 224 0 "a_23985_7877#" 224 11648,328 "VDD.t1651" 224 11648,328
device msubckt nfet_03v3 9059 9774 9060 9775  "VSS.t440" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "a_8955_9774#" 224 11648,328 "VSS.t441" 224 11648,328
device msubckt pfet_03v3 5489 1813 5490 1814  "VDD.t1344" "LD.t39" 224 0 "a_5185_2253#" 224 11648,328 "VDD.t1345" 224 11648,328
device msubckt pfet_03v3 15724 -4084 15725 -4083  "VDD.t947" "a_14556_n3644#" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328 "VDD.t948" 224 19712,624
device msubckt pfet_03v3 405 9832 406 9833  "VDD.t1342" "LD.t38" 224 0 "VDD.t1343" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 6673 -3593 6674 -3592  "VSS.t1128" "D2_7.t8" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1129" 224 19712,624
device msubckt nfet_03v3 16385 4557 16386 4558  "VSS.t1063" "Q2.t12" 224 0 "VSS.t1064" 224 11648,328 "a_16065_4557#" 224 11648,328
device msubckt pfet_03v3 20364 1223 20365 1224  "VDD.t596" "a_19152_1223#" 224 0 "7b_counter_0.MDFF_1.QB.t1" 224 11648,328 "VDD.t597" 224 11648,328
device msubckt pfet_03v3 29702 -7046 29703 -7045  "VDD.t1590" "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.IN.t12" 224 11648,328 "divide_by_2_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 13251 8580 13252 8581  "VSS.t60" "CLK.t44" 224 0 "VSS.t61" 224 11648,328 "a_12931_8580#" 224 11648,328
device msubckt pfet_03v3 16169 9020 16170 9021  "VDD.t1720" "7b_counter_0.MDFF_5.LD.t34" 224 0 "a_15865_8580#" 224 11648,328 "VDD.t1721" 224 11648,328
device msubckt pfet_03v3 30327 -5368 30328 -5367  "VDD.t144" "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 19712,624 "divide_by_2_0.tg_magic_3.IN.t2" 224 11648,328
device msubckt nfet_03v3 14143 6657 14144 6658  "VSS.t1002" "7b_counter_0.MDFF_5.LD.t33" 224 0 "VSS.t1003" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 17709 2092 17710 2093  "VSS.t158" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "VSS.t159" 224 11648,328 "a_17405_2092#" 224 19712,624
device msubckt pfet_03v3 27220 5878 27221 5879  "VDD.t502" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 405 1000 406 1001  "VDD.t1340" "LD.t37" 224 0 "VDD.t1341" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13811 -8548 13812 -8547  "VDD.t1177" "D2_5.t8" 224 0 "VDD.t1178" 224 11648,328 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 26517 7557 26518 7558  "VDD.t813" "CLK.t43" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t3" 224 11648,328 "VDD.t814" 224 19712,624
device msubckt pfet_03v3 9059 4997 9060 4998  "VDD.t602" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "a_8411_4513#" 224 11648,328 "VDD.t603" 224 11648,328
device msubckt pfet_03v3 5340 -8095 5341 -8094  "VDD.t298" "Q6.t13" 224 0 "VDD.t1440" 224 11648,328 "a_5036_n8095#" 224 11648,328
device msubckt pfet_03v3 29393 5870 29394 5871  "VDD.t682" "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD.t683" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 25249 -1322 25250 -1321  "VSS.t542" "DFF_magic_0.tg_magic_3.CLK.t11" 224 0 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS.t543" 224 19712,624
device msubckt pfet_03v3 22164 -2559 22165 -2558  "VDD.t2062" "P2.t9" 224 0 "VDD.t2063" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 9948 6440 9949 6441  "VDD.t448" "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 0 "a_9412_5956#" 224 11648,328 "VDD.t450" 224 11648,328
device msubckt nfet_03v3 1729 2253 1730 2254  "VSS.t62" "CLK.t42" 224 0 "VSS.t63" 224 11648,328 "a_1409_2253#" 224 11648,328
device msubckt nfet_03v3 22798 2092 22799 2093  "VSS.t308" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "VSS.t309" 224 11648,328 "a_22150_1124#" 224 19712,624
device msubckt pfet_03v3 23949 -865 23950 -864  "VDD.t815" "CLK.t41" 224 0 "DFF_magic_0.tg_magic_3.CLK.t3" 224 11648,328 "VDD.t816" 224 11648,328
device msubckt nfet_03v3 26085 7100 26086 7101  "VSS.t64" "CLK.t40" 224 0 "VSS.t65" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t4" 224 11648,328
device msubckt pfet_03v3 11927 4932 11928 4933  "VDD.t80" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t292" 224 11648,328 "a_11191_4932#" 224 19712,624
device msubckt pfet_03v3 5574 -5540 5575 -5539  "VDD.t110" "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_5054_n5540#" 224 11648,328 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt nfet_03v3 9043 -7648 9044 -7647  "VSS.t1045" "D2_6.t7" 224 0 "a_8939_n7648#" 224 11648,328 "VSS.t1046" 224 11648,328
device msubckt nfet_03v3 9059 8580 9060 8581  "VSS.t788" "D2_2.t12" 224 0 "a_8955_8580#" 224 11648,328 "VSS.t789" 224 11648,328
device msubckt pfet_03v3 15292 -8582 15293 -8581  "VDD.t105" "p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "a_14556_n8142#" 224 11648,328 "VDD.t106" 224 11648,328
device msubckt nfet_03v3 16385 3363 16386 3364  "VSS.t66" "CLK.t39" 224 0 "VSS.t67" 224 11648,328 "a_16065_3363#" 224 11648,328
device msubckt pfet_03v3 1513 3803 1514 3804  "VDD.t1338" "LD.t36" 224 0 "a_1209_3363#" 224 11648,328 "VDD.t1339" 224 11648,328
device msubckt pfet_03v3 7801 -5571 7802 -5570  "VDD.t1236" "Q1.t12" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1237" 224 11648,328
device msubckt pfet_03v3 19253 4616 19254 4617  "VDD.t1091" "7b_counter_0.MDFF_4.LD.t58" 224 0 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1092" 224 11648,328
device msubckt pfet_03v3 17033 5836 17034 5837  "VDD.t33" "a_15865_6276#" 224 0 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD.t92" 224 19712,624
device msubckt pfet_03v3 1297 5835 1298 5836  "VDD.t264" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "VDD.t727" 224 19712,624 "a_1209_6275#" 224 11648,328
device msubckt pfet_03v3 5489 7029 5490 7030  "VDD.t1336" "LD.t35" 224 0 "a_5185_7469#" 224 11648,328 "VDD.t1337" 224 11648,328
device msubckt nfet_03v3 1297 4557 1298 4558  "VSS.t232" "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 0 "a_1209_4557#" 224 19712,624 "a_1409_4557#" 224 11648,328
device msubckt pfet_03v3 26126 4448 26127 4449  "VDD.t129" "a_26126_3480#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VDD.t133" 224 19712,624
device msubckt pfet_03v3 28774 4616 28775 4617  "VDD.t1089" "7b_counter_0.MDFF_4.LD.t57" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD.t1090" 224 11648,328
device msubckt pfet_03v3 26437 -5367 26438 -5366  "VDD.t1510" "divide_by_2_0.tg_magic_3.CLK.t8" 224 0 "VDD.t1511" 224 11648,328 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 15277 640 15278 641  "VDD.t1087" "7b_counter_0.MDFF_4.LD.t56" 224 0 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1088" 224 11648,328
device msubckt pfet_03v3 14143 4616 14144 4617  "VDD.t1085" "7b_counter_0.MDFF_4.LD.t55" 224 0 "VDD.t1086" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 33028 2167 33029 2168  "VSS.t1101" "divide_by_2_1.tg_magic_3.CLK.t7" 224 0 "divide_by_2_1.tg_magic_3.IN.t9" 224 19712,624 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 9516 739 9517 740  "VDD.t2122" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t7" 224 0 "a_9412_739#" 224 11648,328 "a_9212_739#" 224 11648,328
device msubckt pfet_03v3 25014 1000 25015 1001  "VDD.t1083" "7b_counter_0.MDFF_4.LD.t54" 224 0 "VDD.t1084" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 15599 -872 15600 -871  "VDD.t817" "CLK.t38" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t1" 224 11648,328 "VDD.t818" 224 11648,328
device msubckt nfet_03v3 8843 9774 8844 9775  "VSS.t339" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_8411_9730#" 224 19712,624 "a_8955_9774#" 224 11648,328
device msubckt nfet_03v3 7951 8741 7952 8742  "VSS.t243" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "VSS.t244" 224 11648,328 "a_7303_8697#" 224 19712,624
device msubckt pfet_03v3 24073 8680 24074 8681  "VDD.t313" "7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_23985_7877#" 224 19712,624 "VDD.t314" 224 11648,328
device msubckt pfet_03v3 15953 9020 15954 9021  "VDD.t1718" "7b_counter_0.MDFF_5.LD.t32" 224 0 "VDD.t1719" 224 19712,624 "a_15865_8580#" 224 11648,328
device msubckt nfet_03v3 4323 9163 4324 9164  "VSS.t920" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "a_4235_9163#" 224 19712,624 "VSS.t921" 224 11648,328
device msubckt pfet_03v3 4600 9609 4601 9610  "VDD.t1195" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t8" 224 0 "a_4496_9609#" 224 11648,328 "VDD.t1196" 224 11648,328
device msubckt pfet_03v3 2061 -8579 2062 -8578  "VDD.t773" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_1541_n8579#" 224 11648,328 "p3_gen_magic_0.xnor_magic_1.OUT.t2" 224 11648,328
device msubckt nfet_03v3 717 -1530 718 -1529  "VSS.t964" "Q3.t16" 224 0 "VSS.t965" 224 19712,624 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 27041 -2552 27042 -2551  "VDD.t790" "DFF_magic_0.tg_magic_1.IN" 224 0 "DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD.t791" 224 11648,328
device msubckt nfet_03v3 2079 -6471 2080 -6470  "VSS.t1217" "D2_4.t10" 224 0 "a_1975_n6471#" 224 11648,328 "VSS.t1218" 224 11648,328
device msubckt pfet_03v3 19929 9020 19930 9021  "VDD.t1716" "7b_counter_0.MDFF_5.LD.t31" 224 0 "VDD.t1717" 224 19712,624 "a_19841_8580#" 224 11648,328
device msubckt pfet_03v3 34244 -1857 34245 -1856  "VDD.t610" "mux_magic_0.OR_magic_0.A" 224 0 "VDD.t614" 224 19712,624 "a_34156_n889#" 224 11648,328
device msubckt pfet_03v3 8843 4997 8844 4998  "VDD.t604" "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 0 "VDD.t605" 224 11648,328 "a_8411_4513#" 224 11648,328
device msubckt pfet_03v3 31544 8943 31545 8944  "VDD.t1275" "DFF_magic_0.D.t21" 224 0 "a_31440_8496.t4" 224 11648,328 "VDD.t1276" 224 11648,328
device msubckt nfet_03v3 31544 8496 31545 8497  "VSS.t718" "DFF_magic_0.D.t20" 224 0 "a_31440_8496.t7" 224 11648,328 "VSS.t719" 224 11648,328
device msubckt nfet_03v3 15277 9393 15278 9394  "VSS.t986" "7b_counter_0.MDFF_5.LD.t30" 224 0 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS.t1001" 224 11648,328
device msubckt pfet_03v3 25011 4393 25012 4394  "VDD.t527" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t7" 224 0 "VDD.t1203" 224 11648,328 "a_23560_3728#" 224 11648,328
device msubckt nfet_03v3 17354 -3644 17355 -3643  "VSS.t190" "a_16186_n3644#" 224 0 "VSS.t191" 224 19712,624 "p2_gen_magic_0.AND2_magic_0.OUT" 224 19712,624
device msubckt pfet_03v3 22117 10149 22118 10150  "VDD.t349" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_8741#" 224 11648,328 "a_21381_10149#" 224 19712,624
device msubckt pfet_03v3 7951 3964 7952 3965  "VDD.t580" "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 0 "a_7215_4932#" 224 11648,328 "VDD.t586" 224 19712,624
device msubckt nfet_03v3 17033 1059 17034 1060  "VSS.t357" "a_15865_1059#" 224 0 "VSS.t358" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 8929 6886 8930 6887  "VSS.t206" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t5" 224 0 "a_8825_6886#" 224 11648,328 "7b_counter_0.MDFF_5.QB.t0" 224 11648,328
device msubckt nfet_03v3 1297 3363 1298 3364  "VSS.t751" "LD.t34" 224 0 "a_1209_3363#" 224 19712,624 "a_1409_3363#" 224 11648,328
device msubckt nfet_03v3 25072 3947 25073 3948  "VSS.t683" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t6" 224 0 "a_24536_3947#" 224 11648,328 "VSS.t684" 224 11648,328
device msubckt pfet_03v3 1513 9019 1514 9020  "VDD.t1334" "LD.t33" 224 0 "a_1209_8579#" 224 11648,328 "VDD.t1335" 224 11648,328
device msubckt nfet_03v3 10167 9393 10168 9394  "VSS.t999" "7b_counter_0.MDFF_5.LD.t29" 224 0 "VSS.t1000" 224 11648,328 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 8843 8580 8844 8581  "VSS.t998" "7b_counter_0.MDFF_5.LD.t28" 224 0 "a_8411_8536#" 224 19712,624 "a_8955_8580#" 224 11648,328
device msubckt nfet_03v3 11927 2092 11928 2093  "VSS.t245" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "VSS.t427" 224 11648,328 "a_11279_1124#" 224 19712,624
device msubckt pfet_03v3 19472 5956 19473 5957  "VDD.t156" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD.t157" 224 11648,328 "a_19152_5956#" 224 11648,328
device msubckt pfet_03v3 29355 -866 29356 -865  "VDD.t90" "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 28661 -7054 28662 -7053  "VDD.t395" "divide_by_2_0.tg_magic_1.IN" 224 0 "divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VDD.t396" 224 19712,624
device msubckt pfet_03v3 24338 1813 24339 1814  "VDD.t1081" "7b_counter_0.MDFF_4.LD.t53" 224 0 "a_23258_1769#" 224 11648,328 "VDD.t1082" 224 19712,624
device msubckt pfet_03v3 22117 9665 22118 9666  "VDD.t349" "a_21381_8741#" 224 0 "VDD.t772" 224 19712,624 "Q1.t1" 224 19712,624
device msubckt pfet_03v3 25976 -2544 25977 -2543  "VDD.t819" "CLK.t37" 224 0 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t820" 224 11648,328
device msubckt pfet_03v3 32218 5870 32219 5871  "VDD.t1292" "7b_counter_0.NAND_magic_0.A.t10" 224 0 "VDD.t1293" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 4816 4393 4817 4394  "VDD.t436" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "VDD.t440" 224 11648,328 "a_4496_4877#" 224 11648,328
device msubckt pfet_03v3 13379 -4050 13380 -4049  "VDD.t1175" "D2_5.t7" 224 0 "VDD.t1176" 224 19712,624 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 19843 6886 19844 6887  "VSS.t1271" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_19307_6886#" 224 11648,328 "VSS.t1272" 224 11648,328
device msubckt pfet_03v3 26774 1168 26775 1169  "VDD.t113" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_26038_684#" 224 11648,328 "VDD.t114" 224 19712,624
device msubckt nfet_03v3 16169 6276 16170 6277  "VSS.t975" "7b_counter_0.MDFF_6.QB.t4" 224 0 "a_16065_6276#" 224 11648,328 "VSS.t976" 224 11648,328
device msubckt pfet_03v3 15277 4976 15278 4977  "VDD.t1046" "7b_counter_0.MDFF_4.LD.t52" 224 0 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1080" 224 11648,328
device msubckt pfet_03v3 30815 7556 30816 7557  "VDD.t811" "CLK.t36" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t812" 224 19712,624
device msubckt pfet_03v3 11596 -5810 11597 -5809  "VDD.t1617" "p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD.t1619" 224 11648,328 "a_11292_n6613#" 224 11648,328
device msubckt nfet_03v3 5403 3947 5404 3948  "VSS.t182" "a_4496_4393#" 224 0 "VSS.t183" 224 11648,328 "a_5515_3947#" 224 11648,328
device msubckt pfet_03v3 27234 1813 27235 1814  "VDD.t294" "a_27234_1769#" 224 0 "VDD.t295" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 19929 10214 19930 10215  "VDD.t1554" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "VDD.t1555" 224 19712,624 "a_19841_9774#" 224 11648,328
device msubckt pfet_03v3 17033 3803 17034 3804  "VDD.t361" "a_15865_3363#" 224 0 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD.t362" 224 19712,624
device msubckt pfet_03v3 16817 10214 16818 10215  "VDD.t13" "a_15865_9774#" 224 0 "VDD.t14" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 10167 4976 10168 4977  "VDD.t1044" "7b_counter_0.MDFF_4.LD.t51" 224 0 "VDD.t1079" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 30453 4438 30454 4439  "VDD.t1457" "OR_magic_2.A.t10" 224 0 "VDD.t1463" 224 19712,624 "a_30365_4922#" 224 11648,328
device msubckt nfet_03v3 5142 -1973 5143 -1972  "VSS.t1062" "Q2.t11" 224 0 "a_5054_n1973#" 224 19712,624 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 19469 10193 19470 10194  "VDD.t1714" "7b_counter_0.MDFF_5.LD.t27" 224 0 "VDD.t1715" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 11279 4448 11280 4449  "VDD.t77" "a_11279_3480#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t1" 224 19712,624 "VDD.t79" 224 19712,624
device msubckt pfet_03v3 15277 1000 15278 1001  "VDD.t1077" "7b_counter_0.MDFF_4.LD.t50" 224 0 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1078" 224 11648,328
device msubckt pfet_03v3 17925 4932 17926 4933  "VDD.t230" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_4932#" 224 11648,328 "a_17405_3524#" 224 11648,328
device msubckt nfet_03v3 15599 -5823 15600 -5822  "VSS.t68" "CLK.t35" 224 0 "VSS.t69" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t4" 224 11648,328
device msubckt pfet_03v3 24798 1000 24799 1001  "VDD.t1075" "7b_counter_0.MDFF_4.LD.t49" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD.t1076" 224 11648,328
device msubckt pfet_03v3 17575 -5366 17576 -5365  "VDD.t1644" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t10" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 8827 -4081 8828 -4080  "VDD.t5" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "VDD.t6" 224 11648,328 "a_8523_n4081#" 224 11648,328
device msubckt pfet_03v3 2161 10213 2162 10214  "VDD.t913" "a_1209_9773#" 224 0 "VDD.t914" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 13441 -2115 13442 -2114  "VSS.t475" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n2115#" 224 19712,624 "a_13553_n2115#" 224 11648,328
device msubckt nfet_03v3 23258 1059 23259 1060  "VSS.t382" "a_23258_575#" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS.t383" 224 19712,624
device msubckt nfet_03v3 4813 6656 4814 6657  "VSS.t749" "LD.t32" 224 0 "VSS.t750" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 18691 -6596 18692 -6595  "VSS.t1243" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t14" 224 0 "VSS.t1244" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 13927 9393 13928 9394  "VSS.t984" "7b_counter_0.MDFF_5.LD.t26" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS.t997" 224 11648,328
device msubckt nfet_03v3 5574 -6471 5575 -6470  "VSS.t1189" "D2_3.t8" 224 0 "a_5470_n6471#" 224 11648,328 "VSS.t1190" 224 11648,328
device msubckt pfet_03v3 8113 -8548 8114 -8547  "VDD.t1998" "Q5.t12" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1999" 224 19712,624
device msubckt pfet_03v3 16031 -872 16032 -871  "VDD.t1913" "CLK.t34" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t2" 224 11648,328 "VDD.t1914" 224 19712,624
device msubckt nfet_03v3 20164 -2092 20165 -2091  "VSS.t848" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t10" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 24795 4393 24796 4394  "VDD.t529" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "a_24259_4877#" 224 11648,328 "VDD.t533" 224 11648,328
device msubckt pfet_03v3 11279 6385 11280 6386  "VDD.t77" "a_11279_6341#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VDD.t445" 224 19712,624
device msubckt pfet_03v3 23095 7751 23096 7752  "VDD.t1841" "Q2.t10" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 6259 -5571 6260 -5570  "VDD.t2040" "D2_3.t7" 224 0 "VDD.t2041" 224 19712,624 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 24523 10548 24524 10549  "VDD.t497" "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "VDD.t498" 224 11648,328 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 7303 10149 7304 10150  "VDD.t1595" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_7215_10149#" 224 19712,624 "a_7303_8697#" 224 11648,328
device msubckt nfet_03v3 28514 -2085 28515 -2084  "VSS.t541" "DFF_magic_0.tg_magic_3.CLK.t10" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt nfet_03v3 15953 6276 15954 6277  "VSS.t117" "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 0 "a_15865_6276#" 224 19712,624 "a_16065_6276#" 224 11648,328
device msubckt pfet_03v3 22879 7267 22880 7268  "VDD.t1227" "Q1.t11" 224 0 "VDD.t1235" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt pfet_03v3 2837 4932 2838 4933  "VDD.t631" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "a_2749_4932#" 224 19712,624 "VDD.t929" 224 11648,328
device msubckt pfet_03v3 621 4976 622 4977  "VDD.t1306" "LD.t31" 224 0 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1333" 224 11648,328
device msubckt pfet_03v3 24721 9110 24722 9111  "VDD.t2147" "a_23985_7877#" 224 0 "VDD.t2149" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 9275 9774 9276 9775  "VSS.t442" "7b_counter_0.MDFF_5.tspc2_magic_0.Q" 224 0 "VSS.t443" 224 11648,328 "a_8955_9774#" 224 11648,328
device msubckt nfet_03v3 26126 3524 26127 3525  "VSS.t178" "a_26126_3480#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 19712,624 "VSS.t179" 224 19712,624
device msubckt nfet_03v3 21948 -2102 21949 -2101  "VSS.t1201" "P2.t8" 224 0 "VSS.t1202" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 621 9832 622 9833  "VDD.t1331" "LD.t30" 224 0 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1332" 224 11648,328
device msubckt nfet_03v3 5705 1059 5706 1060  "VSS.t483" "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 0 "VSS.t484" 224 11648,328 "a_5385_1059#" 224 11648,328
device msubckt pfet_03v3 35185 947 35186 948  "VDD.t778" "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.IN.t8" 224 19712,624 "divide_by_2_1.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 20580 1223 20581 1224  "VDD.t936" "7b_counter_0.MDFF_1.QB.t4" 224 0 "VDD.t937" 224 11648,328 "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 13927 4976 13928 4977  "VDD.t1042" "7b_counter_0.MDFF_4.LD.t48" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD.t1074" 224 11648,328
device msubckt nfet_03v3 8827 -3150 8828 -3149  "VSS.t106" "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_6.OUT" 224 11648,328 "a_8939_n3150#" 224 11648,328
device msubckt pfet_03v3 5032 9609 5033 9610  "VDD.t1194" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t7" 224 0 "a_4496_10093#" 224 11648,328 "a_4235_9163#" 224 19712,624
device msubckt pfet_03v3 16385 9020 16386 9021  "VDD.t1907" "CLK.t33" 224 0 "VDD.t1908" 224 11648,328 "a_15865_8580#" 224 11648,328
device msubckt nfet_03v3 16706 -8142 16707 -8141  "VSS.t513" "p3_gen_magic_0.xnor_magic_1.OUT.t4" 224 0 "VSS.t514" 224 11648,328 "a_16386_n8142#" 224 11648,328
device msubckt pfet_03v3 28112 5878 28113 5879  "VDD.t502" "CLK.t32" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1906" 224 11648,328
device msubckt pfet_03v3 621 1000 622 1001  "VDD.t1329" "LD.t29" 224 0 "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1330" 224 11648,328
device msubckt pfet_03v3 9275 4997 9276 4998  "VDD.t523" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "VDD.t524" 224 11648,328 "a_8411_4513#" 224 11648,328
device msubckt pfet_03v3 35566 2625 35567 2626  "VDD.t1572" "OR_magic_1.VOUT.t12" 224 0 "VDD.t1573" 224 11648,328 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 16817 4997 16818 4998  "VDD.t35" "a_15865_4557#" 224 0 "VDD.t36" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 13927 1000 13928 1001  "VDD.t1072" "7b_counter_0.MDFF_4.LD.t47" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD.t1073" 224 11648,328
device msubckt pfet_03v3 405 6216 406 6217  "VDD.t1327" "LD.t28" 224 0 "VDD.t1328" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 1945 2253 1946 2254  "VSS.t748" "LD.t27" 224 0 "a_1409_2253#" 224 11648,328 "a_1209_2253#" 224 19712,624
device msubckt pfet_03v3 12387 1813 12388 1814  "VDD.t784" "a_12387_1769#" 224 0 "VDD.t785" 224 19712,624 "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 699 -3593 700 -3592  "VSS.t1256" "Q7.t7" 224 0 "VSS.t1257" 224 19712,624 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 14089 -2115 14090 -2114  "VSS.t476" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13553_n2115#" 224 11648,328 "a_13353_n2115#" 224 19712,624
device msubckt pfet_03v3 10376 -4050 10377 -4049  "VDD.t1821" "D2_6.t6" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1822" 224 19712,624
device msubckt nfet_03v3 29270 -6587 29271 -6586  "VSS.t861" "divide_by_2_0.tg_magic_3.CLK.t7" 224 0 "divide_by_2_0.tg_magic_3.IN.t8" 224 19712,624 "divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 9275 8580 9276 8581  "VSS.t786" "D2_2.t11" 224 0 "VSS.t787" 224 11648,328 "a_8955_8580#" 224 11648,328
device msubckt nfet_03v3 20164 -6586 20165 -6585  "VSS.t70" "CLK.t31" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 18141 6869 18142 6870  "VDD.t234" "a_17405_7309#" 224 0 "VDD.t235" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 1729 7469 1730 7470  "VSS.t71" "CLK.t30" 224 0 "VSS.t72" 224 11648,328 "a_1409_7469#" 224 11648,328
device msubckt nfet_03v3 12910 -7648 12911 -7647  "VSS.t371" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "VSS.t372" 224 11648,328 "a_12174_n7648#" 224 19712,624
device msubckt pfet_03v3 29206 4976 29207 4977  "VDD.t1040" "7b_counter_0.MDFF_4.LD.t46" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1071" 224 19712,624
device msubckt pfet_03v3 18141 1168 18142 1169  "VDD.t534" "a_17405_2092#" 224 0 "VDD.t535" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt pfet_03v3 28990 4616 28991 4617  "VDD.t1069" "7b_counter_0.MDFF_4.LD.t45" 224 0 "VDD.t1070" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 5489 5835 5490 5836  "VDD.t242" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_5185_6275#" 224 11648,328 "VDD.t243" 224 11648,328
device msubckt pfet_03v3 22798 684 22799 685  "VDD.t426" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t428" 224 11648,328 "a_22062_684#" 224 19712,624
device msubckt nfet_03v3 5619 9163 5620 9164  "VSS.t680" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t6" 224 0 "a_5515_9163#" 224 11648,328 "7b_counter_0.MDFF_3.QB" 224 11648,328
device msubckt nfet_03v3 33244 2167 33245 2168  "VSS.t1100" "divide_by_2_1.tg_magic_3.CLK.t6" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328 "divide_by_2_1.tg_magic_3.IN.t10" 224 11648,328
device msubckt pfet_03v3 25230 1000 25231 1001  "VDD.t1036" "7b_counter_0.MDFF_4.LD.t44" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1068" 224 19712,624
device msubckt nfet_03v3 2837 2092 2838 2093  "VSS.t212" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "a_2749_2092#" 224 19712,624 "VSS.t213" 224 11648,328
device msubckt pfet_03v3 12819 7030 12820 7031  "VDD.t1391" "D2_2.t10" 224 0 "VDD.t1392" 224 11648,328 "a_12387_6986#" 224 11648,328
device msubckt pfet_03v3 5489 619 5490 620  "VDD.t365" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_5185_1059#" 224 11648,328 "VDD.t366" 224 11648,328
device msubckt pfet_03v3 29206 1000 29207 1001  "VDD.t1066" "7b_counter_0.MDFF_4.LD.t43" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1067" 224 19712,624
device msubckt nfet_03v3 21897 -1322 21898 -1321  "VSS.t585" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS.t586" 224 19712,624 "P2.t4" 224 11648,328
device msubckt nfet_03v3 22117 8741 22118 8742  "VSS.t493" "a_21381_8741#" 224 0 "VSS.t494" 224 19712,624 "Q1.t2" 224 19712,624
device msubckt pfet_03v3 1729 4997 1730 4998  "VDD.t1449" "7b_counter_0.MDFF_0.QB.t5" 224 0 "VDD.t1867" 224 11648,328 "a_1209_4557#" 224 11648,328
device msubckt nfet_03v3 25137 -5824 25138 -5823  "VSS.t943" "OR_magic_2.VOUT.t9" 224 0 "VSS.t944" 224 19712,624 "divide_by_2_0.tg_magic_3.CLK.t1" 224 11648,328
device msubckt pfet_03v3 1629 -3597 1630 -3596  "VDD.t434" "Q7.t6" 224 0 "a_1541_n3597#" 224 19712,624 "VDD.t2127" 224 11648,328
device msubckt pfet_03v3 27113 -5367 27114 -5366  "VDD.t2017" "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.IN.t16" 224 19712,624 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 14434 -6253 14435 -6252  "VSS.t327" "p3_gen_magic_0.3_inp_AND_magic_0.C.t3" 224 0 "a_13769_n6613#" 224 19712,624 "VSS.t1091" 224 19712,624
device msubckt pfet_03v3 6457 -4050 6458 -4049  "VDD.t1957" "D2_7.t7" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1958" 224 11648,328
device msubckt pfet_03v3 9300 5956 9301 5957  "VDD.t197" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t4" 224 0 "a_9212_5956#" 224 19712,624 "a_9412_5956#" 224 11648,328
device msubckt pfet_03v3 32436 8943 32437 8944  "VDD.t1927" "a_31440_8496.t13" 224 0 "7b_counter_0.MDFF_4.LD.t4" 224 11648,328 "VDD.t1928" 224 11648,328
device msubckt nfet_03v3 32436 8496 32437 8497  "VSS.t1111" "a_31440_8496.t12" 224 0 "7b_counter_0.MDFF_4.LD.t3" 224 11648,328 "VSS.t1112" 224 11648,328
device msubckt pfet_03v3 31760 8943 31761 8944  "VDD.t1273" "DFF_magic_0.D.t19" 224 0 "VDD.t1274" 224 11648,328 "a_31440_8496.t5" 224 19712,624
device msubckt pfet_03v3 3485 9180 3486 9181  "VDD.t20" "a_2749_8740#" 224 0 "VDD.t21" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 1729 6275 1730 6276  "VSS.t815" "Q6.t12" 224 0 "VSS.t816" 224 11648,328 "a_1409_6275#" 224 11648,328
device msubckt nfet_03v3 31760 8496 31761 8497  "VSS.t716" "DFF_magic_0.D.t18" 224 0 "VSS.t717" 224 11648,328 "a_31440_8496.t8" 224 19712,624
device msubckt nfet_03v3 13811 -3593 13812 -3592  "VSS.t663" "D2_5.t6" 224 0 "p2_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS.t664" 224 19712,624
device msubckt nfet_03v3 15493 9393 15494 9394  "VSS.t982" "7b_counter_0.MDFF_5.LD.t25" 224 0 "VSS.t996" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 22117 3964 22118 3965  "VDD.t2170" "a_21381_3524#" 224 0 "VDD.t2172" 224 19712,624 "Q3.t1" 224 19712,624
device msubckt nfet_03v3 26357 -1324 26358 -1323  "VSS.t540" "DFF_magic_0.tg_magic_3.CLK.t9" 224 0 "DFF_magic_0.D.t3" 224 11648,328 "DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 2746 -8548 2747 -8547  "VDD.t2030" "p3_gen_magic_0.xnor_magic_1.B.t2" 224 0 "VDD.t2031" 224 19712,624 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 19469 9393 19470 9394  "VSS.t994" "7b_counter_0.MDFF_5.LD.t24" 224 0 "VSS.t995" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 29190 -2544 29191 -2543  "VDD.t957" "DFF_magic_0.tg_magic_3.CLK.t8" 224 0 "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t958" 224 11648,328
device msubckt nfet_03v3 30453 3514 30454 3515  "VSS.t827" "OR_magic_2.A.t9" 224 0 "a_30365_3514#" 224 19712,624 "VSS.t828" 224 11648,328
device msubckt pfet_03v3 3053 1168 3054 1169  "VDD.t223" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_684#" 224 11648,328 "a_2749_2092#" 224 19712,624
device msubckt nfet_03v3 14434 -6613 14435 -6612  "VSS.t328" "p3_gen_magic_0.3_inp_AND_magic_0.C.t2" 224 0 "a_13769_n6613#" 224 19712,624 "VSS.t1090" 224 19712,624
device msubckt pfet_03v3 21469 10149 21470 10150  "VDD.t410" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "a_21381_10149#" 224 19712,624 "VDD.t412" 224 11648,328
device msubckt nfet_03v3 11279 3524 11280 3525  "VSS.t148" "a_11279_3480#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t2" 224 19712,624 "VSS.t149" 224 19712,624
device msubckt pfet_03v3 12478 -4081 12479 -4080  "VDD.t140" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "VDD.t141" 224 11648,328 "a_12174_n4081#" 224 11648,328
device msubckt nfet_03v3 10383 9393 10384 9394  "VSS.t992" "7b_counter_0.MDFF_5.LD.t23" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS.t993" 224 19712,624
device msubckt pfet_03v3 1647 -1526 1648 -1525  "VDD.t802" "Q3.t15" 224 0 "a_1559_n1526#" 224 19712,624 "VDD.t1680" 224 11648,328
device msubckt nfet_03v3 26122 8663 26123 8664  "VSS.t730" "7b_counter_0.NAND_magic_0.A.t9" 224 0 "VSS.t731" 224 19712,624 "DFF_magic_0.D.t11" 224 11648,328
device msubckt pfet_03v3 7029 1168 7030 1169  "VDD.t660" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_684#" 224 11648,328 "a_6725_2092#" 224 19712,624
device msubckt pfet_03v3 32704 -824 32705 -823  "VDD.t702" "mux_magic_0.AND2_magic_0.A" 224 0 "VDD.t703" 224 19712,624 "a_32616_n1264#" 224 11648,328
device msubckt pfet_03v3 28229 -7054 28230 -7053  "VDD.t397" "divide_by_2_0.tg_magic_1.IN" 224 0 "divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VDD.t398" 224 11648,328
device msubckt nfet_03v3 14359 9393 14360 9394  "VSS.t979" "7b_counter_0.MDFF_5.LD.t22" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VSS.t991" 224 19712,624
device msubckt nfet_03v3 13441 -1755 13442 -1754  "VSS.t475" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n2115#" 224 19712,624 "a_13553_n2115#" 224 11648,328
device msubckt pfet_03v3 17626 -7045 17627 -7044  "VDD.t2100" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t12" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2101" 224 11648,328
device msubckt pfet_03v3 27896 5878 27897 5879  "VDD.t502" "CLK.t29" 224 0 "VDD.t1703" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 1297 8579 1298 8580  "VSS.t747" "LD.t26" 224 0 "a_1209_8579#" 224 19712,624 "a_1409_8579#" 224 11648,328
device msubckt pfet_03v3 23311 7267 23312 7268  "VDD.t1670" "Q3.t14" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 28904 7557 28905 7558  "VDD.t505" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD.t506" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 29571 -866 29572 -865  "VDD.t91" "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 11648,328 "DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 1513 9773 1514 9774  "VSS.t136" "7b_counter_0.MDFF_3.QB" 224 0 "a_1409_9773#" 224 11648,328 "VSS.t137" 224 11648,328
device msubckt nfet_03v3 13873 -6253 13874 -6252  "VSS.t327" "p3_gen_magic_0.3_inp_AND_magic_0.C.t1" 224 0 "a_13769_n6613#" 224 11648,328 "VSS.t1089" 224 11648,328
device msubckt pfet_03v3 32434 5870 32435 5871  "VDD.t1263" "7b_counter_0.NAND_magic_0.A.t8" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD.t1264" 224 11648,328
device msubckt pfet_03v3 21948 -7053 21949 -7052  "VDD.t1975" "p3_gen_magic_0.P3.t9" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD.t1976" 224 11648,328
device msubckt pfet_03v3 5708 4393 5709 4394  "VDD.t147" "a_4496_4393#" 224 0 "7b_counter_0.MDFF_0.QB.t0" 224 11648,328 "VDD.t148" 224 11648,328
device msubckt nfet_03v3 32187 1406 32188 1407  "VSS.t894" "OR_magic_1.VOUT.t11" 224 0 "divide_by_2_1.tg_magic_0.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 19123 -2559 19124 -2558  "VDD.t1007" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD.t1008" 224 19712,624
device msubckt nfet_03v3 16385 6276 16386 6277  "VSS.t973" "7b_counter_0.MDFF_6.QB.t3" 224 0 "VSS.t974" 224 11648,328 "a_16065_6276#" 224 11648,328
device msubckt pfet_03v3 31707 7556 31708 7557  "VDD.t712" "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 15493 4976 15494 4977  "VDD.t1034" "7b_counter_0.MDFF_4.LD.t42" 224 0 "VDD.t1065" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 30383 7099 30384 7100  "VSS.t73" "CLK.t28" 224 0 "VSS.t74" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 21897 -5816 21898 -5815  "VSS.t840" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "VSS.t841" 224 19712,624 "p3_gen_magic_0.P3.t4" 224 11648,328
device msubckt pfet_03v3 19469 4976 19470 4977  "VDD.t1032" "7b_counter_0.MDFF_4.LD.t41" 224 0 "VDD.t1064" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 3269 4932 3270 4933  "VDD.t403" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_4932#" 224 11648,328 "a_2749_3524#" 224 11648,328
device msubckt nfet_03v3 16601 7470 16602 7471  "VSS.t990" "7b_counter_0.MDFF_5.LD.t21" 224 0 "a_16065_7470#" 224 11648,328 "a_15865_7470#" 224 19712,624
device msubckt pfet_03v3 27450 1813 27451 1814  "VDD.t296" "a_27234_1769#" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD.t297" 224 11648,328
device msubckt pfet_03v3 3412 -5571 3413 -5570  "VDD.t2080" "D2_4.t9" 224 0 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2081" 224 19712,624
device msubckt pfet_03v3 10383 4976 10384 4977  "VDD.t1030" "7b_counter_0.MDFF_4.LD.t40" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1063" 224 19712,624
device msubckt pfet_03v3 30836 2626 30837 2627  "VDD.t1570" "OR_magic_1.VOUT.t10" 224 0 "VDD.t1571" 224 19712,624 "divide_by_2_1.inverter_magic_5.VOUT" 224 11648,328
device msubckt pfet_03v3 14433 -830 14434 -829  "VDD.t70" "VDD.t219" 224 0 "VDD.t220" 224 0 "VDD.t220" 224 19712,624
device msubckt nfet_03v3 13873 -6613 13874 -6612  "VSS.t328" "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13769_n6613#" 224 11648,328 "a_13553_n6613#" 224 11648,328
device msubckt pfet_03v3 9163 -1526 9164 -1525  "VDD.t653" "D2_2.t9" 224 0 "a_8643_n1526#" 224 11648,328 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 14359 4976 14360 4977  "VDD.t1028" "7b_counter_0.MDFF_4.LD.t39" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1062" 224 19712,624
device msubckt pfet_03v3 7303 4448 7304 4449  "VDD.t167" "a_7303_3480#" 224 0 "Q6.t1" 224 19712,624 "VDD.t169" 224 19712,624
device msubckt pfet_03v3 9951 4616 9952 4617  "VDD.t1060" "7b_counter_0.MDFF_4.LD.t38" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 19712,624 "VDD.t1061" 224 11648,328
device msubckt pfet_03v3 15493 1000 15494 1001  "VDD.t1058" "7b_counter_0.MDFF_4.LD.t37" 224 0 "VDD.t1059" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 5124 -8579 5125 -8578  "VDD.t300" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "a_5036_n8579#" 224 19712,624 "VDD.t301" 224 11648,328
device msubckt nfet_03v3 15076 -8142 15077 -8141  "VSS.t162" "p3_gen_magic_0.xnor_magic_6.OUT" 224 0 "VSS.t163" 224 11648,328 "a_14756_n8142#" 224 11648,328
device msubckt nfet_03v3 3053 7308 3054 7309  "VSS.t111" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 0 "VSS.t294" 224 11648,328 "a_2749_7308#" 224 19712,624
device msubckt nfet_03v3 12478 -3150 12479 -3149  "VSS.t181" "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12590_n3150#" 224 11648,328
device msubckt pfet_03v3 13657 -5380 13658 -5379  "VDD.t467" "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "VDD.t469" 224 11648,328 "a_13353_n6613#" 224 11648,328
device msubckt pfet_03v3 19897 -5367 19898 -5366  "VDD.t2098" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t11" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2099" 224 11648,328
device msubckt nfet_03v3 7029 7308 7030 7309  "VSS.t318" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.B" 224 0 "VSS.t319" 224 11648,328 "a_6725_7308#" 224 19712,624
device msubckt pfet_03v3 6813 1168 6814 1169  "VDD.t719" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t722" 224 19712,624 "a_6725_684#" 224 11648,328
device msubckt pfet_03v3 14359 1000 14360 1001  "VDD.t1056" "7b_counter_0.MDFF_4.LD.t36" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1057" 224 19712,624
device msubckt pfet_03v3 12028 -5380 12029 -5379  "VDD.t764" "a_11292_n6613#" 224 0 "VDD.t766" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 21469 9181 21470 9182  "VDD.t410" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t413" 224 19712,624 "a_21381_10149#" 224 11648,328
device msubckt nfet_03v3 2377 2253 2378 2254  "VSS.t257" "a_1209_2253#" 224 0 "VSS.t1270" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 13251 619 13252 620  "VDD.t1024" "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 0 "VDD.t1025" 224 11648,328 "a_12387_575#" 224 11648,328
device msubckt pfet_03v3 405 5856 406 5857  "VDD.t1325" "LD.t25" 224 0 "VDD.t1326" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 837 10192 838 10193  "VDD.t1323" "LD.t24" 224 0 "VDD.t1324" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 7465 -8548 7466 -8547  "VDD.t1996" "Q5.t11" 224 0 "VDD.t1997" 224 19712,624 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 8731 -1973 8732 -1972  "VSS.t698" "Q1.t10" 224 0 "a_8643_n1973#" 224 19712,624 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt nfet_03v3 14089 -1755 14090 -1754  "VSS.t476" "a_13353_n2115#" 224 0 "VSS.t477" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 31971 1406 31972 1407  "VSS.t893" "OR_magic_1.VOUT.t9" 224 0 "divide_by_2_1.tg_magic_3.OUT" 224 19712,624 "divide_by_2_1.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 2161 3803 2162 3804  "VDD.t321" "a_1209_3363#" 224 0 "VDD.t322" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 5273 2253 5274 2254  "VSS.t746" "LD.t23" 224 0 "a_5185_2253#" 224 19712,624 "a_5385_2253#" 224 11648,328
device msubckt nfet_03v3 27234 4557 27235 4558  "VSS.t241" "a_27234_4513#" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS.t242" 224 19712,624
device msubckt pfet_03v3 8627 10214 8628 10215  "VDD.t491" "a_8411_9730#" 224 0 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD.t492" 224 11648,328
device msubckt nfet_03v3 16683 -5823 16684 -5822  "VSS.t75" "CLK.t27" 224 0 "VSS.t76" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 12603 5836 12604 5837  "VDD.t73" "a_12387_5792#" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD.t559" 224 11648,328
device msubckt pfet_03v3 915 -8548 916 -8547  "VDD.t2125" "Q7.t5" 224 0 "VDD.t2126" 224 11648,328 "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 9491 9774 9492 9775  "VSS.t340" "7b_counter_0.MDFF_5.mux_magic_2.AND2_magic_0.A" 224 0 "a_8955_9774#" 224 11648,328 "a_8411_9730#" 224 19712,624
device msubckt pfet_03v3 5464 10093 5465 10094  "VDD.t1193" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t5" 224 0 "a_4496_10093#" 224 11648,328 "a_4235_9163#" 224 19712,624
device msubckt pfet_03v3 17626 -2551 17627 -2550  "VDD.t1902" "CLK.t26" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1903" 224 11648,328
device msubckt pfet_03v3 29616 9419 29617 9420  "VDD.t1271" "DFF_magic_0.D.t17" 224 0 "a_29512_8496.t3" 224 11648,328 "VDD.t1272" 224 11648,328
device msubckt nfet_03v3 5921 1059 5922 1060  "VSS.t278" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "a_5385_1059#" 224 11648,328 "a_5185_1059#" 224 19712,624
device msubckt nfet_03v3 10064 -6028 10065 -6027  "VSS.t784" "D2_2.t8" 224 0 "VSS.t785" 224 19712,624 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 1297 619 1298 620  "VDD.t483" "7b_counter_0.MDFF_0.mux_magic_3.AND2_magic_0.A" 224 0 "VDD.t484" 224 19712,624 "a_1209_1059#" 224 11648,328
device msubckt pfet_03v3 9848 -5571 9849 -5570  "VDD.t1389" "D2_2.t7" 224 0 "VDD.t1390" 224 19712,624 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 37401 939 37402 940  "VDD.t1153" "mux_magic_0.IN1.t9" 224 0 "divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VDD.t1154" 224 11648,328
device msubckt nfet_03v3 37617 1396 37618 1397  "VSS.t648" "mux_magic_0.IN1.t8" 224 0 "divide_by_2_1.tg_magic_2.IN" 224 11648,328 "VSS.t649" 224 19712,624
device msubckt pfet_03v3 36458 2625 36459 2626  "VDD.t379" "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_3.IN.t1" 224 11648,328 "divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 23906 619 23907 620  "VDD.t626" "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 0 "a_23258_575#" 224 11648,328 "VDD.t627" 224 11648,328
device msubckt nfet_03v3 6813 7308 6814 7309  "VSS.t199" "7b_counter_0.MDFF_3.mux_magic_2.OR_magic_0.A" 224 0 "a_6725_7308#" 224 19712,624 "VSS.t200" 224 11648,328
device msubckt pfet_03v3 9491 4997 9492 4998  "VDD.t525" "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 0 "a_8411_4513#" 224 11648,328 "VDD.t526" 224 19712,624
device msubckt pfet_03v3 35782 2625 35783 2626  "VDD.t1568" "OR_magic_1.VOUT.t8" 224 0 "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1569" 224 19712,624
device msubckt pfet_03v3 27234 619 27235 620  "VDD.t762" "a_27234_575#" 224 0 "VDD.t763" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 33295 947 33296 948  "VDD.t1566" "OR_magic_1.VOUT.t7" 224 0 "VDD.t1567" 224 11648,328 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 621 6216 622 6217  "VDD.t1306" "LD.t22" 224 0 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1322" 224 11648,328
device msubckt nfet_03v3 9577 6886 9578 6887  "VSS.t204" "7b_counter_0.MDFF_5.tspc2_magic_0.CLK.t3" 224 0 "VSS.t205" 224 11648,328 "a_9689_6886#" 224 11648,328
device msubckt nfet_03v3 20059 6886 20060 6887  "VSS.t1087" "a_19152_6440#" 224 0 "VSS.t1088" 224 11648,328 "a_20171_6886#" 224 11648,328
device msubckt nfet_03v3 27234 3363 27235 3364  "VSS.t247" "a_27234_3319#" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 19712,624 "VSS.t375" 224 19712,624
device msubckt pfet_03v3 22879 5885 22880 5886  "VDD.t1230" "Q1.t9" 224 0 "VDD.t1234" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt pfet_03v3 2161 9019 2162 9020  "VDD.t136" "a_1209_8579#" 224 0 "VDD.t137" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 26056 -6587 26057 -6586  "VSS.t810" "OR_magic_2.VOUT.t8" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 19712,624 "divide_by_2_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 27169 7557 27170 7558  "VDD.t979" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t11" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t980" 224 11648,328
device msubckt pfet_03v3 33136 -824 33137 -823  "VDD.t1151" "mux_magic_0.IN1.t7" 224 0 "VDD.t1152" 224 11648,328 "a_32616_n1264#" 224 11648,328
device msubckt pfet_03v3 20624 -7045 20625 -7044  "VDD.t1898" "CLK.t25" 224 0 "VDD.t1899" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 9491 8580 9492 8581  "VSS.t989" "7b_counter_0.MDFF_5.LD.t20" 224 0 "a_8955_8580#" 224 11648,328 "a_8411_8536#" 224 19712,624
device msubckt pfet_03v3 13035 10214 13036 10215  "VDD.t1232" "Q1.t8" 224 0 "a_12387_9730#" 224 11648,328 "VDD.t1233" 224 11648,328
device msubckt pfet_03v3 16706 -4084 16707 -4083  "VDD.t1860" "p2_gen_magic_0.xnor_magic_1.OUT.t2" 224 0 "VDD.t1861" 224 11648,328 "a_16186_n3644#" 224 11648,328
device msubckt pfet_03v3 2837 6384 2838 6385  "VDD.t631" "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t633" 224 19712,624 "a_2749_5900#" 224 11648,328
device msubckt nfet_03v3 1945 7469 1946 7470  "VSS.t745" "LD.t21" 224 0 "a_1409_7469#" 224 11648,328 "a_1209_7469#" 224 19712,624
device msubckt nfet_03v3 6475 -6028 6476 -6027  "VSS.t1187" "D2_3.t6" 224 0 "VSS.t1188" 224 19712,624 "p3_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 29336 7557 29337 7558  "VDD.t507" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD.t508" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 5556 -4081 5557 -4080  "VDD.t108" "p2_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "a_5036_n4081#" 224 11648,328 "p2_gen_magic_0.xnor_magic_5.OUT" 224 11648,328
device msubckt pfet_03v3 8827 -8095 8828 -8094  "VDD.t600" "Q5.t10" 224 0 "VDD.t1995" 224 11648,328 "a_8523_n8095#" 224 11648,328
device msubckt nfet_03v3 28247 -1323 28248 -1322  "VSS.t77" "CLK.t24" 224 0 "VSS.t78" 224 19712,624 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 2061 -3597 2062 -3596  "VDD.t406" "D2_1.t13" 224 0 "a_1541_n3597#" 224 11648,328 "p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328
device msubckt nfet_03v3 31435 -5817 31436 -5816  "VSS.t1148" "divide_by_2_0.tg_magic_3.IN.t20" 224 0 "VSS.t1149" 224 19712,624 "mux_magic_0.IN2.t2" 224 11648,328
device msubckt pfet_03v3 30218 5878 30219 5879  "VDD.t30" "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 6889 -8548 6890 -8547  "VDD.t1955" "D2_7.t6" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1956" 224 19712,624
device msubckt pfet_03v3 17709 9665 17710 9666  "VDD.t424" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_10149#" 224 11648,328 "a_17405_8741#" 224 19712,624
device msubckt pfet_03v3 26768 -865 26769 -864  "VDD.t2152" "DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD.t2153" 224 19712,624 "DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 9379 -1973 9380 -1972  "VSS.t428" "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "VSS.t429" 224 11648,328 "a_8643_n1973#" 224 19712,624
device msubckt nfet_03v3 5835 9163 5836 9164  "VSS.t679" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t4" 224 0 "7b_counter_0.MDFF_3.QB" 224 11648,328 "a_5515_9163#" 224 11648,328
device msubckt pfet_03v3 17493 4448 17494 4449  "VDD.t37" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t42" 224 19712,624 "a_17405_4932#" 224 11648,328
device msubckt nfet_03v3 33460 2167 33461 2168  "VSS.t1099" "divide_by_2_1.tg_magic_3.CLK.t5" 224 0 "divide_by_2_1.tg_magic_3.IN.t11" 224 11648,328 "divide_by_2_1.tg_magic_3.OUT" 224 19712,624
device msubckt nfet_03v3 12819 2253 12820 2254  "VSS.t611" "7b_counter_0.MDFF_4.LD.t35" 224 0 "a_12387_1769#" 224 19712,624 "a_12931_2253#" 224 11648,328
device msubckt pfet_03v3 1945 4997 1946 4998  "VDD.t1446" "7b_counter_0.MDFF_0.QB.t4" 224 0 "a_1209_4557#" 224 11648,328 "VDD.t1866" 224 11648,328
device msubckt nfet_03v3 26984 -1322 26985 -1321  "VSS.t1268" "DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS.t1269" 224 19712,624 "DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 501 -1073 502 -1072  "VDD.t1678" "Q3.t13" 224 0 "VDD.t1679" 224 19712,624 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 17033 7470 17034 7471  "VSS.t271" "a_15865_7470#" 224 0 "VSS.t272" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 6051 3947 6052 3948  "VSS.t184" "a_4496_4393#" 224 0 "a_5515_3947#" 224 11648,328 "VSS.t185" 224 11648,328
device msubckt pfet_03v3 29435 -5368 29436 -5367  "VDD.t1425" "OR_magic_2.VOUT.t7" 224 0 "divide_by_2_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1426" 224 11648,328
device msubckt pfet_03v3 20329 -5367 20330 -5366  "VDD.t2096" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t10" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2097" 224 19712,624
device msubckt pfet_03v3 11711 5901 11712 5902  "VDD.t76" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_5901#" 224 11648,328 "VDD.t83" 224 11648,328
device msubckt pfet_03v3 31268 2626 31269 2627  "VDD.t1564" "OR_magic_1.VOUT.t6" 224 0 "VDD.t1565" 224 11648,328 "divide_by_2_1.inverter_magic_5.VOUT" 224 11648,328
device msubckt pfet_03v3 32652 8943 32653 8944  "VDD.t1925" "a_31440_8496.t11" 224 0 "VDD.t1926" 224 11648,328 "7b_counter_0.MDFF_4.LD.t2" 224 19712,624
device msubckt pfet_03v3 11548 -4050 11549 -4049  "VDD.t1525" "Q4.t8" 224 0 "VDD.t1526" 224 11648,328 "p2_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 16274 -8582 16275 -8581  "VDD.t1919" "p3_gen_magic_0.xnor_magic_5.OUT.t2" 224 0 "VDD.t1920" 224 19712,624 "a_16186_n8142#" 224 11648,328
device msubckt nfet_03v3 1945 6275 1946 6276  "VSS.t469" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_1409_6275#" 224 11648,328 "a_1209_6275#" 224 19712,624
device msubckt nfet_03v3 32652 8496 32653 8497  "VSS.t1109" "a_31440_8496.t10" 224 0 "VSS.t1110" 224 11648,328 "7b_counter_0.MDFF_4.LD.t1" 224 19712,624
device msubckt pfet_03v3 12603 3803 12604 3804  "VDD.t192" "a_12387_3319#" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 11648,328 "VDD.t193" 224 11648,328
device msubckt pfet_03v3 19688 1223 19689 1224  "VDD.t574" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_19152_739#" 224 11648,328 "a_18891_1669#" 224 19712,624
device msubckt pfet_03v3 17493 6385 17494 6386  "VDD.t37" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t98" 224 19712,624 "a_17405_5901#" 224 11648,328
device msubckt nfet_03v3 12387 4557 12388 4558  "VSS.t144" "a_12387_4513#" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 19712,624 "VSS.t145" 224 19712,624
device msubckt pfet_03v3 10064 -1073 10065 -1072  "VDD.t1387" "D2_2.t6" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1388" 224 11648,328
device msubckt nfet_03v3 18907 -2102 18908 -2101  "VSS.t581" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VSS.t582" 224 19712,624
device msubckt nfet_03v3 7303 3524 7304 3525  "VSS.t192" "a_7303_3480#" 224 0 "Q6.t2" 224 19712,624 "VSS.t193" 224 19712,624
device msubckt pfet_03v3 26953 7557 26954 7558  "VDD.t977" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t10" 224 0 "VDD.t978" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 32920 -824 32921 -823  "VDD.t704" "mux_magic_0.AND2_magic_0.A" 224 0 "a_32616_n1264#" 224 11648,328 "VDD.t705" 224 11648,328
device msubckt pfet_03v3 22380 -7053 22381 -7052  "VDD.t1973" "p3_gen_magic_0.P3.t8" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD.t1974" 224 19712,624
device msubckt nfet_03v3 5556 -3150 5557 -3149  "VSS.t1126" "D2_7.t5" 224 0 "a_5452_n3150#" 224 11648,328 "VSS.t1127" 224 11648,328
device msubckt pfet_03v3 2377 619 2378 620  "VDD.t246" "a_1209_1059#" 224 0 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD.t247" 224 19712,624
device msubckt nfet_03v3 24122 2253 24123 2254  "VSS.t1215" "D2_4.t8" 224 0 "VSS.t1216" 224 11648,328 "a_23802_2253#" 224 11648,328
device msubckt pfet_03v3 3485 684 3486 685  "VDD.t204" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_2092#" 224 11648,328 "a_2749_684#" 224 19712,624
device msubckt pfet_03v3 30298 -2552 30299 -2551  "VDD.t1461" "OR_magic_2.A.t8" 224 0 "DFF_magic_0.tg_magic_2.IN" 224 11648,328 "VDD.t1462" 224 11648,328
device msubckt pfet_03v3 21009 3803 21010 3804  "VDD.t376" "a_19841_3363#" 224 0 "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD.t377" 224 19712,624
device msubckt nfet_03v3 26221 -5824 26222 -5823  "VSS.t859" "divide_by_2_0.tg_magic_3.CLK.t6" 224 0 "VSS.t860" 224 19712,624 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 11380 -1312 11381 -1311  "VDD.t306" "p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11292_n2115#" 224 19712,624 "VDD.t308" 224 11648,328
device msubckt nfet_03v3 30543 -5827 30544 -5826  "VSS.t809" "OR_magic_2.VOUT.t6" 224 0 "divide_by_2_0.tg_magic_3.IN.t3" 224 11648,328 "divide_by_2_0.tg_magic_1.IN" 224 11648,328
device msubckt pfet_03v3 32650 5870 32651 5871  "VDD.t1261" "7b_counter_0.NAND_magic_0.A.t7" 224 0 "VDD.t1262" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 1845 -7648 1846 -7647  "VSS.t492" "p3_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_1.OUT.t1" 224 11648,328 "a_1957_n7648#" 224 11648,328
device msubckt pfet_03v3 5924 4393 5925 4394  "VDD.t1864" "7b_counter_0.MDFF_0.QB.t3" 224 0 "VDD.t1865" 224 11648,328 "7b_counter_0.MDFF_0.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 27596 -7046 27597 -7045  "VDD.t1423" "OR_magic_2.VOUT.t5" 224 0 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1424" 224 19712,624
device msubckt pfet_03v3 28314 619 28315 620  "VDD.t513" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_27234_575#" 224 11648,328 "VDD.t514" 224 19712,624
device msubckt nfet_03v3 12387 3363 12388 3364  "VSS.t202" "a_12387_3319#" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 19712,624 "VSS.t203" 224 19712,624
device msubckt pfet_03v3 6475 -1073 6476 -1072  "VDD.t2038" "D2_3.t5" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2039" 224 11648,328
device msubckt pfet_03v3 18475 -2559 18476 -2558  "VDD.t1009" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VDD.t1010" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 13035 5836 13036 5837  "VDD.t48" "7b_counter_0.MDFF_5.QB.t2" 224 0 "a_12387_5792#" 224 11648,328 "VDD.t49" 224 11648,328
device msubckt pfet_03v3 3485 4932 3486 4933  "VDD.t404" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_3524#" 224 11648,328 "a_2749_4932#" 224 19712,624
device msubckt pfet_03v3 20624 -2551 20625 -2550  "VDD.t1488" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t9" 224 0 "VDD.t1489" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 11596 -6253 11597 -6252  "VSS.t925" "p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11492_n6613#" 224 11648,328 "a_11708_n6613#" 224 11648,328
device msubckt pfet_03v3 4428 -5571 4429 -5570  "VDD.t1843" "Q2.t9" 224 0 "VDD.t1844" 224 11648,328 "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 6353 1059 6354 1060  "VSS.t462" "a_5185_1059#" 224 0 "VSS.t463" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 21808 6388 21809 6389  "VDD.t1438" "Q6.t11" 224 0 "VDD.t1439" 224 11648,328 "a_21504_5904#" 224 11648,328
device msubckt pfet_03v3 11927 9665 11928 9666  "VDD.t1220" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_10149#" 224 11648,328 "VDD.t1223" 224 19712,624
device msubckt pfet_03v3 23311 5885 23312 5886  "VDD.t1673" "Q3.t12" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt pfet_03v3 2764 -5571 2765 -5570  "VDD.t2078" "D2_4.t7" 224 0 "VDD.t2079" 224 19712,624 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 11596 -6613 11597 -6612  "VSS.t925" "p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11492_n6613#" 224 11648,328 "a_11708_n6613#" 224 11648,328
device msubckt pfet_03v3 25033 -865 25034 -864  "VDD.t1892" "DFF_magic_0.tg_magic_3.CLK.t7" 224 0 "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1893" 224 11648,328
device msubckt nfet_03v3 23690 1059 23691 1060  "VSS.t913" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "a_23258_575#" 224 19712,624 "a_23802_1059#" 224 11648,328
device msubckt nfet_03v3 35401 1406 35402 1407  "VSS.t1098" "divide_by_2_1.tg_magic_3.CLK.t4" 224 0 "divide_by_2_1.tg_magic_2.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.IN.t14" 224 11648,328
device msubckt pfet_03v3 21685 9181 21686 9182  "VDD.t348" "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_10149#" 224 11648,328 "a_21381_8741#" 224 19712,624
device msubckt pfet_03v3 11812 -5810 11813 -5809  "VDD.t1418" "p3_gen_magic_0.xnor_magic_3.OUT.t3" 224 0 "a_11292_n6613#" 224 11648,328 "VDD.t1419" 224 11648,328
device msubckt nfet_03v3 27666 1059 27667 1060  "VSS.t354" "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 0 "a_27234_575#" 224 19712,624 "a_27778_1059#" 224 11648,328
device msubckt pfet_03v3 27200 -865 27201 -864  "VDD.t2154" "DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD.t2155" 224 11648,328 "DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 18007 -1331 18008 -1330  "VSS.t847" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t8" 224 0 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 621 5856 622 5857  "VDD.t1306" "LD.t20" 224 0 "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1321" 224 11648,328
device msubckt nfet_03v3 13035 1059 13036 1060  "VSS.t569" "7b_counter_0.MDFF_4.QB.t6" 224 0 "a_12931_1059#" 224 11648,328 "VSS.t570" 224 11648,328
device msubckt nfet_03v3 20577 4557 20578 4558  "VSS.t938" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_20041_4557#" 224 11648,328 "a_19841_4557#" 224 19712,624
device msubckt pfet_03v3 15076 -4084 15077 -4083  "VDD.t758" "p2_gen_magic_0.xnor_magic_6.OUT" 224 0 "VDD.t759" 224 11648,328 "a_14556_n3644#" 224 11648,328
device msubckt nfet_03v3 2377 7469 2378 7470  "VSS.t132" "a_1209_7469#" 224 0 "VSS.t133" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt nfet_03v3 15815 -5823 15816 -5822  "VSS.t79" "CLK.t23" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t5" 224 11648,328 "VSS.t80" 224 19712,624
device msubckt pfet_03v3 11927 10149 11928 10150  "VDD.t1220" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t1224" 224 11648,328 "a_11191_10149#" 224 19712,624
device msubckt nfet_03v3 17791 -1331 17792 -1330  "VSS.t846" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t7" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 36242 2166 36243 2167  "VSS.t892" "OR_magic_1.VOUT.t5" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 19712,624 "divide_by_2_1.tg_magic_3.IN.t5" 224 11648,328
device msubckt nfet_03v3 2295 -1973 2296 -1972  "VSS.t369" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "VSS.t370" 224 11648,328 "a_1559_n1973#" 224 19712,624
device msubckt pfet_03v3 26272 -7046 26273 -7045  "VDD.t196" "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_0.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 1647 -5540 1648 -5539  "VDD.t1635" "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 0 "a_1559_n5540#" 224 19712,624 "VDD.t1636" 224 11648,328
device msubckt pfet_03v3 12478 -8095 12479 -8094  "VDD.t238" "Q4.t7" 224 0 "VDD.t1524" 224 11648,328 "a_12174_n8095#" 224 11648,328
device msubckt nfet_03v3 6267 9163 6268 9164  "VSS.t138" "7b_counter_0.MDFF_3.QB" 224 0 "VSS.t139" 224 11648,328 "7b_counter_0.MDFF_3.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 24147 4877 24148 4878  "VDD.t1202" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t5" 224 0 "a_24059_4877#" 224 19712,624 "a_24259_4877#" 224 11648,328
device msubckt pfet_03v3 9056 1223 9057 1224  "VDD.t655" "a_8713_1625#" 224 0 "VDD.t656" 224 11648,328 "7b_counter_0.MDFF_4.QB.t1" 224 11648,328
device msubckt pfet_03v3 4597 1000 4598 1001  "VDD.t1319" "LD.t19" 224 0 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1320" 224 11648,328
device msubckt pfet_03v3 29832 9419 29833 9420  "VDD.t1269" "DFF_magic_0.D.t16" 224 0 "VDD.t1270" 224 11648,328 "a_29512_8496.t2" 224 19712,624
device msubckt nfet_03v3 3485 2092 3486 2093  "VSS.t210" "a_2749_2092#" 224 0 "VSS.t211" 224 19712,624 "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t2" 224 19712,624
device msubckt nfet_03v3 5273 7469 5274 7470  "VSS.t744" "LD.t18" 224 0 "a_5185_7469#" 224 19712,624 "a_5385_7469#" 224 11648,328
device msubckt nfet_03v3 17709 8741 17710 8742  "VSS.t214" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "VSS.t307" 224 11648,328 "a_17405_8741#" 224 19712,624
device msubckt nfet_03v3 24165 -1322 24166 -1321  "VSS.t81" "CLK.t22" 224 0 "DFF_magic_0.tg_magic_3.CLK.t5" 224 11648,328 "VSS.t82" 224 19712,624
device msubckt nfet_03v3 16490 -8142 16491 -8141  "VSS.t511" "p3_gen_magic_0.xnor_magic_1.OUT.t3" 224 0 "a_16386_n8142#" 224 11648,328 "VSS.t512" 224 11648,328
device msubckt pfet_03v3 13467 7030 13468 7031  "VDD.t1712" "7b_counter_0.MDFF_5.LD.t19" 224 0 "a_12387_6986#" 224 11648,328 "VDD.t1713" 224 19712,624
device msubckt nfet_03v3 17493 3524 17494 3525  "VSS.t120" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 0 "a_17405_3524#" 224 19712,624 "VSS.t121" 224 11648,328
device msubckt pfet_03v3 2377 4997 2378 4998  "VDD.t386" "a_1209_4557#" 224 0 "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD.t387" 224 19712,624
device msubckt nfet_03v3 10009 1669 10010 1670  "VSS.t333" "a_9212_739#" 224 0 "a_8713_1625#" 224 11648,328 "a_9689_1669#" 224 11648,328
device msubckt pfet_03v3 23656 -5874 23657 -5873  "VDD.t1468" "p3_gen_magic_0.P3.t7" 224 0 "a_23352_n5390#" 224 11648,328 "a_23352_n6798#" 224 19712,624
device msubckt pfet_03v3 18907 -7053 18908 -7052  "VDD.t2114" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t13" 224 0 "VDD.t2115" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 34892 -1857 34893 -1856  "VDD.t381" "a_34156_n2297#" 224 0 "VDD.t383" 224 19712,624 "OUT1.t1" 224 19712,624
device msubckt pfet_03v3 27666 3803 27667 3804  "VDD.t2076" "D2_4.t6" 224 0 "VDD.t2077" 224 11648,328 "a_27234_3319#" 224 11648,328
device msubckt pfet_03v3 36674 2625 36675 2626  "VDD.t380" "divide_by_2_1.tg_magic_1.inverter_magic_0.VOUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 11648,328 "divide_by_2_1.tg_magic_3.IN.t2" 224 19712,624
device msubckt nfet_03v3 20577 3363 20578 3364  "VSS.t610" "7b_counter_0.MDFF_4.LD.t34" 224 0 "a_20041_3363#" 224 11648,328 "a_19841_3363#" 224 19712,624
device msubckt pfet_03v3 30292 8943 30293 8944  "VDD.t1413" "a_29512_8496.t9" 224 0 "VDD.t1414" 224 19712,624 "7b_counter_0.MDFF_5.LD.t3" 224 11648,328
device msubckt pfet_03v3 13035 3803 13036 3804  "VDD.t1915" "CLK.t21" 224 0 "a_12387_3319#" 224 11648,328 "VDD.t1916" 224 11648,328
device msubckt nfet_03v3 2377 6275 2378 6276  "VSS.t470" "a_1209_6275#" 224 0 "VSS.t471" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt nfet_03v3 30292 8496 30293 8497  "VSS.t796" "a_29512_8496.t8" 224 0 "VSS.t797" 224 19712,624 "7b_counter_0.MDFF_5.LD.t8" 224 11648,328
device msubckt nfet_03v3 23344 3947 23345 3948  "VSS.t528" "7b_counter_0.MDFF_7.QB.t2" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.Q" 224 19712,624 "VSS.t529" 224 11648,328
device msubckt pfet_03v3 17709 3964 17710 3965  "VDD.t40" "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_4932#" 224 11648,328 "a_17405_3524#" 224 19712,624
device msubckt pfet_03v3 25353 -5367 25354 -5366  "VDD.t1421" "OR_magic_2.VOUT.t4" 224 0 "VDD.t1422" 224 11648,328 "divide_by_2_0.tg_magic_3.CLK.t0" 224 11648,328
device msubckt nfet_03v3 9793 6886 9794 6887  "VSS.t574" "a_9212_5956#" 224 0 "a_9689_6886#" 224 11648,328 "a_8713_6842#" 224 11648,328
device msubckt pfet_03v3 4626 -4050 4627 -4049  "VDD.t1436" "Q6.t10" 224 0 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1437" 224 19712,624
device msubckt nfet_03v3 20275 6886 20276 6887  "VSS.t1273" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_20171_6886#" 224 11648,328 "7b_counter_0.MDFF_6.QB.t1" 224 11648,328
device msubckt nfet_03v3 18007 -5825 18008 -5824  "VSS.t83" "CLK.t20" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t1" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 11596 -882 11597 -881  "VDD.t124" "p2_gen_magic_0.xnor_magic_4.OUT" 224 0 "VDD.t126" 224 11648,328 "a_11292_n2115#" 224 11648,328
device msubckt pfet_03v3 27385 7557 27386 7558  "VDD.t975" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t9" 224 0 "VDD.t976" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 33352 -824 33353 -823  "VDD.t1149" "mux_magic_0.IN1.t6" 224 0 "a_32616_n1264#" 224 11648,328 "VDD.t1150" 224 11648,328
device msubckt pfet_03v3 19256 6440 19257 6441  "VDD.t154" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_19152_6440#" 224 11648,328 "VDD.t2166" 224 11648,328
device msubckt nfet_03v3 18979 1669 18980 1670  "VSS.t367" "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 0 "a_18891_1669#" 224 19712,624 "VSS.t368" 224 11648,328
device msubckt pfet_03v3 2962 -4050 2963 -4049  "VDD.t1789" "D2_1.t12" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1790" 224 11648,328
device msubckt pfet_03v3 9163 -5540 9164 -5539  "VDD.t563" "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 0 "a_8643_n5540#" 224 11648,328 "p3_gen_magic_0.xnor_magic_0.OUT" 224 11648,328
device msubckt pfet_03v3 16385 619 16386 620  "VDD.t934" "7b_counter_0.MDFF_1.QB.t3" 224 0 "VDD.t935" 224 11648,328 "a_15865_1059#" 224 11648,328
device msubckt pfet_03v3 17493 684 17494 685  "VDD.t697" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.A" 224 0 "a_17405_684#" 224 19712,624 "VDD.t698" 224 11648,328
device msubckt nfet_03v3 23656 -6798 23657 -6797  "VSS.t1142" "p3_gen_magic_0.P3.t6" 224 0 "VSS.t1143" 224 11648,328 "a_23352_n6798#" 224 19712,624
device msubckt nfet_03v3 5273 6275 5274 6276  "VSS.t220" "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 0 "a_5185_6275#" 224 19712,624 "a_5385_6275#" 224 11648,328
device msubckt pfet_03v3 29552 7557 29553 7558  "VDD.t509" "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD.t510" 224 19712,624
device msubckt pfet_03v3 15061 10193 15062 10194  "VDD.t1710" "7b_counter_0.MDFF_5.LD.t18" 224 0 "VDD.t1711" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 12372 -5810 12373 -5809  "VDD.t217" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt pfet_03v3 20145 10214 20146 10215  "VDD.t1556" "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 0 "a_19841_9774#" 224 11648,328 "VDD.t1557" 224 11648,328
device msubckt pfet_03v3 12387 10214 12388 10215  "VDD.t1216" "a_12387_9730#" 224 0 "VDD.t1217" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 933 -5571 934 -5570  "VDD.t1676" "Q3.t11" 224 0 "VDD.t1677" 224 11648,328 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 30434 5878 30435 5879  "VDD.t31" "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328
device msubckt nfet_03v3 17791 -5825 17792 -5824  "VSS.t84" "CLK.t19" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t2" 224 11648,328
device msubckt pfet_03v3 26984 -865 26985 -864  "VDD.t2156" "DFF_magic_0.tg_magic_3.OUT" 224 0 "DFF_magic_0.tg_magic_1.IN" 224 11648,328 "VDD.t2157" 224 11648,328
device msubckt pfet_03v3 30594 -7046 30595 -7045  "VDD.t1508" "divide_by_2_0.tg_magic_3.CLK.t5" 224 0 "VDD.t1509" 224 11648,328 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 8840 1223 8841 1224  "VDD.t991" "7b_counter_0.MDFF_4.QB.t5" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.Q" 224 19712,624 "VDD.t992" 224 11648,328
device msubckt nfet_03v3 7897 -8091 7898 -8090  "VSS.t1155" "Q5.t9" 224 0 "p3_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VSS.t1156" 224 19712,624
device msubckt pfet_03v3 24122 619 24123 620  "VDD.t1586" "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 0 "VDD.t1587" 224 11648,328 "a_23258_575#" 224 11648,328
device msubckt nfet_03v3 915 -3593 916 -3592  "VSS.t1254" "Q7.t4" 224 0 "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 11648,328 "VSS.t1255" 224 19712,624
device msubckt pfet_03v3 4194 -8548 4195 -8547  "VDD.t1434" "Q6.t9" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1435" 224 11648,328
device msubckt pfet_03v3 22329 -5359 22330 -5358  "VDD.t1486" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "p3_gen_magic_0.P3.t3" 224 11648,328 "VDD.t1487" 224 19712,624
device msubckt pfet_03v3 10496 -5571 10497 -5570  "VDD.t1385" "D2_2.t5" 224 0 "p3_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1386" 224 19712,624
device msubckt pfet_03v3 14359 640 14360 641  "VDD.t1054" "7b_counter_0.MDFF_4.LD.t33" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1055" 224 19712,624
device msubckt pfet_03v3 21732 -2559 21733 -2558  "VDD.t2060" "P2.t7" 224 0 "VDD.t2061" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 21808 6843 21809 6844  "VSS.t813" "Q6.t8" 224 0 "VSS.t814" 224 19712,624 "7b_counter_0.3_inp_AND_magic_0.B" 224 11648,328
device msubckt nfet_03v3 5790 -1973 5791 -1972  "VSS.t280" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "VSS.t281" 224 11648,328 "a_5054_n1973#" 224 19712,624
device msubckt pfet_03v3 31484 2626 31485 2627  "VDD.t1562" "OR_magic_1.VOUT.t4" 224 0 "divide_by_2_1.inverter_magic_5.VOUT" 224 11648,328 "VDD.t1563" 224 19712,624
device msubckt pfet_03v3 32815 7564 32816 7565  "VDD.t955" "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "7b_counter_0.NAND_magic_0.A.t3" 224 11648,328 "VDD.t956" 224 19712,624
device msubckt nfet_03v3 16734 -2092 16735 -2091  "VSS.t85" "CLK.t18" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 14860 -8582 14861 -8581  "VDD.t552" "p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_14556_n8142#" 224 11648,328 "VDD.t553" 224 11648,328
device msubckt nfet_03v3 8611 -7648 8612 -7647  "VSS.t1154" "Q5.t8" 224 0 "a_8523_n7648#" 224 19712,624 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 12819 9774 12820 9775  "VSS.t170" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_12387_9730#" 224 19712,624 "a_12931_9774#" 224 11648,328
device msubckt pfet_03v3 2079 -6024 2080 -6023  "VDD.t561" "D2_4.t5" 224 0 "a_1559_n6024#" 224 11648,328 "p3_gen_magic_0.xnor_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 8411 4557 8412 4558  "VSS.t390" "a_8411_4513#" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.A" 224 19712,624 "VSS.t391" 224 19712,624
device msubckt pfet_03v3 19688 739 19689 740  "VDD.t575" "7b_counter_0.MDFF_1.tspc2_magic_0.CLK" 224 0 "a_19152_739#" 224 11648,328 "a_18891_1669#" 224 11648,328
device msubckt nfet_03v3 11927 8741 11928 8742  "VSS.t150" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 0 "VSS.t695" 224 11648,328 "a_11279_8697#" 224 19712,624
device msubckt nfet_03v3 27164 -6589 27165 -6588  "VSS.t807" "OR_magic_2.VOUT.t3" 224 0 "VSS.t808" 224 19712,624 "divide_by_2_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 21005 -5367 21006 -5366  "VDD.t172" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t2" 224 11648,328
device msubckt pfet_03v3 12387 9020 12388 9021  "VDD.t2021" "a_12387_8536#" 224 0 "VDD.t2022" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 7461 1168 7462 1169  "VDD.t311" "a_6725_2092#" 224 0 "VDD.t312" 224 19712,624 "Q5.t1" 224 19712,624
device msubckt nfet_03v3 15061 1440 15062 1441  "VSS.t604" "7b_counter_0.MDFF_4.LD.t32" 224 0 "VSS.t609" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 28098 1059 28099 1060  "VSS.t962" "Q3.t10" 224 0 "VSS.t963" 224 11648,328 "a_27778_1059#" 224 11648,328
device msubckt pfet_03v3 12819 4997 12820 4998  "VDD.t52" "Q5.t7" 224 0 "VDD.t1994" 224 11648,328 "a_12387_4513#" 224 11648,328
device msubckt pfet_03v3 12819 619 12820 620  "VDD.t989" "7b_counter_0.MDFF_4.QB.t4" 224 0 "VDD.t990" 224 11648,328 "a_12387_575#" 224 11648,328
device msubckt pfet_03v3 8627 3803 8628 3804  "VDD.t640" "a_8411_3319#" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD.t641" 224 11648,328
device msubckt pfet_03v3 36293 947 36294 948  "VDD.t1876" "divide_by_2_1.tg_magic_3.CLK.t3" 224 0 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1877" 224 11648,328
device msubckt nfet_03v3 28314 2253 28315 2254  "VSS.t608" "7b_counter_0.MDFF_4.LD.t31" 224 0 "a_27778_2253#" 224 11648,328 "a_27234_1769#" 224 19712,624
device msubckt nfet_03v3 29355 -1325 29356 -1324  "VSS.t86" "CLK.t17" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "DFF_magic_0.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 31486 -6597 31487 -6596  "VSS.t1118" "mux_magic_0.IN2.t6" 224 0 "VSS.t1119" 224 19712,624 "divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 11927 3964 11928 3965  "VDD.t80" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.A" 224 0 "a_11191_4932#" 224 11648,328 "VDD.t293" 224 19712,624
device msubckt pfet_03v3 10160 -8548 10161 -8547  "VDD.t1819" "D2_6.t5" 224 0 "VDD.t1820" 224 11648,328 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 7951 10149 7952 10150  "VDD.t287" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t289" 224 11648,328 "a_7215_10149#" 224 19712,624
device msubckt pfet_03v3 16169 10214 16170 10215  "VDD.t9" "7b_counter_0.MDFF_6.mux_magic_3.AND2_magic_0.A" 224 0 "a_15865_9774#" 224 11648,328 "VDD.t10" 224 11648,328
device msubckt nfet_03v3 1647 -6471 1648 -6470  "VSS.t961" "Q3.t9" 224 0 "a_1559_n6471#" 224 19712,624 "p3_gen_magic_0.xnor_magic_3.OUT.t1" 224 11648,328
device msubckt pfet_03v3 30247 -858 30248 -857  "VDD.t1212" "DFF_magic_0.tg_magic_2.OUT" 224 0 "OR_magic_2.A.t2" 224 11648,328 "VDD.t1213" 224 11648,328
device msubckt nfet_03v3 12819 8580 12820 8581  "VSS.t988" "7b_counter_0.MDFF_5.LD.t17" 224 0 "a_12387_8536#" 224 19712,624 "a_12931_8580#" 224 11648,328
device msubckt pfet_03v3 5124 -3597 5125 -3596  "VDD.t173" "Q6.t7" 224 0 "a_5036_n3597#" 224 19712,624 "VDD.t1433" 224 11648,328
device msubckt pfet_03v3 7681 -4050 7682 -4049  "VDD.t1992" "Q5.t6" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1993" 224 11648,328
device msubckt nfet_03v3 8411 3363 8412 3364  "VSS.t425" "a_8411_3319#" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.OR_magic_0.B" 224 19712,624 "VSS.t426" 224 19712,624
device msubckt nfet_03v3 16922 -3644 16923 -3643  "VSS.t189" "p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_16386_n3644#" 224 11648,328 "a_16186_n3644#" 224 19712,624
device msubckt pfet_03v3 18141 5901 18142 5902  "VDD.t231" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_7309#" 224 11648,328 "a_17405_5901#" 224 19712,624
device msubckt nfet_03v3 20145 9774 20146 9775  "VSS.t195" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "a_20041_9774#" 224 11648,328 "VSS.t196" 224 11648,328
device msubckt pfet_03v3 12694 -8579 12695 -8578  "VDD.t548" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "a_12174_n8579#" 224 11648,328 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 13251 5836 13252 5837  "VDD.t1591" "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 0 "VDD.t2015" 224 11648,328 "a_12387_5792#" 224 11648,328
device msubckt nfet_03v3 24523 10051 24524 10052  "VSS.t347" "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "a_24003_10051#" 224 11648,328 "VSS.t348" 224 11648,328
device msubckt pfet_03v3 17115 -5366 17116 -5365  "VDD.t1900" "CLK.t16" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1901" 224 19712,624
device msubckt nfet_03v3 9944 -8091 9945 -8090  "VSS.t1043" "D2_6.t4" 224 0 "VSS.t1044" 224 19712,624 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 24289 8237 24290 8238  "VSS.t934" "7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_24185_7877#" 224 11648,328 "a_24401_7877#" 224 11648,328
device msubckt pfet_03v3 24119 4393 24120 4394  "VDD.t706" "a_23560_3728#" 224 0 "7b_counter_0.MDFF_7.QB.t1" 224 11648,328 "VDD.t707" 224 19712,624
device msubckt nfet_03v3 33352 -2458 33353 -2457  "VSS.t1023" "D2_1.t11" 224 0 "a_32816_n2458#" 224 11648,328 "a_32616_n2458#" 224 19712,624
device msubckt pfet_03v3 5556 -8095 5557 -8094  "VDD.t734" "D2_7.t4" 224 0 "a_5036_n8095#" 224 11648,328 "p3_gen_magic_0.xnor_magic_5.OUT.t0" 224 11648,328
device msubckt pfet_03v3 6241 -8548 6242 -8547  "VDD.t1953" "D2_7.t3" 224 0 "VDD.t1954" 224 19712,624 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 16734 -6586 16735 -6585  "VSS.t1234" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t9" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 20145 4997 20146 4998  "VDD.t1647" "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 0 "a_19841_4557#" 224 11648,328 "VDD.t1648" 224 11648,328
device msubckt nfet_03v3 19411 1669 19412 1670  "VSS.t398" "a_18891_1669#" 224 0 "a_19307_1669#" 224 11648,328 "a_19152_1223#" 224 11648,328
device msubckt pfet_03v3 28098 3803 28099 3804  "VDD.t1052" "7b_counter_0.MDFF_4.LD.t30" 224 0 "VDD.t1053" 224 11648,328 "a_27234_3319#" 224 11648,328
device msubckt pfet_03v3 5142 -1526 5143 -1525  "VDD.t323" "Q2.t8" 224 0 "a_5054_n1526#" 224 19712,624 "VDD.t1842" 224 11648,328
device msubckt nfet_03v3 7461 7308 7462 7309  "VSS.t498" "a_6725_7308#" 224 0 "VSS.t499" 224 19712,624 "Q7.t2" 224 19712,624
device msubckt nfet_03v3 36509 1404 36510 1405  "VSS.t1096" "divide_by_2_1.tg_magic_3.CLK.t2" 224 0 "divide_by_2_1.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1097" 224 19712,624
device msubckt nfet_03v3 9259 -7648 9260 -7647  "VSS.t926" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "VSS.t927" 224 11648,328 "a_8523_n7648#" 224 19712,624
device msubckt pfet_03v3 405 4616 406 4617  "VDD.t1317" "LD.t17" 224 0 "VDD.t1318" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 15061 640 15062 641  "VDD.t1050" "7b_counter_0.MDFF_4.LD.t29" 224 0 "VDD.t1051" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 27882 1059 27883 1060  "VSS.t959" "Q3.t8" 224 0 "a_27778_1059#" 224 11648,328 "VSS.t960" 224 11648,328
device msubckt nfet_03v3 9163 -6471 9164 -6470  "VSS.t782" "D2_2.t4" 224 0 "a_9059_n6471#" 224 11648,328 "VSS.t783" 224 11648,328
device msubckt pfet_03v3 37566 2633 37567 2634  "VDD.t1163" "divide_by_2_1.tg_magic_3.IN.t19" 224 0 "VDD.t1164" 224 11648,328 "mux_magic_0.IN1.t2" 224 11648,328
device msubckt pfet_03v3 9300 739 9301 740  "VDD.t2121" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t6" 224 0 "a_9212_739#" 224 19712,624 "a_9412_739#" 224 11648,328
device msubckt nfet_03v3 25084 -2085 25085 -2084  "VSS.t87" "CLK.t15" 224 0 "DFF_magic_0.tg_magic_0.IN" 224 11648,328 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt pfet_03v3 5574 -6024 5575 -6023  "VDD.t110" "D2_3.t4" 224 0 "a_5054_n6024#" 224 11648,328 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt nfet_03v3 20145 8580 20146 8581  "VSS.t1021" "D2_1.t10" 224 0 "a_20041_8580#" 224 11648,328 "VSS.t1022" 224 11648,328
device msubckt pfet_03v3 16601 1813 16602 1814  "VDD.t2036" "D2_3.t3" 224 0 "a_15865_2253#" 224 11648,328 "VDD.t2037" 224 11648,328
device msubckt nfet_03v3 13251 1059 13252 1060  "VSS.t567" "7b_counter_0.MDFF_4.QB.t3" 224 0 "VSS.t568" 224 11648,328 "a_12931_1059#" 224 11648,328
device msubckt pfet_03v3 3485 6384 3486 6385  "VDD.t404" "a_2749_7308#" 224 0 "VDD.t593" 224 19712,624 "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t1" 224 19712,624
device msubckt nfet_03v3 4212 -1530 4213 -1529  "VSS.t1060" "Q2.t7" 224 0 "VSS.t1061" 224 19712,624 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 33352 -1264 33353 -1263  "VSS.t457" "mux_magic_0.AND2_magic_0.A" 224 0 "a_32816_n1264#" 224 11648,328 "a_32616_n1264#" 224 19712,624
device msubckt pfet_03v3 16169 7030 16170 7031  "VDD.t1708" "7b_counter_0.MDFF_5.LD.t16" 224 0 "a_15865_7470#" 224 11648,328 "VDD.t1709" 224 11648,328
device msubckt nfet_03v3 30463 -1315 30464 -1314  "VSS.t691" "DFF_magic_0.tg_magic_2.OUT" 224 0 "OR_magic_2.A.t5" 224 11648,328 "VSS.t692" 224 19712,624
device msubckt pfet_03v3 20577 9020 20578 9021  "VDD.t1787" "D2_1.t9" 224 0 "a_19841_8580#" 224 11648,328 "VDD.t1788" 224 11648,328
device msubckt pfet_03v3 20580 739 20581 740  "VDD.t932" "7b_counter_0.MDFF_1.QB.t2" 224 0 "VDD.t933" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 27887 8943 27888 8944  "VDD.t1267" "DFF_magic_0.D.t15" 224 0 "VDD.t1268" 224 11648,328 "a_27567_8496.t5" 224 19712,624
device msubckt nfet_03v3 27887 8496 27888 8497  "VSS.t714" "DFF_magic_0.D.t14" 224 0 "VSS.t715" 224 11648,328 "a_27567_8496.t8" 224 19712,624
device msubckt pfet_03v3 2277 -8579 2278 -8578  "VDD.t774" "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_1.OUT.t2" 224 11648,328 "a_1541_n8579#" 224 19712,624
device msubckt pfet_03v3 24313 6388 24314 6389  "VDD.t1991" "Q5.t5" 224 0 "a_23793_5904#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328
device msubckt pfet_03v3 24363 4877 24364 4878  "VDD.t1201" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t4" 224 0 "a_24259_4877#" 224 11648,328 "a_24059_4877#" 224 11648,328
device msubckt pfet_03v3 9272 1223 9273 1224  "VDD.t657" "a_8713_1625#" 224 0 "7b_counter_0.MDFF_4.QB.t1" 224 11648,328 "VDD.t658" 224 19712,624
device msubckt pfet_03v3 17709 10149 17710 10150  "VDD.t424" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t809" 224 11648,328 "a_17405_10149#" 224 11648,328
device msubckt pfet_03v3 27257 -2552 27258 -2551  "VDD.t792" "DFF_magic_0.tg_magic_1.IN" 224 0 "VDD.t793" 224 11648,328 "DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 23903 4393 23904 4394  "VDD.t708" "a_23560_3728#" 224 0 "VDD.t709" 224 11648,328 "7b_counter_0.MDFF_7.QB.t1" 224 11648,328
device msubckt pfet_03v3 1149 -1073 1150 -1072  "VDD.t1674" "Q3.t7" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1675" 224 19712,624
device msubckt nfet_03v3 13467 2253 13468 2254  "VSS.t607" "7b_counter_0.MDFF_4.LD.t28" 224 0 "a_12931_2253#" 224 11648,328 "a_12387_1769#" 224 19712,624
device msubckt nfet_03v3 10225 1669 10226 1670  "VSS.t1248" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t5" 224 0 "a_9689_1669#" 224 11648,328 "VSS.t1249" 224 11648,328
device msubckt pfet_03v3 31651 -5360 31652 -5359  "VDD.t1984" "divide_by_2_0.tg_magic_3.IN.t19" 224 0 "VDD.t1985" 224 11648,328 "mux_magic_0.IN2.t1" 224 11648,328
device msubckt nfet_03v3 2980 -6028 2981 -6027  "VSS.t1213" "D2_4.t4" 224 0 "VSS.t1214" 224 19712,624 "p3_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 12387 6276 12388 6277  "VSS.t376" "a_12387_5792#" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 19712,624 "VSS.t377" 224 19712,624
device msubckt pfet_03v3 4597 6216 4598 6217  "VDD.t1308" "LD.t16" 224 0 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1316" 224 11648,328
device msubckt pfet_03v3 3053 10148 3054 10149  "VDD.t18" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t922" 224 11648,328 "a_2749_10148#" 224 11648,328
device msubckt pfet_03v3 27882 3803 27883 3804  "VDD.t2074" "D2_4.t3" 224 0 "a_27234_3319#" 224 11648,328 "VDD.t2075" 224 11648,328
device msubckt pfet_03v3 21681 -865 21682 -864  "VDD.t1017" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD.t1018" 224 19712,624 "P2.t3" 224 11648,328
device msubckt pfet_03v3 1513 1813 1514 1814  "VDD.t1314" "LD.t15" 224 0 "a_1209_2253#" 224 11648,328 "VDD.t1315" 224 11648,328
device msubckt nfet_03v3 18634 -5823 18635 -5822  "VSS.t303" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VSS.t304" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t8" 224 11648,328
device msubckt pfet_03v3 22582 1652 22583 1653  "VDD.t429" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 0 "a_22150_1124#" 224 19712,624 "a_22062_684#" 224 11648,328
device msubckt pfet_03v3 13251 3803 13252 3804  "VDD.t1048" "7b_counter_0.MDFF_4.LD.t27" 224 0 "VDD.t1049" 224 11648,328 "a_12387_3319#" 224 11648,328
device msubckt nfet_03v3 23560 3947 23561 3948  "VSS.t460" "a_23560_3728#" 224 0 "VSS.t461" 224 11648,328 "a_23672_3947#" 224 11648,328
device msubckt pfet_03v3 26558 1652 26559 1653  "VDD.t111" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.B" 224 0 "a_26126_1124#" 224 19712,624 "a_26038_684#" 224 11648,328
device msubckt pfet_03v3 26774 684 26775 685  "VDD.t113" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t115" 224 11648,328 "a_26038_684#" 224 19712,624
device msubckt nfet_03v3 12262 -7648 12263 -7647  "VSS.t874" "Q4.t6" 224 0 "a_12174_n7648#" 224 19712,624 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 31270 -7054 31271 -7053  "VDD.t1939" "mux_magic_0.IN2.t5" 224 0 "VDD.t1940" 224 19712,624 "divide_by_2_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 20491 6886 20492 6887  "VSS.t1274" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "7b_counter_0.MDFF_6.QB.t1" 224 11648,328 "a_20171_6886#" 224 11648,328
device msubckt pfet_03v3 21469 4448 21470 4449  "VDD.t358" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "VDD.t360" 224 19712,624 "a_21381_4932#" 224 11648,328
device msubckt pfet_03v3 16490 -4084 16491 -4083  "VDD.t161" "p2_gen_magic_0.xnor_magic_5.OUT" 224 0 "a_16186_n3644#" 224 11648,328 "VDD.t162" 224 11648,328
device msubckt pfet_03v3 28277 7557 28278 7558  "VDD.t732" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 19472 6440 19473 6441  "VDD.t156" "7b_counter_0.MDFF_6.tspc2_magic_0.D" 224 0 "VDD.t158" 224 11648,328 "a_19152_5956#" 224 11648,328
device msubckt pfet_03v3 3978 -4050 3979 -4049  "VDD.t1431" "Q6.t6" 224 0 "VDD.t1432" 224 19712,624 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 15953 7030 15954 7031  "VDD.t1706" "7b_counter_0.MDFF_5.LD.t15" 224 0 "VDD.t1707" 224 19712,624 "a_15865_7470#" 224 11648,328
device msubckt pfet_03v3 9059 3803 9060 3804  "VDD.t1817" "D2_6.t3" 224 0 "a_8411_3319#" 224 11648,328 "VDD.t1818" 224 11648,328
device msubckt nfet_03v3 15277 6657 15278 6658  "VSS.t986" "7b_counter_0.MDFF_5.LD.t14" 224 0 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS.t987" 224 11648,328
device msubckt pfet_03v3 31326 5878 31327 5879  "VDD.t973" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t8" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t974" 224 11648,328
device msubckt pfet_03v3 19897 -873 19898 -872  "VDD.t1896" "CLK.t14" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1897" 224 11648,328
device msubckt pfet_03v3 30650 5878 30651 5879  "VDD.t32" "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_2.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.IN" 224 19712,624
device msubckt pfet_03v3 23095 6783 23096 6784  "VDD.t1841" "Q2.t6" 224 0 "a_22991_5885#" 224 11648,328 "a_23207_5885#" 224 11648,328
device msubckt pfet_03v3 9732 1223 9733 1224  "VDD.t2120" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t4" 224 0 "a_9212_739#" 224 19712,624 "a_9412_739#" 224 11648,328
device msubckt nfet_03v3 12373 -2115 12374 -2114  "VSS.t1207" "p2_gen_magic_0.xnor_magic_3.OUT.t3" 224 0 "a_11708_n2115#" 224 19712,624 "VSS.t1209" 224 19712,624
device msubckt pfet_03v3 28172 -5367 28173 -5366  "VDD.t341" "divide_by_2_0.tg_magic_3.OUT" 224 0 "divide_by_2_0.tg_magic_1.IN" 224 11648,328 "VDD.t342" 224 11648,328
device msubckt nfet_03v3 15292 -3644 15293 -3643  "VSS.t931" "p2_gen_magic_0.AND2_magic_1.A" 224 0 "a_14756_n3644#" 224 11648,328 "a_14556_n3644#" 224 19712,624
device msubckt pfet_03v3 1513 7029 1514 7030  "VDD.t1312" "LD.t14" 224 0 "a_1209_7469#" 224 11648,328 "VDD.t1313" 224 11648,328
device msubckt nfet_03v3 5358 -1973 5359 -1972  "VSS.t259" "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328 "a_5470_n1973#" 224 11648,328
device msubckt pfet_03v3 22879 6299 22880 6300  "VDD.t1230" "Q1.t7" 224 0 "VDD.t1231" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt pfet_03v3 2837 3964 2838 3965  "VDD.t930" "7b_counter_0.MDFF_0.mux_magic_0.OR_magic_0.A" 224 0 "VDD.t931" 224 19712,624 "a_2749_4932#" 224 11648,328
device msubckt nfet_03v3 3196 -1530 3197 -1529  "VSS.t1211" "D2_4.t2" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1212" 224 19712,624
device msubckt pfet_03v3 20580 5956 20581 5957  "VDD.t1696" "7b_counter_0.MDFF_6.QB.t2" 224 0 "VDD.t1697" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 19712,624
device msubckt pfet_03v3 33136 -2018 33137 -2017  "VDD.t1937" "mux_magic_0.IN2.t4" 224 0 "VDD.t1938" 224 11648,328 "a_32616_n2458#" 224 11648,328
device msubckt pfet_03v3 2377 10213 2378 10214  "VDD.t915" "a_1209_9773#" 224 0 "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.A" 224 11648,328 "VDD.t916" 224 19712,624
device msubckt pfet_03v3 29400 8943 29401 8944  "VDD.t1265" "DFF_magic_0.D.t13" 224 0 "VDD.t1266" 224 19712,624 "a_29512_8496.t1" 224 11648,328
device msubckt nfet_03v3 29400 8496 29401 8497  "VSS.t712" "DFF_magic_0.D.t12" 224 0 "VSS.t713" 224 19712,624 "a_29512_8496.t0" 224 11648,328
device msubckt nfet_03v3 24289 7877 24290 7878  "VSS.t934" "7b_counter_0.3_inp_AND_magic_0.B" 224 0 "a_24185_7877#" 224 11648,328 "a_24401_7877#" 224 11648,328
device msubckt nfet_03v3 13657 -2115 13658 -2114  "VSS.t173" "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13553_n2115#" 224 11648,328 "a_13769_n2115#" 224 11648,328
device msubckt nfet_03v3 18691 -2102 18692 -2101  "VSS.t583" "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 0 "VSS.t584" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 13595 -8091 13596 -8090  "VSS.t661" "D2_5.t5" 224 0 "VSS.t662" 224 19712,624 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 5772 -8579 5773 -8578  "VDD.t735" "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_5.OUT" 224 11648,328 "a_5036_n8579#" 224 19712,624
device msubckt pfet_03v3 4644 -1073 4645 -1072  "VDD.t1839" "Q2.t5" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1840" 224 19712,624
device msubckt nfet_03v3 12028 -2115 12029 -2114  "VSS.t252" "p2_gen_magic_0.xnor_magic_0.OUT" 224 0 "a_11492_n2115#" 224 11648,328 "a_11292_n2115#" 224 19712,624
device msubckt pfet_03v3 32863 947 32864 948  "VDD.t1560" "OR_magic_1.VOUT.t3" 224 0 "VDD.t1561" 224 19712,624 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 11711 1652 11712 1653  "VDD.t334" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.B" 224 0 "a_11279_1124#" 224 19712,624 "a_11191_684#" 224 11648,328
device msubckt pfet_03v3 15277 4616 15278 4617  "VDD.t1046" "7b_counter_0.MDFF_4.LD.t26" 224 0 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1047" 224 11648,328
device msubckt pfet_03v3 32244 -1205 32245 -1204  "VDD.t1776" "D2_1.t8" 224 0 "VDD.t1786" 224 11648,328 "mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 2980 -1073 2981 -1072  "VDD.t2072" "D2_4.t1" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2073" 224 11648,328
device msubckt pfet_03v3 8411 9020 8412 9021  "VDD.t329" "a_8411_8536#" 224 0 "VDD.t330" 224 19712,624 "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 19732 -7045 19733 -7044  "VDD.t1934" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 11711 9181 11712 9182  "VDD.t44" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_11279_8697#" 224 19712,624 "a_11191_10149#" 224 11648,328
device msubckt pfet_03v3 24739 10548 24740 10549  "VDD.t499" "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328 "VDD.t500" 224 19712,624
device msubckt pfet_03v3 34087 2626 34088 2627  "VDD.t252" "divide_by_2_1.tg_magic_3.OUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VDD.t253" 224 11648,328
device msubckt pfet_03v3 10167 4616 10168 4617  "VDD.t1044" "7b_counter_0.MDFF_4.LD.t25" 224 0 "VDD.t1045" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 3053 9664 3054 9665  "VDD.t18" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "a_2749_10148#" 224 11648,328 "a_2749_8740#" 224 19712,624
device msubckt pfet_03v3 7519 10149 7520 10150  "VDD.t1596" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_8697#" 224 11648,328 "a_7215_10149#" 224 11648,328
device msubckt pfet_03v3 16950 -7045 16951 -7044  "VDD.t317" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 28774 1440 28775 1441  "VSS.t593" "7b_counter_0.MDFF_4.LD.t24" 224 0 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VSS.t606" 224 11648,328
device msubckt pfet_03v3 8843 3803 8844 3804  "VDD.t1815" "D2_6.t2" 224 0 "VDD.t1816" 224 11648,328 "a_8411_3319#" 224 11648,328
device msubckt pfet_03v3 17033 1813 17034 1814  "VDD.t636" "a_15865_2253#" 224 0 "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 11648,328 "VDD.t637" 224 19712,624
device msubckt nfet_03v3 15061 4176 15062 4177  "VSS.t604" "7b_counter_0.MDFF_4.LD.t23" 224 0 "VSS.t605" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 32136 2169 32137 2170  "VSS.t1094" "divide_by_2_1.tg_magic_3.CLK.t1" 224 0 "VSS.t1095" 224 19712,624 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 24868 -2544 24869 -2543  "VDD.t738" "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt nfet_03v3 14143 1440 14144 1441  "VSS.t591" "7b_counter_0.MDFF_4.LD.t22" 224 0 "VSS.t603" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 19037 4176 19038 4177  "VSS.t601" "7b_counter_0.MDFF_4.LD.t21" 224 0 "VSS.t602" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 8713 1669 8714 1670  "VSS.t432" "a_8713_1625#" 224 0 "VSS.t433" 224 11648,328 "a_8825_1669#" 224 11648,328
device msubckt nfet_03v3 10280 -1530 10281 -1529  "VSS.t780" "D2_2.t3" 224 0 "p2_gen_magic_0.xnor_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS.t781" 224 19712,624
device msubckt nfet_03v3 34303 2169 34304 2170  "VSS.t225" "divide_by_2_1.tg_magic_3.OUT" 224 0 "divide_by_2_1.tg_magic_1.IN" 224 11648,328 "VSS.t226" 224 19712,624
device msubckt pfet_03v3 30463 -858 30464 -857  "VDD.t1214" "DFF_magic_0.tg_magic_2.OUT" 224 0 "VDD.t1215" 224 11648,328 "OR_magic_2.A.t3" 224 11648,328
device msubckt pfet_03v3 24529 5904 24530 5905  "VDD.t1990" "Q5.t4" 224 0 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "a_23793_5904#" 224 19712,624
device msubckt pfet_03v3 13441 -5810 13442 -5809  "VDD.t650" "p3_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n6613#" 224 19712,624 "VDD.t652" 224 11648,328
device msubckt nfet_03v3 13927 6657 13928 6658  "VSS.t984" "7b_counter_0.MDFF_5.LD.t13" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS.t985" 224 11648,328
device msubckt nfet_03v3 25925 -1324 25926 -1323  "VSS.t1106" "DFF_magic_0.tg_magic_3.CLK.t6" 224 0 "DFF_magic_0.D.t5" 224 19712,624 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 20361 9774 20362 9775  "VSS.t197" "7b_counter_0.MDFF_6.tspc2_magic_0.Q" 224 0 "VSS.t198" 224 11648,328 "a_20041_9774#" 224 11648,328
device msubckt nfet_03v3 24313 6843 24314 6844  "VSS.t1152" "Q5.t3" 224 0 "7b_counter_0.3_inp_AND_magic_0.A" 224 11648,328 "VSS.t1153" 224 19712,624
device msubckt nfet_03v3 4194 -3593 4195 -3592  "VSS.t811" "Q6.t5" 224 0 "VSS.t812" 224 19712,624 "p2_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 32028 -845 32029 -844  "VDD.t1784" "D2_1.t7" 224 0 "mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1785" 224 11648,328
device msubckt pfet_03v3 30514 -2552 30515 -2551  "VDD.t1459" "OR_magic_2.A.t7" 224 0 "VDD.t1460" 224 11648,328 "DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 17842 -2094 17843 -2093  "VSS.t88" "CLK.t13" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS.t89" 224 19712,624
device msubckt nfet_03v3 20113 -5824 20114 -5823  "VSS.t1232" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t8" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1233" 224 19712,624
device msubckt pfet_03v3 16467 -5366 16468 -5365  "VDD.t1904" "CLK.t12" 224 0 "VDD.t1905" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 4600 4877 4601 4878  "VDD.t441" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "a_4496_4877#" 224 11648,328 "VDD.t442" 224 11648,328
device msubckt pfet_03v3 26126 4932 26127 4933  "VDD.t129" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_26038_4932#" 224 19712,624 "a_26126_3480#" 224 11648,328
device msubckt nfet_03v3 3178 -8091 3179 -8090  "VSS.t1177" "p3_gen_magic_0.xnor_magic_1.B.t1" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1178" 224 19712,624
device msubckt pfet_03v3 28314 4997 28315 4998  "VDD.t280" "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 0 "a_27234_4513#" 224 11648,328 "VDD.t1641" 224 19712,624
device msubckt pfet_03v3 20361 4997 20362 4998  "VDD.t274" "7b_counter_0.MDFF_1.tspc2_magic_0.Q" 224 0 "VDD.t275" 224 11648,328 "a_19841_4557#" 224 11648,328
device msubckt pfet_03v3 13035 619 13036 620  "VDD.t987" "7b_counter_0.MDFF_4.QB.t2" 224 0 "a_12387_575#" 224 11648,328 "VDD.t988" 224 11648,328
device msubckt pfet_03v3 4813 640 4814 641  "VDD.t1310" "LD.t13" 224 0 "VDD.t1311" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 4597 5856 4598 5857  "VDD.t1308" "LD.t12" 224 0 "7b_counter_0.MDFF_3.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1309" 224 11648,328
device msubckt pfet_03v3 11332 -8548 11333 -8547  "VDD.t1522" "Q4.t5" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1523" 224 11648,328
device msubckt pfet_03v3 17709 6869 17710 6870  "VDD.t232" "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_5901#" 224 11648,328 "a_17405_7309#" 224 19712,624
device msubckt pfet_03v3 26141 -865 26142 -864  "VDD.t229" "DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "DFF_magic_0.D.t2" 224 11648,328
device msubckt nfet_03v3 32028 -1645 32029 -1644  "VSS.t1019" "D2_1.t6" 224 0 "mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS.t1020" 224 11648,328
device msubckt nfet_03v3 6691 -1530 6692 -1529  "VSS.t1185" "D2_3.t2" 224 0 "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1186" 224 19712,624
device msubckt pfet_03v3 9043 -8579 9044 -8578  "VDD.t1621" "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 0 "a_8523_n8579#" 224 11648,328 "p3_gen_magic_0.xnor_magic_6.OUT" 224 11648,328
device msubckt nfet_03v3 13035 7470 13036 7471  "VSS.t55" "D2_2.t2" 224 0 "a_12931_7470#" 224 11648,328 "VSS.t779" 224 11648,328
device msubckt pfet_03v3 17709 1168 17710 1169  "VDD.t102" "7b_counter_0.MDFF_1.mux_magic_0.OR_magic_0.B" 224 0 "a_17405_684#" 224 11648,328 "a_17405_2092#" 224 19712,624
device msubckt nfet_03v3 29486 -6587 29487 -6586  "VSS.t858" "divide_by_2_0.tg_magic_3.CLK.t4" 224 0 "divide_by_2_0.tg_magic_2.IN" 224 11648,328 "divide_by_2_0.tg_magic_3.IN.t9" 224 11648,328
device msubckt pfet_03v3 16817 5836 16818 5837  "VDD.t35" "a_15865_6276#" 224 0 "VDD.t93" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_0.OR_magic_0.A" 224 11648,328
device msubckt pfet_03v3 28679 -866 28680 -865  "VDD.t1917" "CLK.t11" 224 0 "DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1918" 224 19712,624
device msubckt pfet_03v3 22582 684 22583 685  "VDD.t429" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_22062_684#" 224 11648,328 "VDD.t430" 224 11648,328
device msubckt pfet_03v3 18163 -8548 18164 -8547  "VDD.t1782" "D2_1.t5" 224 0 "p3_gen_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1783" 224 11648,328
device msubckt pfet_03v3 621 4616 622 4617  "VDD.t1306" "LD.t11" 224 0 "7b_counter_0.MDFF_0.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1307" 224 11648,328
device msubckt pfet_03v3 33871 2626 33872 2627  "VDD.t254" "divide_by_2_1.tg_magic_3.OUT" 224 0 "VDD.t255" 224 19712,624 "divide_by_2_1.tg_magic_1.IN" 224 11648,328
device msubckt nfet_03v3 11812 -6253 11813 -6252  "VSS.t802" "p3_gen_magic_0.xnor_magic_3.OUT.t2" 224 0 "a_11708_n6613#" 224 11648,328 "VSS.t803" 224 11648,328
device msubckt pfet_03v3 37782 2633 37783 2634  "VDD.t1161" "divide_by_2_1.tg_magic_3.IN.t18" 224 0 "mux_magic_0.IN1.t3" 224 11648,328 "VDD.t1162" 224 19712,624
device msubckt pfet_03v3 1945 619 1946 620  "VDD.t1520" "Q4.t4" 224 0 "a_1209_1059#" 224 11648,328 "VDD.t1521" 224 11648,328
device msubckt pfet_03v3 30508 9419 30509 9420  "VDD.t1411" "a_29512_8496.t7" 224 0 "7b_counter_0.MDFF_5.LD.t4" 224 11648,328 "VDD.t1412" 224 11648,328
device msubckt pfet_03v3 13927 4616 13928 4617  "VDD.t1042" "7b_counter_0.MDFF_4.LD.t20" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 19712,624 "VDD.t1043" 224 11648,328
device msubckt nfet_03v3 20361 8580 20362 8581  "VSS.t1017" "D2_1.t4" 224 0 "VSS.t1018" 224 11648,328 "a_20041_8580#" 224 11648,328
device msubckt pfet_03v3 22798 1168 22799 1169  "VDD.t426" "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.A" 224 0 "a_22062_684#" 224 11648,328 "VDD.t431" 224 19712,624
device msubckt pfet_03v3 5273 619 5274 620  "VDD.t367" "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 0 "VDD.t368" 224 19712,624 "a_5185_1059#" 224 11648,328
device msubckt nfet_03v3 5340 -7648 5341 -7647  "VSS.t249" "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 0 "p3_gen_magic_0.xnor_magic_5.OUT.t1" 224 11648,328 "a_5452_n7648#" 224 11648,328
device msubckt pfet_03v3 18141 10149 18142 10150  "VDD.t369" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.B" 224 0 "a_17405_8741#" 224 11648,328 "a_17405_10149#" 224 19712,624
device msubckt nfet_03v3 10160 -3593 10161 -3592  "VSS.t1041" "D2_6.t1" 224 0 "p2_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1042" 224 19712,624
device msubckt pfet_03v3 23311 6299 23312 6300  "VDD.t1673" "Q3.t6" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 21469 3524 21470 3525  "VSS.t273" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.A" 224 0 "a_21381_3524#" 224 19712,624 "VSS.t274" 224 11648,328
device msubckt pfet_03v3 23258 1813 23259 1814  "VDD.t662" "a_23258_1769#" 224 0 "VDD.t663" 224 19712,624 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 32220 9419 32221 9420  "VDD.t1923" "a_31440_8496.t9" 224 0 "VDD.t1924" 224 19712,624 "7b_counter_0.MDFF_4.LD.t0" 224 11648,328
device msubckt pfet_03v3 8731 -1526 8732 -1525  "VDD.t302" "Q1.t6" 224 0 "a_8643_n1526#" 224 19712,624 "VDD.t1229" 224 11648,328
device msubckt pfet_03v3 16385 7030 16386 7031  "VDD.t1780" "D2_1.t3" 224 0 "VDD.t1781" 224 11648,328 "a_15865_7470#" 224 11648,328
device msubckt nfet_03v3 16169 2253 16170 2254  "VSS.t57" "D2_3.t1" 224 0 "a_16065_2253#" 224 11648,328 "VSS.t1184" 224 11648,328
device msubckt pfet_03v3 20793 9020 20794 9021  "VDD.t345" "a_19841_8580#" 224 0 "VDD.t346" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 11812 -6613 11813 -6612  "VSS.t802" "p3_gen_magic_0.xnor_magic_4.OUT" 224 0 "a_11708_n6613#" 224 11648,328 "a_11492_n6613#" 224 11648,328
device msubckt pfet_03v3 28779 8943 28780 8944  "VDD.t994" "a_27567_8496.t10" 224 0 "VDD.t995" 224 11648,328 "LD.t1" 224 19712,624
device msubckt nfet_03v3 28779 8496 28780 8497  "VSS.t575" "a_27567_8496.t9" 224 0 "VSS.t576" 224 11648,328 "LD.t0" 224 19712,624
device msubckt pfet_03v3 27329 -5367 27330 -5366  "VDD.t2018" "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "divide_by_2_0.tg_magic_3.OUT" 224 11648,328 "divide_by_2_0.tg_magic_3.IN.t17" 224 11648,328
device msubckt nfet_03v3 14644 -8142 14645 -8141  "VSS.t374" "p3_gen_magic_0.AND2_magic_1.A" 224 0 "a_14556_n8142#" 224 19712,624 "a_14756_n8142#" 224 11648,328
device msubckt pfet_03v3 17138 -8582 17139 -8581  "VDD.t1608" "a_16186_n8142#" 224 0 "VDD.t1609" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.C.t0" 224 11648,328
device msubckt pfet_03v3 19732 -2551 19733 -2550  "VDD.t617" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt nfet_03v3 11279 7309 11280 7310  "VSS.t124" "a_11279_6341#" 224 0 "7b_counter_0.MDFF_5.tspc2_magic_0.D" 224 19712,624 "VSS.t313" 224 19712,624
device msubckt pfet_03v3 31812 -845 31813 -844  "VDD.t1778" "D2_1.t2" 224 0 "VDD.t1779" 224 19712,624 "mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 31219 -5360 31220 -5359  "VDD.t1982" "divide_by_2_0.tg_magic_3.IN.t18" 224 0 "VDD.t1983" 224 19712,624 "mux_magic_0.IN2.t0" 224 11648,328
device msubckt nfet_03v3 4323 3947 4324 3948  "VSS.t311" "7b_counter_0.MDFF_0.tspc2_magic_0.D" 224 0 "a_4235_3947#" 224 19712,624 "VSS.t312" 224 11648,328
device msubckt nfet_03v3 12373 -1755 12374 -1754  "VSS.t1207" "p2_gen_magic_0.xnor_magic_3.OUT.t2" 224 0 "a_11708_n2115#" 224 19712,624 "VSS.t1208" 224 19712,624
device msubckt pfet_03v3 1629 -4081 1630 -4080  "VDD.t434" "p2_gen_magic_0.xnor_magic_1.inverter_magic_1.VOUT" 224 0 "a_1541_n4081#" 224 19712,624 "VDD.t435" 224 11648,328
device msubckt pfet_03v3 18691 -7053 18692 -7052  "VDD.t2112" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t12" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328 "VDD.t2113" 224 11648,328
device msubckt pfet_03v3 16950 -2551 16951 -2550  "VDD.t471" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 28445 -6597 28446 -6596  "VSS.t290" "divide_by_2_0.tg_magic_1.IN" 224 0 "divide_by_2_0.tg_magic_0.IN" 224 11648,328 "VSS.t291" 224 19712,624
device msubckt nfet_03v3 24856 3947 24857 3948  "VSS.t364" "a_24059_4877#" 224 0 "a_23560_3728#" 224 11648,328 "a_24536_3947#" 224 11648,328
device msubckt pfet_03v3 33079 947 33080 948  "VDD.t1558" "OR_magic_1.VOUT.t2" 224 0 "divide_by_2_1.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1559" 224 11648,328
device msubckt nfet_03v3 28061 7098 28062 7099  "VSS.t553" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t7" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328
device msubckt nfet_03v3 17842 -6588 17843 -6587  "VSS.t1230" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t7" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1231" 224 19712,624
device msubckt pfet_03v3 14089 -5810 14090 -5809  "VDD.t478" "a_13353_n6613#" 224 0 "VDD.t480" 224 11648,328 "p3_gen_magic_0.3_inp_AND_magic_0.VOUT.t6" 224 19712,624
device msubckt nfet_03v3 10441 1669 10442 1670  "VSS.t928" "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 0 "VSS.t929" 224 11648,328 "a_9212_739#" 224 19712,624
device msubckt nfet_03v3 22150 2092 22151 2093  "VSS.t330" "a_22150_1124#" 224 0 "Q4.t2" 224 19712,624 "VSS.t331" 224 19712,624
device msubckt pfet_03v3 29206 4616 29207 4617  "VDD.t1040" "7b_counter_0.MDFF_4.LD.t19" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VDD.t1041" 224 19712,624
device msubckt nfet_03v3 26126 2092 26127 2093  "VSS.t178" "a_26126_1124#" 224 0 "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t2" 224 19712,624 "VSS.t329" 224 19712,624
device msubckt nfet_03v3 7801 -1530 7802 -1529  "VSS.t696" "Q1.t5" 224 0 "VSS.t697" 224 19712,624 "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt nfet_03v3 13657 -1755 13658 -1754  "VSS.t173" "p2_gen_magic_0.3_inp_AND_magic_0.B" 224 0 "a_13553_n2115#" 224 11648,328 "a_13769_n2115#" 224 11648,328
device msubckt pfet_03v3 5705 1813 5706 1814  "VDD.t1173" "D2_5.t4" 224 0 "VDD.t1174" 224 11648,328 "a_5185_2253#" 224 11648,328
device msubckt pfet_03v3 13873 -1312 13874 -1311  "VDD.t1477" "p2_gen_magic_0.3_inp_AND_magic_0.C.t1" 224 0 "a_13353_n2115#" 224 11648,328 "VDD.t1478" 224 11648,328
device msubckt nfet_03v3 13467 9774 13468 9775  "VSS.t171" "7b_counter_0.MDFF_5.mux_magic_3.AND2_magic_0.A" 224 0 "a_12931_9774#" 224 11648,328 "a_12387_9730#" 224 19712,624
device msubckt pfet_03v3 26774 1652 26775 1653  "VDD.t113" "7b_counter_0.MDFF_7.mux_magic_3.OR_magic_0.A" 224 0 "a_26038_684#" 224 11648,328 "VDD.t116" 224 19712,624
device msubckt nfet_03v3 16601 4557 16602 4558  "VSS.t911" "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 0 "a_16065_4557#" 224 11648,328 "a_15865_4557#" 224 19712,624
device msubckt pfet_03v3 21592 5904 21593 5905  "VDD.t1429" "Q6.t4" 224 0 "a_21504_5904#" 224 19712,624 "VDD.t1430" 224 11648,328
device msubckt nfet_03v3 12028 -1755 12029 -1754  "VSS.t252" "a_11292_n2115#" 224 0 "VSS.t474" 224 11648,328 "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 19712,624
device msubckt nfet_03v3 26192 -2087 26193 -2086  "VSS.t90" "CLK.t10" 224 0 "DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 11648,328 "VSS.t91" 224 19712,624
device msubckt nfet_03v3 6673 -8091 6674 -8090  "VSS.t1124" "D2_7.t2" 224 0 "p3_gen_magic_0.xnor_magic_5.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1125" 224 19712,624
device msubckt pfet_03v3 21685 4448 21686 4449  "VDD.t2167" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "a_21381_4932#" 224 11648,328 "a_21381_3524#" 224 19712,624
device msubckt pfet_03v3 28493 7557 28494 7558  "VDD.t733" "7b_counter_0.DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 0 "7b_counter_0.NAND_magic_0.VOUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624
device msubckt pfet_03v3 30453 4922 30454 4923  "VDD.t1457" "OR_magic_2.A.t6" 224 0 "a_30365_4922#" 224 19712,624 "VDD.t1458" 224 11648,328
device msubckt pfet_03v3 11927 6869 11928 6870  "VDD.t84" "7b_counter_0.MDFF_5.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_5901#" 224 11648,328 "VDD.t85" 224 19712,624
device msubckt pfet_03v3 11279 4932 11280 4933  "VDD.t77" "7b_counter_0.MDFF_4.mux_magic_3.OR_magic_0.B" 224 0 "a_11191_4932#" 224 19712,624 "a_11279_3480#" 224 11648,328
device msubckt pfet_03v3 13467 4997 13468 4998  "VDD.t1593" "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 0 "a_12387_4513#" 224 11648,328 "VDD.t1594" 224 19712,624
device msubckt nfet_03v3 1729 1059 1730 1060  "VSS.t872" "Q4.t3" 224 0 "VSS.t873" 224 11648,328 "a_1409_1059#" 224 11648,328
device msubckt pfet_03v3 11927 1168 11928 1169  "VDD.t648" "7b_counter_0.MDFF_4.mux_magic_0.OR_magic_0.A" 224 0 "a_11191_684#" 224 11648,328 "VDD.t649" 224 19712,624
device msubckt pfet_03v3 9275 3803 9276 3804  "VDD.t1038" "7b_counter_0.MDFF_4.LD.t18" 224 0 "VDD.t1039" 224 11648,328 "a_8411_3319#" 224 11648,328
device msubckt pfet_03v3 16817 3803 16818 3804  "VDD.t363" "a_15865_3363#" 224 0 "VDD.t364" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 15953 2253 15954 2254  "VSS.t600" "7b_counter_0.MDFF_4.LD.t17" 224 0 "a_15865_2253#" 224 19712,624 "a_16065_2253#" 224 11648,328
device msubckt pfet_03v3 31542 5878 31543 5879  "VDD.t971" "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t6" 224 0 "VDD.t972" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 15493 6657 15494 6658  "VSS.t982" "7b_counter_0.MDFF_5.LD.t12" 224 0 "VSS.t983" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 5142 -5540 5143 -5539  "VDD.t24" "p3_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 0 "a_5054_n5540#" 224 19712,624 "VDD.t25" 224 11648,328
device msubckt nfet_03v3 3053 8740 3054 8741  "VSS.t111" "7b_counter_0.MDFF_3.mux_magic_0.OR_magic_0.B" 224 0 "VSS.t112" 224 11648,328 "a_2749_8740#" 224 19712,624
device msubckt nfet_03v3 26301 7100 26302 7101  "VSS.t92" "CLK.t9" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.CLK.t5" 224 11648,328 "VSS.t93" 224 19712,624
device msubckt nfet_03v3 9145 1669 9146 1670  "VSS.t1247" "7b_counter_0.MDFF_4.tspc2_magic_0.CLK.t3" 224 0 "7b_counter_0.MDFF_4.QB.t0" 224 11648,328 "a_8825_1669#" 224 11648,328
device msubckt nfet_03v3 15599 -1329 15600 -1328  "VSS.t94" "CLK.t8" 224 0 "VSS.t95" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t5" 224 11648,328
device msubckt nfet_03v3 1629 -3150 1630 -3149  "VSS.t1253" "Q7.t3" 224 0 "a_1541_n3150#" 224 19712,624 "p2_gen_magic_0.xnor_magic_1.OUT.t1" 224 11648,328
device msubckt pfet_03v3 2079 -1042 2080 -1041  "VDD.t547" "p2_gen_magic_0.xnor_magic_3.inverter_magic_0.VOUT" 224 0 "a_1559_n1042#" 224 11648,328 "p2_gen_magic_0.xnor_magic_3.OUT.t0" 224 11648,328
device msubckt nfet_03v3 13467 8580 13468 8581  "VSS.t981" "7b_counter_0.MDFF_5.LD.t11" 224 0 "a_12931_8580#" 224 11648,328 "a_12387_8536#" 224 19712,624
device msubckt pfet_03v3 9379 -1526 9380 -1525  "VDD.t654" "D2_2.t1" 224 0 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_8643_n1526#" 224 19712,624
device msubckt pfet_03v3 26005 -5367 26006 -5366  "VDD.t1506" "divide_by_2_0.tg_magic_3.CLK.t3" 224 0 "VDD.t1507" 224 19712,624 "divide_by_2_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 14359 6657 14360 6658  "VSS.t979" "7b_counter_0.MDFF_5.LD.t10" 224 0 "7b_counter_0.MDFF_5.mux_magic_0.AND2_magic_0.A" 224 11648,328 "VSS.t980" 224 19712,624
device msubckt pfet_03v3 27436 5878 27437 5879  "VDD.t502" "7b_counter_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "7b_counter_0.DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "7b_counter_0.DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt nfet_03v3 16601 3363 16602 3364  "VSS.t599" "7b_counter_0.MDFF_4.LD.t16" 224 0 "a_16065_3363#" 224 11648,328 "a_15865_3363#" 224 19712,624
device msubckt pfet_03v3 25065 8680 25066 8681  "VDD.t501" "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 0 "7b_counter_0.3_inp_AND_magic_0.VOUT" 224 19712,624
device msubckt nfet_03v3 405 9392 406 9393  "VSS.t742" "LD.t10" 224 0 "VSS.t743" 224 19712,624 "7b_counter_0.MDFF_3.mux_magic_0.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 22113 -1322 22114 -1321  "VSS.t587" "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 0 "P2.t5" 224 11648,328 "VSS.t588" 224 19712,624
device msubckt pfet_03v3 1513 5835 1514 5836  "VDD.t266" "7b_counter_0.MDFF_3.mux_magic_3.AND2_magic_0.A" 224 0 "a_1209_6275#" 224 11648,328 "VDD.t728" 224 11648,328
device msubckt pfet_03v3 5705 7029 5706 7030  "VDD.t1951" "D2_7.t1" 224 0 "VDD.t1952" 224 11648,328 "a_5185_7469#" 224 11648,328
device msubckt nfet_03v3 1513 4557 1514 4558  "VSS.t1079" "7b_counter_0.MDFF_0.QB.t2" 224 0 "a_1409_4557#" 224 11648,328 "VSS.t1080" 224 11648,328
device msubckt pfet_03v3 6353 619 6354 620  "VDD.t715" "a_5185_1059#" 224 0 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD.t716" 224 19712,624
device msubckt pfet_03v3 7461 684 7462 685  "VDD.t311" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_2092#" 224 11648,328 "a_6725_684#" 224 19712,624
device msubckt nfet_03v3 20840 -2094 20841 -2093  "VSS.t844" "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t6" 224 0 "VSS.t845" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 5032 4877 5033 4878  "VDD.t2023" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t4" 224 0 "a_4496_4877#" 224 11648,328 "a_4235_3947#" 224 11648,328
device msubckt pfet_03v3 3269 684 3270 685  "VDD.t775" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_684#" 224 11648,328 "a_2749_2092#" 224 11648,328
device msubckt pfet_03v3 15815 -872 15816 -871  "VDD.t1911" "CLK.t7" 224 0 "VDD.t1912" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.CLK.t3" 224 11648,328
device msubckt pfet_03v3 12603 10214 12604 10215  "VDD.t1218" "a_12387_9730#" 224 0 "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.A" 224 11648,328 "VDD.t1219" 224 11648,328
device msubckt pfet_03v3 28082 -2544 28083 -2543  "VDD.t1207" "DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 0 "DFF_magic_0.tg_magic_2.OUT" 224 19712,624 "DFF_magic_0.tg_magic_2.IN" 224 11648,328
device msubckt pfet_03v3 30810 -7046 30811 -7045  "VDD.t1504" "divide_by_2_0.tg_magic_3.CLK.t2" 224 0 "divide_by_2_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1505" 224 19712,624
device msubckt pfet_03v3 22879 7751 22880 7752  "VDD.t1227" "Q1.t4" 224 0 "VDD.t1228" 224 19712,624 "a_22991_5885#" 224 11648,328
device msubckt pfet_03v3 25230 640 25231 641  "VDD.t1036" "7b_counter_0.MDFF_4.LD.t15" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1037" 224 19712,624
device msubckt pfet_03v3 15493 4616 15494 4617  "VDD.t1034" "7b_counter_0.MDFF_4.LD.t14" 224 0 "VDD.t1035" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_3.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 3996 -1073 3997 -1072  "VDD.t1837" "Q2.t4" 224 0 "VDD.t1838" 224 19712,624 "p2_gen_magic_0.xnor_magic_4.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 1729 3803 1730 3804  "VDD.t1171" "D2_5.t3" 224 0 "VDD.t1172" 224 11648,328 "a_1209_3363#" 224 11648,328
device msubckt pfet_03v3 16518 -7045 16519 -7044  "VDD.t318" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 19469 4616 19470 4617  "VDD.t1032" "7b_counter_0.MDFF_4.LD.t13" 224 0 "VDD.t1033" 224 11648,328 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 19712,624
device msubckt nfet_03v3 8947 -1973 8948 -1972  "VSS.t250" "p2_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 0 "p2_gen_magic_0.xnor_magic_0.OUT" 224 11648,328 "a_9059_n1973#" 224 11648,328
device msubckt pfet_03v3 4410 -8548 4411 -8547  "VDD.t1427" "Q6.t3" 224 0 "VDD.t1428" 224 11648,328 "p3_gen_magic_0.xnor_magic_5.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 10383 4616 10384 4617  "VDD.t1030" "7b_counter_0.MDFF_4.LD.t12" 224 0 "7b_counter_0.MDFF_4.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VDD.t1031" 224 19712,624
device msubckt pfet_03v3 15953 619 15954 620  "VDD.t517" "7b_counter_0.MDFF_1.mux_magic_0.AND2_magic_0.A" 224 0 "VDD.t518" 224 19712,624 "a_15865_1059#" 224 11648,328
device msubckt pfet_03v3 14359 4616 14360 4617  "VDD.t1028" "7b_counter_0.MDFF_4.LD.t11" 224 0 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328 "VDD.t1029" 224 19712,624
device msubckt nfet_03v3 28990 1440 28991 1441  "VSS.t597" "7b_counter_0.MDFF_4.LD.t10" 224 0 "VSS.t598" 224 11648,328 "7b_counter_0.MDFF_7.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 717 -6028 718 -6027  "VSS.t957" "Q3.t5" 224 0 "VSS.t958" 224 19712,624 "p3_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 12694 -3597 12695 -3596  "VDD.t407" "D2_5.t2" 224 0 "a_12174_n3597#" 224 11648,328 "p2_gen_magic_0.AND2_magic_1.A" 224 11648,328
device msubckt pfet_03v3 14027 -8548 14028 -8547  "VDD.t1169" "D2_5.t1" 224 0 "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 11648,328 "VDD.t1170" 224 19712,624
device msubckt nfet_03v3 11279 2092 11280 2093  "VSS.t148" "a_11279_1124#" 224 0 "7b_counter_0.MDFF_4.tspc2_magic_0.D" 224 19712,624 "VSS.t924" 224 19712,624
device msubckt nfet_03v3 32352 2169 32353 2170  "VSS.t1092" "divide_by_2_1.tg_magic_3.CLK.t0" 224 0 "divide_by_2_1.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS.t1093" 224 19712,624
device msubckt nfet_03v3 1513 3363 1514 3364  "VSS.t31" "D2_5.t0" 224 0 "a_1409_3363#" 224 11648,328 "VSS.t660" 224 11648,328
device msubckt nfet_03v3 17354 -8142 17355 -8141  "VSS.t922" "a_16186_n8142#" 224 0 "VSS.t923" 224 19712,624 "p3_gen_magic_0.AND2_magic_0.OUT" 224 19712,624
device msubckt nfet_03v3 19253 4176 19254 4177  "VSS.t595" "7b_counter_0.MDFF_4.LD.t9" 224 0 "7b_counter_0.MDFF_1.mux_magic_2.AND2_magic_0.A" 224 11648,328 "VSS.t596" 224 11648,328
device msubckt nfet_03v3 16899 -5823 16900 -5822  "VSS.t96" "CLK.t6" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.inverter_magic_0.VOUT" 224 11648,328 "VSS.t97" 224 19712,624
device msubckt nfet_03v3 28774 4176 28775 4177  "VSS.t593" "7b_counter_0.MDFF_4.LD.t8" 224 0 "7b_counter_0.MDFF_7.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VSS.t594" 224 11648,328
device msubckt pfet_03v3 24289 8680 24290 8681  "VDD.t1637" "7b_counter_0.3_inp_AND_magic_0.B" 224 0 "VDD.t1639" 224 11648,328 "a_23985_7877#" 224 11648,328
device msubckt nfet_03v3 4539 9163 4540 9164  "VSS.t677" "7b_counter_0.MDFF_3.tspc2_magic_0.CLK.t3" 224 0 "VSS.t678" 224 11648,328 "a_4651_9163#" 224 11648,328
device msubckt pfet_03v3 4816 9609 4817 9610  "VDD.t1603" "7b_counter_0.MDFF_3.tspc2_magic_0.D" 224 0 "VDD.t1605" 224 11648,328 "a_4496_10093#" 224 11648,328
device msubckt pfet_03v3 7735 9181 7736 9182  "VDD.t1597" "7b_counter_0.MDFF_5.mux_magic_2.OR_magic_0.B" 224 0 "a_7303_8697#" 224 19712,624 "a_7215_10149#" 224 11648,328
device msubckt nfet_03v3 14143 4176 14144 4177  "VSS.t591" "7b_counter_0.MDFF_4.LD.t7" 224 0 "VSS.t592" 224 11648,328 "7b_counter_0.MDFF_4.mux_magic_3.AND2_magic_0.A" 224 11648,328
device msubckt nfet_03v3 19195 6886 19196 6887  "VSS.t1275" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "VSS.t1276" 224 11648,328 "a_19307_6886#" 224 11648,328
device msubckt pfet_03v3 13927 640 13928 641  "VDD.t1026" "7b_counter_0.MDFF_4.LD.t6" 224 0 "7b_counter_0.MDFF_4.mux_magic_0.AND2_magic_0.A" 224 19712,624 "VDD.t1027" 224 11648,328
device msubckt pfet_03v3 20113 -873 20114 -872  "VDD.t1909" "CLK.t5" 224 0 "VDD.t1910" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 21221 -1332 21222 -1331  "VSS.t98" "CLK.t4" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_1.IN" 224 11648,328 "p2_gen_magic_0.DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt nfet_03v3 22113 -5816 22114 -5815  "VSS.t842" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 0 "p3_gen_magic_0.P3.t5" 224 11648,328 "VSS.t843" 224 19712,624
device msubckt pfet_03v3 30167 7556 30168 7557  "VDD.t1894" "CLK.t3" 224 0 "VDD.t1895" 224 19712,624 "7b_counter_0.DFF_magic_0.tg_magic_1.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 25227 4393 25228 4394  "VDD.t531" "7b_counter_0.MDFF_7.tspc2_magic_0.CLK.t3" 224 0 "a_23560_3728#" 224 11648,328 "VDD.t1200" 224 19712,624
device msubckt pfet_03v3 32244 -845 32245 -844  "VDD.t1776" "D2_1.t1" 224 0 "VDD.t1777" 224 11648,328 "mux_magic_0.AND2_magic_0.A" 224 19712,624
device msubckt pfet_03v3 8017 -5571 8018 -5570  "VDD.t1225" "Q1.t3" 224 0 "VDD.t1226" 224 11648,328 "p3_gen_magic_0.xnor_magic_0.inverter_magic_1.VOUT" 224 11648,328
device msubckt pfet_03v3 26122 9120 26123 9121  "VDD.t1259" "7b_counter_0.NAND_magic_0.A.t6" 224 0 "DFF_magic_0.D.t9" 224 11648,328 "VDD.t1260" 224 11648,328
device msubckt nfet_03v3 20840 -6588 20841 -6587  "VSS.t99" "CLK.t2" 224 0 "VSS.t100" 224 19712,624 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.inverter_magic_0.VOUT" 224 11648,328
device msubckt pfet_03v3 18141 1652 18142 1653  "VDD.t536" "a_17405_2092#" 224 0 "VDD.t537" 224 19712,624 "7b_counter_0.MDFF_1.tspc2_magic_0.D" 224 19712,624
device msubckt nfet_03v3 25288 3947 25289 3948  "VSS.t361" "7b_counter_0.MDFF_7.tspc2_magic_0.D" 224 0 "VSS.t362" 224 11648,328 "a_24059_4877#" 224 19712,624
device msubckt nfet_03v3 31702 -6597 31703 -6596  "VSS.t1116" "mux_magic_0.IN2.t3" 224 0 "divide_by_2_0.tg_magic_2.IN" 224 11648,328 "VSS.t1117" 224 19712,624
device msubckt pfet_03v3 1729 9019 1730 9020  "VDD.t1949" "D2_7.t0" 224 0 "VDD.t1950" 224 11648,328 "a_1209_8579#" 224 11648,328
device msubckt pfet_03v3 26342 4932 26343 4933  "VDD.t130" "7b_counter_0.MDFF_7.mux_magic_0.OR_magic_0.B" 224 0 "a_26126_3480#" 224 11648,328 "a_26038_4932#" 224 11648,328
device msubckt pfet_03v3 5574 -1042 5575 -1041  "VDD.t373" "p2_gen_magic_0.xnor_magic_4.inverter_magic_0.VOUT" 224 0 "a_5054_n1042#" 224 11648,328 "p2_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 18141 9181 18142 9182  "VDD.t369" "a_17405_8741#" 224 0 "VDD.t371" 224 19712,624 "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 19712,624
device msubckt nfet_03v3 4381 1440 4382 1441  "VSS.t740" "LD.t9" 224 0 "VSS.t741" 224 19712,624 "7b_counter_0.MDFF_0.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 19688 5956 19689 5957  "VDD.t2163" "7b_counter_0.MDFF_6.tspc2_magic_0.CLK" 224 0 "a_19152_5956#" 224 11648,328 "a_18891_6886#" 224 11648,328
device msubckt pfet_03v3 2161 1813 2162 1814  "VDD.t2160" "a_1209_2253#" 224 0 "VDD.t2161" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 13251 7470 13252 7471  "VSS.t60" "D2_2.t0" 224 0 "VSS.t778" 224 11648,328 "a_12931_7470#" 224 11648,328
device msubckt pfet_03v3 19037 10193 19038 10194  "VDD.t1704" "7b_counter_0.MDFF_5.LD.t9" 224 0 "VDD.t1705" 224 19712,624 "7b_counter_0.MDFF_6.mux_magic_2.AND2_magic_0.A" 224 11648,328
device msubckt pfet_03v3 21009 10214 21010 10215  "VDD.t2173" "a_19841_9774#" 224 0 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 11648,328 "VDD.t2174" 224 19712,624
device msubckt pfet_03v3 6137 1813 6138 1814  "VDD.t1552" "a_5185_2253#" 224 0 "VDD.t1553" 224 11648,328 "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 11648,328
device msubckt pfet_03v3 11279 10149 11280 10150  "VDD.t45" "7b_counter_0.MDFF_5.mux_magic_3.OR_magic_0.B" 224 0 "a_11191_10149#" 224 19712,624 "a_11279_8697#" 224 11648,328
device msubckt nfet_03v3 17033 4557 17034 4558  "VSS.t118" "a_15865_4557#" 224 0 "VSS.t119" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.A" 224 19712,624
device msubckt pfet_03v3 12910 -8579 12911 -8578  "VDD.t549" "p3_gen_magic_0.xnor_magic_2.inverter_magic_0.VOUT" 224 0 "p3_gen_magic_0.AND2_magic_1.A" 224 11648,328 "a_12174_n8579#" 224 19712,624
device msubckt pfet_03v3 30724 9419 30725 9420  "VDD.t1409" "a_29512_8496.t6" 224 0 "VDD.t1410" 224 11648,328 "7b_counter_0.MDFF_5.LD.t5" 224 19712,624
device msubckt pfet_03v3 13441 -882 13442 -881  "VDD.t742" "p2_gen_magic_0.3_inp_AND_magic_0.A" 224 0 "a_13353_n2115#" 224 19712,624 "VDD.t744" 224 11648,328
device msubckt pfet_03v3 2277 -3597 2278 -3596  "VDD.t405" "D2_1.t0" 224 0 "p2_gen_magic_0.xnor_magic_1.OUT" 224 11648,328 "a_1541_n3597#" 224 19712,624
device msubckt pfet_03v3 9728 -8548 9729 -8547  "VDD.t1813" "D2_6.t0" 224 0 "VDD.t1814" 224 19712,624 "p3_gen_magic_0.xnor_magic_6.inverter_magic_0.VOUT" 224 11648,328
device msubckt nfet_03v3 5142 -6471 5143 -6470  "VSS.t1059" "Q2.t3" 224 0 "a_5054_n6471#" 224 19712,624 "p3_gen_magic_0.xnor_magic_4.OUT" 224 11648,328
device msubckt pfet_03v3 18850 -5366 18851 -5365  "VDD.t420" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_3.OUT" 224 0 "VDD.t421" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t6" 224 11648,328
device msubckt pfet_03v3 20793 10214 20794 10215  "VDD.t2175" "a_19841_9774#" 224 0 "VDD.t2176" 224 11648,328 "7b_counter_0.MDFF_6.mux_magic_2.OR_magic_0.A" 224 11648,328
device msubckt nfet_03v3 21685 3524 21686 3525  "VSS.t273" "7b_counter_0.MDFF_1.mux_magic_2.OR_magic_0.B" 224 0 "VSS.t1279" 224 11648,328 "a_21381_3524#" 224 19712,624
device msubckt pfet_03v3 23474 1813 23475 1814  "VDD.t664" "a_23258_1769#" 224 0 "7b_counter_0.MDFF_7.mux_magic_2.OR_magic_0.B" 224 11648,328 "VDD.t665" 224 11648,328
device msubckt pfet_03v3 2061 -4081 2062 -4080  "VDD.t406" "p2_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 0 "a_1541_n4081#" 224 11648,328 "p2_gen_magic_0.xnor_magic_1.OUT.t0" 224 11648,328
device msubckt nfet_03v3 5619 3947 5620 3948  "VSS.t1171" "7b_counter_0.MDFF_0.tspc2_magic_0.CLK.t3" 224 0 "a_5515_3947#" 224 11648,328 "7b_counter_0.MDFF_0.QB.t1" 224 11648,328
device msubckt pfet_03v3 17493 10149 17494 10150  "VDD.t806" "7b_counter_0.MDFF_6.mux_magic_3.OR_magic_0.A" 224 0 "a_17405_10149#" 224 19712,624 "VDD.t810" 224 11648,328
device msubckt nfet_03v3 16385 2253 16386 2254  "VSS.t66" "D2_3.t0" 224 0 "VSS.t1183" 224 11648,328 "a_16065_2253#" 224 11648,328
device msubckt pfet_03v3 3053 1652 3054 1653  "VDD.t223" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.B" 224 0 "a_2749_684#" 224 11648,328 "a_2749_2092#" 224 19712,624
device msubckt pfet_03v3 3394 -8548 3395 -8547  "VDD.t2028" "p3_gen_magic_0.xnor_magic_1.B.t0" 224 0 "p3_gen_magic_0.xnor_magic_1.inverter_magic_0.VOUT" 224 11648,328 "VDD.t2029" 224 19712,624
device msubckt pfet_03v3 7029 1652 7030 1653  "VDD.t661" "7b_counter_0.MDFF_0.mux_magic_2.OR_magic_0.B" 224 0 "a_6725_684#" 224 11648,328 "a_6725_2092#" 224 19712,624
device msubckt pfet_03v3 717 -1073 718 -1072  "VDD.t1671" "Q3.t4" 224 0 "p2_gen_magic_0.xnor_magic_3.inverter_magic_1.VOUT" 224 11648,328 "VDD.t1672" 224 11648,328
device msubckt pfet_03v3 16518 -2551 16519 -2550  "VDD.t472" "p2_gen_magic_0.DFF_magic_0.tg_magic_0.inverter_magic_0.VOUT" 224 0 "p2_gen_magic_0.DFF_magic_0.tg_magic_3.OUT" 224 19712,624 "p2_gen_magic_0.DFF_magic_0.tg_magic_0.IN" 224 11648,328
device msubckt pfet_03v3 15724 -8582 15725 -8581  "VDD.t465" "a_14556_n8142#" 224 0 "p3_gen_magic_0.3_inp_AND_magic_0.B" 224 11648,328 "VDD.t466" 224 19712,624
device msubckt pfet_03v3 30669 4438 30670 4439  "VDD.t1473" "P2.t6" 224 0 "a_30365_4922#" 224 11648,328 "a_30365_3514#" 224 19712,624
device msubckt pfet_03v3 2295 -1526 2296 -1525  "VDD.t546" "D2_4.t0" 224 0 "p2_gen_magic_0.xnor_magic_3.OUT" 224 11648,328 "a_1559_n1526#" 224 19712,624
device msubckt nfet_03v3 21221 -5826 21222 -5825  "VSS.t1229" "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.CLK.t6" 224 0 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_1.IN.t11" 224 11648,328 "p3_gen_magic_0.neg_DFF_magic_0.tg_magic_2.OUT" 224 19712,624
device msubckt pfet_03v3 23311 7751 23312 7752  "VDD.t1670" "Q3.t3" 224 0 "a_23207_5885#" 224 11648,328 "7b_counter_0.3_inp_AND_magic_0.C" 224 19712,624
device msubckt nfet_03v3 25300 -2085 25301 -2084  "VSS.t101" "CLK.t1" 224 0 "DFF_magic_0.tg_magic_3.OUT" 224 11648,328 "DFF_magic_0.tg_magic_0.IN" 224 19712,624
device msubckt pfet_03v3 24073 9110 24074 9111  "VDD.t313" "7b_counter_0.3_inp_AND_magic_0.A" 224 0 "a_23985_7877#" 224 19712,624 "VDD.t315" 224 11648,328
device msubckt nfet_03v3 17033 3363 17034 3364  "VSS.t275" "a_15865_3363#" 224 0 "VSS.t276" 224 19712,624 "7b_counter_0.MDFF_1.mux_magic_3.OR_magic_0.B" 224 19712,624
device msubckt pfet_03v3 20148 6440 20149 6441  "VDD.t1871" "a_19152_6440#" 224 0 "VDD.t1872" 224 19712,624 "7b_counter_0.MDFF_6.QB.t0" 224 11648,328
device msubckt pfet_03v3 2161 7029 2162 7030  "VDD.t57" "a_1209_7469#" 224 0 "VDD.t58" 224 11648,328 "7b_counter_0.MDFF_3.mux_magic_3.OR_magic_0.B" 224 11648,328
device msubckt nfet_03v3 16169 9774 16170 9775  "VSS.t102" "CLK.t0" 224 0 "a_16065_9774#" 224 11648,328 "VSS.t103" 224 11648,328
device msubckt pfet_03v3 2837 1168 2838 1169  "VDD.t221" "7b_counter_0.MDFF_0.mux_magic_3.OR_magic_0.A" 224 0 "VDD.t226" 224 19712,624 "a_2749_684#" 224 11648,328
