{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617014432505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617014432505 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 29 11:40:32 2021 " "Processing started: Mon Mar 29 11:40:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617014432505 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014432505 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014432505 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617014432947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617014432947 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "DE10_LITE_Qsys.qsys " "Elaborating Platform Designer system entity \"DE10_LITE_Qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014443667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:48 Progress: Loading FPGA/DE10_LITE_Qsys.qsys " "2021.03.29.11:40:48 Progress: Loading FPGA/DE10_LITE_Qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014448143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:48 Progress: Reading input file " "2021.03.29.11:40:48 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014448637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:48 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\] " "2021.03.29.11:40:48 Progress: Adding accelerometer_spi \[altera_up_avalon_accelerometer_spi 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014448828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:49 Progress: Parameterizing module accelerometer_spi " "2021.03.29.11:40:49 Progress: Parameterizing module accelerometer_spi" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014449801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:49 Progress: Adding altpll_0 \[altpll 20.1\] " "2021.03.29.11:40:49 Progress: Adding altpll_0 \[altpll 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014449813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:49 Progress: Parameterizing module altpll_0 " "2021.03.29.11:40:49 Progress: Parameterizing module altpll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014449850 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:49 Progress: Adding bet1_0 \[bet1 1.0\] " "2021.03.29.11:40:49 Progress: Adding bet1_0 \[bet1 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014449859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:49 Progress: Parameterizing module bet1_0 " "2021.03.29.11:40:49 Progress: Parameterizing module bet1_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014449974 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:49 Progress: Adding button \[altera_avalon_pio 20.1\] " "2021.03.29.11:40:49 Progress: Adding button \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014449977 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module button " "2021.03.29.11:40:50 Progress: Parameterizing module button" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding clk_50 \[clock_source 20.1\] " "2021.03.29.11:40:50 Progress: Adding clk_50 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module clk_50 " "2021.03.29.11:40:50 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding fir5_0 \[fir5 1.0\] " "2021.03.29.11:40:50 Progress: Adding fir5_0 \[fir5 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450247 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module fir5_0 " "2021.03.29.11:40:50 Progress: Parameterizing module fir5_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding hex_0 \[altera_avalon_pio 20.1\] " "2021.03.29.11:40:50 Progress: Adding hex_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module hex_0 " "2021.03.29.11:40:50 Progress: Parameterizing module hex_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding hex_1 \[altera_avalon_pio 20.1\] " "2021.03.29.11:40:50 Progress: Adding hex_1 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module hex_1 " "2021.03.29.11:40:50 Progress: Parameterizing module hex_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding hex_2 \[altera_avalon_pio 20.1\] " "2021.03.29.11:40:50 Progress: Adding hex_2 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450292 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module hex_2 " "2021.03.29.11:40:50 Progress: Parameterizing module hex_2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding hex_3 \[altera_avalon_pio 20.1\] " "2021.03.29.11:40:50 Progress: Adding hex_3 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module hex_3 " "2021.03.29.11:40:50 Progress: Parameterizing module hex_3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding hex_4 \[altera_avalon_pio 20.1\] " "2021.03.29.11:40:50 Progress: Adding hex_4 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450321 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module hex_4 " "2021.03.29.11:40:50 Progress: Parameterizing module hex_4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding hex_5 \[altera_avalon_pio 20.1\] " "2021.03.29.11:40:50 Progress: Adding hex_5 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450340 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module hex_5 " "2021.03.29.11:40:50 Progress: Parameterizing module hex_5" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450344 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\] " "2021.03.29.11:40:50 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450345 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module jtag_uart " "2021.03.29.11:40:50 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding key \[altera_avalon_pio 20.1\] " "2021.03.29.11:40:50 Progress: Adding key \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module key " "2021.03.29.11:40:50 Progress: Parameterizing module key" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding led \[altera_avalon_pio 20.1\] " "2021.03.29.11:40:50 Progress: Adding led \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module led " "2021.03.29.11:40:50 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\] " "2021.03.29.11:40:50 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module nios2_gen2_0 " "2021.03.29.11:40:50 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450585 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 20.1\] " "2021.03.29.11:40:50 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module onchip_memory2 " "2021.03.29.11:40:50 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding sdram \[altera_avalon_new_sdram_controller 20.1\] " "2021.03.29.11:40:50 Progress: Adding sdram \[altera_avalon_new_sdram_controller 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module sdram " "2021.03.29.11:40:50 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding switch \[altera_avalon_pio 20.1\] " "2021.03.29.11:40:50 Progress: Adding switch \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module switch " "2021.03.29.11:40:50 Progress: Parameterizing module switch" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\] " "2021.03.29.11:40:50 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module sysid_qsys " "2021.03.29.11:40:50 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding tilt3_0 \[tilt3 1.0\] " "2021.03.29.11:40:50 Progress: Adding tilt3_0 \[tilt3 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module tilt3_0 " "2021.03.29.11:40:50 Progress: Parameterizing module tilt3_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding tilt4_0 \[tilt4 1.0\] " "2021.03.29.11:40:50 Progress: Adding tilt4_0 \[tilt4 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module tilt4_0 " "2021.03.29.11:40:50 Progress: Parameterizing module tilt4_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Adding timer \[altera_avalon_timer 20.1\] " "2021.03.29.11:40:50 Progress: Adding timer \[altera_avalon_timer 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Parameterizing module timer " "2021.03.29.11:40:50 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:50 Progress: Building connections " "2021.03.29.11:40:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014450955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:51 Progress: Parameterizing connections " "2021.03.29.11:40:51 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014451072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:51 Progress: Validating " "2021.03.29.11:40:51 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014451092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.03.29.11:40:52 Progress: Done reading input file " "2021.03.29.11:40:52 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014452339 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys.bet1_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\] " "DE10_LITE_Qsys.bet1_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\]" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE10_LITE_Qsys.button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453085 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal dataa\[9\] of type dataa must have width \[32\] " "DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal dataa\[9\] of type dataa must have width \[32\]" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453086 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal datab\[2\] of type datab must have width \[32\] " "DE10_LITE_Qsys.fir5_0.nios_custom_instruction_slave: Signal datab\[2\] of type datab must have width \[32\]" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "DE10_LITE_Qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE10_LITE_Qsys.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "DE10_LITE_Qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "DE10_LITE_Qsys.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "DE10_LITE_Qsys.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "DE10_LITE_Qsys.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453098 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys.tilt3_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\] " "DE10_LITE_Qsys.tilt3_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\]" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453098 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys.tilt4_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\] " "DE10_LITE_Qsys.tilt4_0.nios_custom_instruction_slave: Signal result\[2\] of type result must have width \[32\]" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014453098 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys: Generating DE10_LITE_Qsys \"DE10_LITE_Qsys\" for QUARTUS_SYNTH " "DE10_LITE_Qsys: Generating DE10_LITE_Qsys \"DE10_LITE_Qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014454544 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0 " "Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0 " "Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0 " "Inserting clock-crossing logic between cmd_demux.src10 and cmd_mux_010.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0 " "Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0 " "Inserting clock-crossing logic between cmd_demux.src12 and cmd_mux_012.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459145 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0 " "Inserting clock-crossing logic between cmd_demux.src13 and cmd_mux_013.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0 " "Inserting clock-crossing logic between cmd_demux.src14 and cmd_mux_014.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0 " "Inserting clock-crossing logic between cmd_demux.src15 and cmd_mux_015.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0 " "Inserting clock-crossing logic between cmd_demux.src16 and cmd_mux_016.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src17 and cmd_mux_017.sink0 " "Inserting clock-crossing logic between cmd_demux.src17 and cmd_mux_017.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0 " "Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459192 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9 " "Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459197 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10 " "Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux.sink10" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11 " "Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12 " "Inserting clock-crossing logic between rsp_demux_012.src0 and rsp_mux.sink12" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13 " "Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux.sink13" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14 " "Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux.sink14" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459278 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15 " "Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux.sink15" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459290 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16 " "Inserting clock-crossing logic between rsp_demux_016.src0 and rsp_mux.sink16" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_017.src0 and rsp_mux.sink17 " "Inserting clock-crossing logic between rsp_demux_017.src0 and rsp_mux.sink17" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014459309 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\" " "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_translator:ci_slave:ci_slave_result (result)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014464361 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\" " "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014464362 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\" " "DE10_LITE_Qsys: \"No matching role found for nios2_gen2_0_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014464362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode " "Accelerometer_spi: Starting Generation of the Accelerometer Controller in SPI mode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014466176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi: \"DE10_LITE_Qsys\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\" " "Accelerometer_spi: \"DE10_LITE_Qsys\" instantiated altera_up_avalon_accelerometer_spi \"accelerometer_spi\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014466312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altpll_0: \"DE10_LITE_Qsys\" instantiated altpll \"altpll_0\" " "Altpll_0: \"DE10_LITE_Qsys\" instantiated altpll \"altpll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Bet1_0: \"DE10_LITE_Qsys\" instantiated bet1 \"bet1_0\" " "Bet1_0: \"DE10_LITE_Qsys\" instantiated bet1 \"bet1_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Starting RTL generation for module 'DE10_LITE_Qsys_button' " "Button: Starting RTL generation for module 'DE10_LITE_Qsys_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_button --dir=/tmp/alt8715_2109120926178508685.dir/0006_button_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0006_button_gen//DE10_LITE_Qsys_button_component_configuration.pl  --do_build_sim=0  \] " "Button:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_button --dir=/tmp/alt8715_2109120926178508685.dir/0006_button_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0006_button_gen//DE10_LITE_Qsys_button_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: Done RTL generation for module 'DE10_LITE_Qsys_button' " "Button: Done RTL generation for module 'DE10_LITE_Qsys_button'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"button\" " "Button: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"button\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fir5_0: \"DE10_LITE_Qsys\" instantiated fir5 \"fir5_0\" " "Fir5_0: \"DE10_LITE_Qsys\" instantiated fir5 \"fir5_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: Starting RTL generation for module 'DE10_LITE_Qsys_hex_0' " "Hex_0: Starting RTL generation for module 'DE10_LITE_Qsys_hex_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_hex_0 --dir=/tmp/alt8715_2109120926178508685.dir/0008_hex_0_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0008_hex_0_gen//DE10_LITE_Qsys_hex_0_component_configuration.pl  --do_build_sim=0  \] " "Hex_0:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_hex_0 --dir=/tmp/alt8715_2109120926178508685.dir/0008_hex_0_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0008_hex_0_gen//DE10_LITE_Qsys_hex_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: Done RTL generation for module 'DE10_LITE_Qsys_hex_0' " "Hex_0: Done RTL generation for module 'DE10_LITE_Qsys_hex_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_0: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"hex_0\" " "Hex_0: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"hex_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'DE10_LITE_Qsys_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'DE10_LITE_Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_LITE_Qsys_jtag_uart --dir=/tmp/alt8715_2109120926178508685.dir/0009_jtag_uart_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0009_jtag_uart_gen//DE10_LITE_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_LITE_Qsys_jtag_uart --dir=/tmp/alt8715_2109120926178508685.dir/0009_jtag_uart_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0009_jtag_uart_gen//DE10_LITE_Qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'DE10_LITE_Qsys_jtag_uart' " "Jtag_uart: Done RTL generation for module 'DE10_LITE_Qsys_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467833 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"DE10_LITE_Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"DE10_LITE_Qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Starting RTL generation for module 'DE10_LITE_Qsys_key' " "Key: Starting RTL generation for module 'DE10_LITE_Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_key --dir=/tmp/alt8715_2109120926178508685.dir/0010_key_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0010_key_gen//DE10_LITE_Qsys_key_component_configuration.pl  --do_build_sim=0  \] " "Key:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_key --dir=/tmp/alt8715_2109120926178508685.dir/0010_key_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0010_key_gen//DE10_LITE_Qsys_key_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014467880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: Done RTL generation for module 'DE10_LITE_Qsys_key' " "Key: Done RTL generation for module 'DE10_LITE_Qsys_key'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468033 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"key\" " "Key: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"key\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'DE10_LITE_Qsys_led' " "Led: Starting RTL generation for module 'DE10_LITE_Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_led --dir=/tmp/alt8715_2109120926178508685.dir/0011_led_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0011_led_gen//DE10_LITE_Qsys_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_led --dir=/tmp/alt8715_2109120926178508685.dir/0011_led_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0011_led_gen//DE10_LITE_Qsys_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'DE10_LITE_Qsys_led' " "Led: Done RTL generation for module 'DE10_LITE_Qsys_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468219 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"led\" " "Led: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"DE10_LITE_Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"DE10_LITE_Qsys\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468389 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'DE10_LITE_Qsys_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'DE10_LITE_Qsys_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_LITE_Qsys_onchip_memory2 --dir=/tmp/alt8715_2109120926178508685.dir/0012_onchip_memory2_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0012_onchip_memory2_gen//DE10_LITE_Qsys_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_LITE_Qsys_onchip_memory2 --dir=/tmp/alt8715_2109120926178508685.dir/0012_onchip_memory2_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0012_onchip_memory2_gen//DE10_LITE_Qsys_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'DE10_LITE_Qsys_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'DE10_LITE_Qsys_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"DE10_LITE_Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"DE10_LITE_Qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468547 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'DE10_LITE_Qsys_sdram' " "Sdram: Starting RTL generation for module 'DE10_LITE_Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_LITE_Qsys_sdram --dir=/tmp/alt8715_2109120926178508685.dir/0013_sdram_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0013_sdram_gen//DE10_LITE_Qsys_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_LITE_Qsys_sdram --dir=/tmp/alt8715_2109120926178508685.dir/0013_sdram_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0013_sdram_gen//DE10_LITE_Qsys_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'DE10_LITE_Qsys_sdram' " "Sdram: Done RTL generation for module 'DE10_LITE_Qsys_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"DE10_LITE_Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"DE10_LITE_Qsys\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Starting RTL generation for module 'DE10_LITE_Qsys_switch' " "Switch: Starting RTL generation for module 'DE10_LITE_Qsys_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_switch --dir=/tmp/alt8715_2109120926178508685.dir/0014_switch_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0014_switch_gen//DE10_LITE_Qsys_switch_component_configuration.pl  --do_build_sim=0  \] " "Switch:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_LITE_Qsys_switch --dir=/tmp/alt8715_2109120926178508685.dir/0014_switch_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0014_switch_gen//DE10_LITE_Qsys_switch_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014468934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: Done RTL generation for module 'DE10_LITE_Qsys_switch' " "Switch: Done RTL generation for module 'DE10_LITE_Qsys_switch'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014469108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"switch\" " "Switch: \"DE10_LITE_Qsys\" instantiated altera_avalon_pio \"switch\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014469108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"DE10_LITE_Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"DE10_LITE_Qsys\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014469119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tilt3_0: \"DE10_LITE_Qsys\" instantiated tilt3 \"tilt3_0\" " "Tilt3_0: \"DE10_LITE_Qsys\" instantiated tilt3 \"tilt3_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014469120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'DE10_LITE_Qsys_timer' " "Timer: Starting RTL generation for module 'DE10_LITE_Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014469138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_LITE_Qsys_timer --dir=/tmp/alt8715_2109120926178508685.dir/0017_timer_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0017_timer_gen//DE10_LITE_Qsys_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_LITE_Qsys_timer --dir=/tmp/alt8715_2109120926178508685.dir/0017_timer_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8715_2109120926178508685.dir/0017_timer_gen//DE10_LITE_Qsys_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014469138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'DE10_LITE_Qsys_timer' " "Timer: Done RTL generation for module 'DE10_LITE_Qsys_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014469325 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"DE10_LITE_Qsys\" instantiated altera_avalon_timer \"timer\" " "Timer: \"DE10_LITE_Qsys\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014469328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_translator: \"DE10_LITE_Qsys\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\" " "Nios2_gen2_0_custom_instruction_master_translator: \"DE10_LITE_Qsys\" instantiated altera_customins_master_translator \"nios2_gen2_0_custom_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014469333 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"DE10_LITE_Qsys\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\" " "Nios2_gen2_0_custom_instruction_master_multi_xconnect: \"DE10_LITE_Qsys\" instantiated altera_customins_xconnect \"nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014469357 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"DE10_LITE_Qsys\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\" " "Nios2_gen2_0_custom_instruction_master_multi_slave_translator0: \"DE10_LITE_Qsys\" instantiated altera_customins_slave_translator \"nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014469368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014471359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014471425 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014471569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014471760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014471818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014471890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014471993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014472128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014472205 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014472257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014472360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014472404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014472617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014472706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014472882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014472939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014473035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014473131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"DE10_LITE_Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"DE10_LITE_Qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014474513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"DE10_LITE_Qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"DE10_LITE_Qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014474518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_synchronizer: \"DE10_LITE_Qsys\" instantiated altera_irq_clock_crosser \"irq_synchronizer\" " "Irq_synchronizer: \"DE10_LITE_Qsys\" instantiated altera_irq_clock_crosser \"irq_synchronizer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014474523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"DE10_LITE_Qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"DE10_LITE_Qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014474530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014474658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=DE10_LITE_Qsys_nios2_gen2_0_cpu --dir=/tmp/alt8715_2109120926178508685.dir/0024_cpu_gen/ --quartus_bindir=/home/e2/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8715_2109120926178508685.dir/0024_cpu_gen//DE10_LITE_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=DE10_LITE_Qsys_nios2_gen2_0_cpu --dir=/tmp/alt8715_2109120926178508685.dir/0024_cpu_gen/ --quartus_bindir=/home/e2/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8715_2109120926178508685.dir/0024_cpu_gen//DE10_LITE_Qsys_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014474659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:14 (*) Starting Nios II generation " "Cpu: # 2021.03.29 11:41:14 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:14 (*)   Elaborating CPU configuration settings " "Cpu: # 2021.03.29 11:41:14 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:15 (*)   Creating all objects for CPU " "Cpu: # 2021.03.29 11:41:15 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:15 (*)     Testbench " "Cpu: # 2021.03.29 11:41:15 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:15 (*)     Instruction decoding " "Cpu: # 2021.03.29 11:41:15 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:15 (*)       Instruction fields " "Cpu: # 2021.03.29 11:41:15 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:15 (*)       Instruction decodes " "Cpu: # 2021.03.29 11:41:15 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:15 (*)       Signals for RTL simulation waveforms " "Cpu: # 2021.03.29 11:41:15 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:15 (*)       Instruction controls " "Cpu: # 2021.03.29 11:41:15 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:15 (*)     Pipeline frontend " "Cpu: # 2021.03.29 11:41:15 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:15 (*)     Pipeline backend " "Cpu: # 2021.03.29 11:41:15 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:16 (*)   Generating RTL from CPU objects " "Cpu: # 2021.03.29 11:41:16 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:16 (*)   Creating plain-text RTL " "Cpu: # 2021.03.29 11:41:16 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2021.03.29 11:41:17 (*) Done Nios II generation " "Cpu: # 2021.03.29 11:41:17 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'DE10_LITE_Qsys_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477739 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477834 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477842 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477859 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477868 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\" " "Cmd_mux_003: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\" " "Rsp_demux_003: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014477999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\" " "Accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478028 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478167 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\" " "Avalon_st_adapter_007: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478246 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_007\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478274 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "DE10_LITE_Qsys: Done \"DE10_LITE_Qsys\" with 55 modules, 94 files " "DE10_LITE_Qsys: Done \"DE10_LITE_Qsys\" with 55 modules, 94 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014478274 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "DE10_LITE_Qsys.qsys " "Finished elaborating Platform Designer system entity \"DE10_LITE_Qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014479744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys " "Found entity 1: DE10_LITE_Qsys" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/CI_bet.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_bet " "Found entity 1: CI_bet" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_fir " "Found entity 1: CI_fir" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" { { "Info" "ISGN_ENTITY_NAME" "1 CI_tilt " "Found entity 1: CI_tilt" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_accelerometer_spi " "Found entity 1: DE10_LITE_Qsys_accelerometer_spi" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_altpll_0_dffpipe_l2c " "Found entity 1: DE10_LITE_Qsys_altpll_0_dffpipe_l2c" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479923 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_altpll_0_stdsync_sv6 " "Found entity 2: DE10_LITE_Qsys_altpll_0_stdsync_sv6" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479923 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_LITE_Qsys_altpll_0_altpll_3h92 " "Found entity 3: DE10_LITE_Qsys_altpll_0_altpll_3h92" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479923 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_LITE_Qsys_altpll_0 " "Found entity 4: DE10_LITE_Qsys_altpll_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_button.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_button " "Found entity 1: DE10_LITE_Qsys_button" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_button.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_hex_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_hex_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_hex_0 " "Found entity 1: DE10_LITE_Qsys_hex_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_hex_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_hex_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_irq_mapper " "Found entity 1: DE10_LITE_Qsys_irq_mapper" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_irq_mapper.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_jtag_uart_sim_scfifo_w " "Found entity 1: DE10_LITE_Qsys_jtag_uart_sim_scfifo_w" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479926 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_jtag_uart_scfifo_w " "Found entity 2: DE10_LITE_Qsys_jtag_uart_scfifo_w" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479926 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_LITE_Qsys_jtag_uart_sim_scfifo_r " "Found entity 3: DE10_LITE_Qsys_jtag_uart_sim_scfifo_r" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479926 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_LITE_Qsys_jtag_uart_scfifo_r " "Found entity 4: DE10_LITE_Qsys_jtag_uart_scfifo_r" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479926 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_LITE_Qsys_jtag_uart " "Found entity 5: DE10_LITE_Qsys_jtag_uart" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_key " "Found entity 1: DE10_LITE_Qsys_key" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_key.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_led " "Found entity 1: DE10_LITE_Qsys_led" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_led.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_demux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_mux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479951 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479952 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_001 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_001" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479953 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_002 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_002" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479954 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_003 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_003" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479955 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_005 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_005" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479955 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10_LITE_Qsys_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10_LITE_Qsys_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at DE10_LITE_Qsys_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014479956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479956 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_mm_interconnect_0_router_009 " "Found entity 2: DE10_LITE_Qsys_mm_interconnect_0_router_009" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_demux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_mux " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0 " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module " "Found entity 3: DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE10_LITE_Qsys_nios2_gen2_0_cpu " "Found entity 27: DE10_LITE_Qsys_nios2_gen2_0_cpu" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_onchip_memory2 " "Found entity 1: DE10_LITE_Qsys_onchip_memory2" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_sdram_input_efifo_module " "Found entity 1: DE10_LITE_Qsys_sdram_input_efifo_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479995 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_sdram " "Found entity 2: DE10_LITE_Qsys_sdram" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479995 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_LITE_Qsys_sdram_test_component.v(236) " "Verilog HDL warning at DE10_LITE_Qsys_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617014479996 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10_LITE_Qsys_sdram_test_component.v(237) " "Verilog HDL warning at DE10_LITE_Qsys_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1617014479996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_sdram_test_component_ram_module " "Found entity 1: DE10_LITE_Qsys_sdram_test_component_ram_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479996 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10_LITE_Qsys_sdram_test_component " "Found entity 2: DE10_LITE_Qsys_sdram_test_component" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_switch " "Found entity 1: DE10_LITE_Qsys_switch" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_switch.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_sysid_qsys " "Found entity 1: DE10_LITE_Qsys_sysid_qsys" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sysid_qsys.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Qsys_timer " "Found entity 1: DE10_LITE_Qsys_timer" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014479999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014479999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_customins_master_translator.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_default_burst_converter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_incr_burst_converter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480009 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480013 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480013 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480013 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480013 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014480017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480023 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init " "Found entity 1: altera_up_accelerometer_spi_auto_init" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480134 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "altera_up_accelerometer_spi_auto_init_ctrl altera_up_accelerometer_spi_auto_init_ctrl.v(51) " "Verilog Module Declaration warning at altera_up_accelerometer_spi_auto_init_ctrl.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"altera_up_accelerometer_spi_auto_init_ctrl\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 51 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_auto_init_ctrl " "Found entity 1: altera_up_accelerometer_spi_auto_init_ctrl" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_serial_bus_controller " "Found entity 1: altera_up_accelerometer_spi_serial_bus_controller" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_accelerometer_spi_slow_clock_generator " "Found entity 1: altera_up_accelerometer_spi_slow_clock_generator" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480137 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1617014480138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/bet.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/bet.v" { { "Info" "ISGN_ENTITY_NAME" "1 bet " "Found entity 1: bet" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/fir4.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/fir4.v" { { "Info" "ISGN_ENTITY_NAME" "1 fir " "Found entity 1: fir" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/DE10_LITE_Qsys/submodules/tilt3.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/DE10_LITE_Qsys/submodules/tilt3.v" { { "Info" "ISGN_ENTITY_NAME" "1 tilt " "Found entity 1: tilt" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480140 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_LITE_Qsys_sdram.v(318) " "Verilog HDL or VHDL warning at DE10_LITE_Qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1617014480169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_LITE_Qsys_sdram.v(328) " "Verilog HDL or VHDL warning at DE10_LITE_Qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1617014480169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_LITE_Qsys_sdram.v(338) " "Verilog HDL or VHDL warning at DE10_LITE_Qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1617014480169 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10_LITE_Qsys_sdram.v(682) " "Verilog HDL or VHDL warning at DE10_LITE_Qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1617014480171 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE10_LITE_SDRAM_Nios_Test.v(159) " "Verilog HDL Module Instantiation warning at DE10_LITE_SDRAM_Nios_Test.v(159): ignored dangling comma in List of Port Connections" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 159 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1617014480348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "DE10_LITE_SDRAM_Nios_Test.v 1 1 " "Using design file DE10_LITE_SDRAM_Nios_Test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_SDRAM_Nios_Test " "Found entity 1: DE10_LITE_SDRAM_Nios_Test" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480349 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1617014480349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_SDRAM_Nios_Test " "Elaborating entity \"DE10_LITE_SDRAM_Nios_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617014480355 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_SDRAM_Nios_Test.v(75) " "Output port \"VGA_R\" at DE10_LITE_SDRAM_Nios_Test.v(75) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 75 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014480357 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_SDRAM_Nios_Test.v(76) " "Output port \"VGA_G\" at DE10_LITE_SDRAM_Nios_Test.v(76) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 76 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014480357 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_SDRAM_Nios_Test.v(77) " "Output port \"VGA_B\" at DE10_LITE_SDRAM_Nios_Test.v(77) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 77 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014480357 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_SDRAM_Nios_Test.v(73) " "Output port \"VGA_HS\" at DE10_LITE_SDRAM_Nios_Test.v(73) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014480357 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_SDRAM_Nios_Test.v(74) " "Output port \"VGA_VS\" at DE10_LITE_SDRAM_Nios_Test.v(74) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 74 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014480357 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CLK_I2C_SCL DE10_LITE_SDRAM_Nios_Test.v(80) " "Output port \"CLK_I2C_SCL\" at DE10_LITE_SDRAM_Nios_Test.v(80) has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 80 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014480357 "|DE10_LITE_SDRAM_Nios_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys DE10_LITE_Qsys:u0 " "Elaborating entity \"DE10_LITE_Qsys\" for hierarchy \"DE10_LITE_Qsys:u0\"" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "u0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_accelerometer_spi DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi " "Elaborating entity \"DE10_LITE_Qsys_accelerometer_spi\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "accelerometer_spi" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE10_LITE_Qsys_accelerometer_spi.v(226) " "Verilog HDL assignment warning at DE10_LITE_Qsys_accelerometer_spi.v(226): truncated value with size 32 to match size of target (8)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014480504 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 DE10_LITE_Qsys_accelerometer_spi.v(241) " "Verilog HDL assignment warning at DE10_LITE_Qsys_accelerometer_spi.v(241): truncated value with size 8 to match size of target (6)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014480504 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init_ctrl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller " "Elaborating entity \"altera_up_accelerometer_spi_auto_init_ctrl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "Auto_Init_Controller" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_auto_init_ctrl.v(137) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_auto_init_ctrl.v(137): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014480525 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_auto_init DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer " "Elaborating entity \"altera_up_accelerometer_spi_auto_init\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init:Auto_Init_Accelerometer\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "Auto_Init_Accelerometer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_serial_bus_controller DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller " "Elaborating entity \"altera_up_accelerometer_spi_serial_bus_controller\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "Serial_Bus_Controller" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_up_accelerometer_spi_serial_bus_controller.v(215) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_serial_bus_controller.v(215): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014480536 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_accelerometer_spi_slow_clock_generator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator " "Elaborating entity \"altera_up_accelerometer_spi_slow_clock_generator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "Serial_Config_Clock_Generator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 altera_up_accelerometer_spi_slow_clock_generator.v(110) " "Verilog HDL assignment warning at altera_up_accelerometer_spi_slow_clock_generator.v(110): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014480556 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "altpll_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0_stdsync_sv6 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0_stdsync_sv6\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "stdsync2" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0_dffpipe_l2c DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2\|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0_dffpipe_l2c\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_stdsync_sv6:stdsync2\|DE10_LITE_Qsys_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "dffpipe3" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_altpll_0_altpll_3h92 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1 " "Elaborating entity \"DE10_LITE_Qsys_altpll_0_altpll_3h92\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "sd1" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_bet DE10_LITE_Qsys:u0\|CI_bet:bet1_0 " "Elaborating entity \"CI_bet\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "bet1_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_bet.v(35) " "Verilog HDL assignment warning at CI_bet.v(35): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014480611 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_bet.v(37) " "Verilog HDL assignment warning at CI_bet.v(37): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014480611 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bet DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet " "Elaborating entity \"bet\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" "Inst_bet" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480615 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "range bet.v(25) " "Verilog HDL or VHDL warning at bet.v(25): object \"range\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014480616 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min bet.v(26) " "Verilog HDL or VHDL warning at bet.v(26): object \"min\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014480617 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Qmax bet.v(46) " "Verilog HDL or VHDL warning at bet.v(46): object \"Qmax\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014480617 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bet.v(60) " "Verilog HDL assignment warning at bet.v(60): truncated value with size 32 to match size of target (4)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014480618 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "m_digvalue\[5..1\] 0 bet.v(39) " "Net \"m_digvalue\[5..1\]\" at bet.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1617014480618 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "result\[31..4\] bet.v(20) " "Output port \"result\[31..4\]\" at bet.v(20) has no driver" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1617014480618 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_bet:bet1_0|bet:Inst_bet"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_button DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_button:button " "Elaborating entity \"DE10_LITE_Qsys_button\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_button:button\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "button" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_fir DE10_LITE_Qsys:u0\|CI_fir:fir5_0 " "Elaborating entity \"CI_fir\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_fir:fir5_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "fir5_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480643 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_fir4.v(35) " "Verilog HDL assignment warning at CI_fir4.v(35): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014480644 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_fir4.v(37) " "Verilog HDL assignment warning at CI_fir4.v(37): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014480659 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir DE10_LITE_Qsys:u0\|CI_fir:fir5_0\|fir:Inst_fir " "Elaborating entity \"fir\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_fir:fir5_0\|fir:Inst_fir\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" "Inst_fir" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480662 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stage3 fir4.v(26) " "Verilog HDL or VHDL warning at fir4.v(26): object \"stage3\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014480663 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stage2 fir4.v(33) " "Verilog HDL Always Construct warning at fir4.v(33): variable \"stage2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014480664 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stage1 fir4.v(34) " "Verilog HDL Always Construct warning at fir4.v(34): variable \"stage1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/fir4.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014480664 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_fir:fir5_0|fir:Inst_fir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_hex_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_hex_0:hex_0 " "Elaborating entity \"DE10_LITE_Qsys_hex_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_hex_0:hex_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "hex_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_jtag_uart DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart " "Elaborating entity \"DE10_LITE_Qsys_jtag_uart\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "jtag_uart" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_jtag_uart_scfifo_w DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w " "Elaborating entity \"DE10_LITE_Qsys_jtag_uart_scfifo_w\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "the_DE10_LITE_Qsys_jtag_uart_scfifo_w" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "wfifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014480948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014480948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014480948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014480948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014480948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014480948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014480948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014480948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014480948 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014480948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014480998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014480998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014480999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014481005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014481005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014481006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014481011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014481011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014481012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014481053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014481053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014481054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014481145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014481145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014481146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014481226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014481226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_w:the_DE10_LITE_Qsys_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014481227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_jtag_uart_scfifo_r DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r " "Elaborating entity \"DE10_LITE_Qsys_jtag_uart_scfifo_r\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|DE10_LITE_Qsys_jtag_uart_scfifo_r:the_DE10_LITE_Qsys_jtag_uart_scfifo_r\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "the_DE10_LITE_Qsys_jtag_uart_scfifo_r" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014481235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014481548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014481568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014481569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014481569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014481569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014481569 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014481569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014482284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10_LITE_Qsys_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014482454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_key DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_key:key " "Elaborating entity \"DE10_LITE_Qsys_key\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_key:key\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "key" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014482504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_led DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_led:led " "Elaborating entity \"DE10_LITE_Qsys_led\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_led:led\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "led" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014482512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014482516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v" "cpu" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014482527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_test_bench" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 6037 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014482929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 7063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014482944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014482995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483013 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014483013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2uc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2uc1 " "Found entity 1: altsyncram_2uc1" {  } { { "db/altsyncram_2uc1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_2uc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014483091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014483091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2uc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated " "Elaborating entity \"altsyncram_2uc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_2uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 7129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483149 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014483149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkc1 " "Found entity 1: altsyncram_vkc1" {  } { { "db/altsyncram_vkc1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_vkc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014483236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014483236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated " "Elaborating entity \"altsyncram_vkc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_bht" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 7327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483287 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014483287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014483331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014483331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_bht_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 8270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483359 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014483359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014483415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014483415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_register_bank_b" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 8288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 8745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483512 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX10 " "Parameter \"selected_device_family\" = \"MAX10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483512 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014483512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014483582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014483582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX 10 " "Parameter \"selected_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014483690 ""}  } { { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014483690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483696 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483705 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483717 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483767 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483792 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483805 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483816 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483826 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483839 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483924 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483957 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483964 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483977 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483989 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014483991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484000 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484013 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 9167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484583 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014484583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ptb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ptb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ptb1 " "Found entity 1: altsyncram_ptb1" {  } { { "db/altsyncram_ptb1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_ptb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014484672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014484672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ptb1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ptb1:auto_generated " "Elaborating entity \"altsyncram_ptb1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ptb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 9233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484750 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014484750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014484826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014484826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 9345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484860 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014484883 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014484883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014484942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014484942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014484943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_nios2_rtl" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 9924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 10288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485211 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014485211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485449 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014485449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014485529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014485529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_ocimem\|DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10_LITE_Qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485669 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014485669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485671 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10_LITE_Qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_onchip_memory2 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE10_LITE_Qsys_onchip_memory2\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "onchip_memory2" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" "the_altsyncram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014485726 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014485726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1oc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1oc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1oc1 " "Found entity 1: altsyncram_1oc1" {  } { { "db/altsyncram_1oc1.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_1oc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014485797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014485797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1oc1 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated " "Elaborating entity \"altsyncram_1oc1\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c7a " "Found entity 1: decode_c7a" {  } { { "db/decode_c7a.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/decode_c7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014485903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014485903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c7a DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|decode_c7a:decode3 " "Elaborating entity \"decode_c7a\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|decode_c7a:decode3\"" {  } { { "db/altsyncram_1oc1.tdf" "decode3" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_1oc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_93b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_93b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_93b " "Found entity 1: mux_93b" {  } { { "db/mux_93b.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/mux_93b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014485977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014485977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_93b DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|mux_93b:mux2 " "Elaborating entity \"mux_93b\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_1oc1:auto_generated\|mux_93b:mux2\"" {  } { { "db/altsyncram_1oc1.tdf" "mux2" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/altsyncram_1oc1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_sdram DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram " "Elaborating entity \"DE10_LITE_Qsys_sdram\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "sdram" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014485986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_sdram_input_efifo_module DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module " "Elaborating entity \"DE10_LITE_Qsys_sdram_input_efifo_module\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|DE10_LITE_Qsys_sdram_input_efifo_module:the_DE10_LITE_Qsys_sdram_input_efifo_module\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "the_DE10_LITE_Qsys_sdram_input_efifo_module" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_switch DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_switch:switch " "Elaborating entity \"DE10_LITE_Qsys_switch\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_switch:switch\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "switch" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_sysid_qsys DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sysid_qsys:sysid_qsys " "Elaborating entity \"DE10_LITE_Qsys_sysid_qsys\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sysid_qsys:sysid_qsys\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "sysid_qsys" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CI_tilt DE10_LITE_Qsys:u0\|CI_tilt:tilt3_0 " "Elaborating entity \"CI_tilt\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_tilt:tilt3_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "tilt3_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486129 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_tilt3.v(35) " "Verilog HDL assignment warning at CI_tilt3.v(35): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014486130 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 CI_tilt3.v(37) " "Verilog HDL assignment warning at CI_tilt3.v(37): truncated value with size 32 to match size of target (5)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014486130 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 CI_tilt3.v(44) " "Verilog HDL assignment warning at CI_tilt3.v(44): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014486130 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tilt DE10_LITE_Qsys:u0\|CI_tilt:tilt3_0\|tilt:Inst_tilt " "Elaborating entity \"tilt\" for hierarchy \"DE10_LITE_Qsys:u0\|CI_tilt:tilt3_0\|tilt:Inst_tilt\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" "Inst_tilt" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486134 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "result tilt3.v(20) " "Verilog HDL warning at tilt3.v(20): the port and data declarations for array port \"result\" do not specify the same range for each dimension" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 20 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1617014486134 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "result tilt3.v(22) " "HDL warning at tilt3.v(22): see declaration for object \"result\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 22 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486134 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datab tilt3.v(26) " "Verilog HDL Always Construct warning at tilt3.v(26): variable \"datab\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014486135 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "datac tilt3.v(29) " "Verilog HDL Always Construct warning at tilt3.v(29): variable \"datac\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014486135 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a tilt3.v(32) " "Verilog HDL Always Construct warning at tilt3.v(32): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014486135 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "a tilt3.v(35) " "Verilog HDL Always Construct warning at tilt3.v(35): variable \"a\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014486135 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "all tilt3.v(35) " "Verilog HDL Always Construct warning at tilt3.v(35): variable \"all\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "db/ip/DE10_LITE_Qsys/submodules/tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/tilt3.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1617014486135 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|CI_tilt:tilt3_0|tilt:Inst_tilt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_timer DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_timer:timer " "Elaborating entity \"DE10_LITE_Qsys_timer\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_timer:timer\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "timer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator DE10_LITE_Qsys:u0\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_xconnect" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator DE10_LITE_Qsys:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486190 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014486192 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014486192 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1617014486192 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "mm_interconnect_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "key_s1_translator" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 2975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rsp_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014486984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_agent_rdata_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_agent" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 3973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 4014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router\|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router:router\|DE10_LITE_Qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001\|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_001:router_001\|DE10_LITE_Qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_002 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_002\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router_002" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002\|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_002:router_002\|DE10_LITE_Qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_003 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_003\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router_003" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003\|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_003:router_003\|DE10_LITE_Qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_005 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_005\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router_005" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005\|DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_005:router_005\|DE10_LITE_Qsys_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_009 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_009\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "router_009" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 5793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_009:router_009\|DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_router_009:router_009\|DE10_LITE_Qsys_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_router_009.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_demux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_mux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 6687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_mux DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487816 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014487824 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014487825 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014487825 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487856 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014487864 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014487865 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617014487865 "|DE10_LITE_SDRAM_Nios_Test|DE10_LITE_Qsys:u0|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "accelerometer_spi_avalon_accelerometer_spi_mode_slave_cmd_width_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "crosser" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 7371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014487954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 8114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 8143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" "avalon_st_adapter_007" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0.v" 8317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007\|DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v" "error_adapter_0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_mm_interconnect_0_avalon_st_adapter_007.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10_LITE_Qsys_irq_mapper DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_irq_mapper:irq_mapper " "Elaborating entity \"DE10_LITE_Qsys_irq_mapper\" for hierarchy \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_irq_mapper:irq_mapper\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "irq_mapper" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 1063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "irq_synchronizer" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488159 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014488159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014488159 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014488159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488162 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE10_LITE_Qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "rst_controller" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "rst_controller_001" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 1200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014488188 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[31\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[30\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[29\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[28\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[27\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[26\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[25\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[24\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[23\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[22\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[21\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[20\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[19\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[18\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[17\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[16\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[15\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[14\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[13\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[12\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[11\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[10\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[9\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[8\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[7\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[6\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[5\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[4\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[3\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator2_ci_master_result\[2\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 144 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[31\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[31\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[30\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[30\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[29\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[29\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[28\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[28\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[27\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[27\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[26\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[26\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[25\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[25\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[24\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[24\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[23\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[23\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[23\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[22\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[22\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[22\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[21\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[21\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[21\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[20\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[20\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[20\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[19\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[19\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[19\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[18\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[18\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[18\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[17\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[17\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[17\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[16\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[16\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[16\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[15\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[15\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[15\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[14\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[14\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[14\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[13\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[13\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[13\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[12\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[12\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[12\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[11\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[11\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[11\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[10\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[10\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[10\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[9\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[9\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[9\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[8\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[8\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[8\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[7\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[7\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[7\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[6\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[6\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[6\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[5\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[5\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[5\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[4\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[4\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[4\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[3\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[3\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[3\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[2\] " "Net \"DE10_LITE_Qsys:u0\|nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[2\]\" is missing source, defaulting to GND" {  } { { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator3_ci_master_result\[2\]" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1617014491369 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1617014491369 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1617014492587 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.03.29.11:41:37 Progress: Loading sldddbdda0a/alt_sld_fab_wrapper_hw.tcl " "2021.03.29.11:41:37 Progress: Loading sldddbdda0a/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014497325 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014499524 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014499807 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014501266 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014501399 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014501560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014501719 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014501759 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014501760 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1617014502528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldddbdda0a/alt_sld_fab.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014502901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014502901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014503024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014503024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014503025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014503025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014503117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014503117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014503233 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014503233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014503233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/sldddbdda0a/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014503374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014503374 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" "mem" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1617014509269 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1617014509269 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~0 " "LATCH primitive \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~0\" is permanently enabled" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1617014512680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~1 " "LATCH primitive \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~1\" is permanently enabled" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1617014512680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~2 " "LATCH primitive \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~2\" is permanently enabled" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1617014512680 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~3 " "LATCH primitive \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue~3\" is permanently enabled" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 35 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1617014512680 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|Mult0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "Mult0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014513445 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|Div0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "Div0" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014513445 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014513445 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014513445 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014513445 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1617014513445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_mult:Mult0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014513535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513535 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014513535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tps.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tps.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tps " "Found entity 1: mult_tps" {  } { { "db/mult_tps.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/mult_tps.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014513580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014513580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_divide:Div0\"" {  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014513639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_divide:Div0 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513639 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/bet.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014513639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014513737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014513737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014513747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014513747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014513781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014513781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014513907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014513907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014513957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014513957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014513981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014513981 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014513981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014514036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014514036 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014514057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014514059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014514059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014514059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014514059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014514059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014514059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014514059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014514059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1617014514059 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1617014514059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617014514123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014514123 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1617014515468 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1617014515468 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1617014515556 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1617014515556 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1617014515556 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1617014515556 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1617014515584 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "31 " "Ignored 31 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1617014515846 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1617014515846 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "CLK_I2C_SDA " "bidirectional pin \"CLK_I2C_SDA\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 97 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1617014515876 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1617014515876 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 442 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 356 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 352 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_jtag_uart.v" 398 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 7733 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 2618 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 4092 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 5960 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.v" 7742 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" 167 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_timer.v" 176 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 273 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1617014515940 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1617014515941 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CLK_I2C_SCL GND " "Pin \"CLK_I2C_SCL\" is stuck at GND" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617014518942 "|DE10_LITE_SDRAM_Nios_Test|CLK_I2C_SCL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617014518942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014519610 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "666 " "666 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1617014524322 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014524818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/output_files/DE10_LITE_SDRAM_Nios_Test.map.smsg " "Generated suppressed messages file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/output_files/DE10_LITE_SDRAM_Nios_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014525930 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617014528324 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617014528324 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014529309 "|DE10_LITE_SDRAM_Nios_Test|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK1_50 " "No output dependent on input pin \"MAX10_CLK1_50\"" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014529309 "|DE10_LITE_SDRAM_Nios_Test|MAX10_CLK1_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 87 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1617014529309 "|DE10_LITE_SDRAM_Nios_Test|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1617014529309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8470 " "Implemented 8470 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617014529310 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617014529310 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1617014529310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7888 " "Implemented 7888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617014529310 ""} { "Info" "ICUT_CUT_TM_RAMS" "379 " "Implemented 379 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1617014529310 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1617014529310 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "10 " "Implemented 10 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1617014529310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617014529310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 214 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 214 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "703 " "Peak virtual memory: 703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617014529453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 29 11:42:09 2021 " "Processing ended: Mon Mar 29 11:42:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617014529453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617014529453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617014529453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617014529453 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1617014531661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617014531662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 29 11:42:10 2021 " "Processing started: Mon Mar 29 11:42:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617014531662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1617014531662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1617014531662 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1617014532090 ""}
{ "Info" "0" "" "Project  = DE10_LITE_SDRAM_Nios_Test" {  } {  } 0 0 "Project  = DE10_LITE_SDRAM_Nios_Test" 0 0 "Fitter" 0 0 1617014532091 ""}
{ "Info" "0" "" "Revision = DE10_LITE_SDRAM_Nios_Test" {  } {  } 0 0 "Revision = DE10_LITE_SDRAM_Nios_Test" 0 0 "Fitter" 0 0 1617014532091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1617014532387 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1617014532388 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_SDRAM_Nios_Test 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE_SDRAM_Nios_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1617014532432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617014532482 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617014532482 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|pll7 MAX 10 PLL " "Implemented PLL \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|pll7\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] port" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1617014532593 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] port" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6290 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1617014532593 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 151 -1 0 } } { "" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1617014532593 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1617014532996 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1617014533012 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1617014533561 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1617014533561 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617014533608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617014533608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617014533608 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1617014533608 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1617014533608 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1617014533609 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1617014533609 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1617014533609 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1617014533609 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1617014533626 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1617014534472 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1617014536928 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014536943 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1617014536943 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_SDRAM_Nios_Test.sdc " "Reading SDC File: 'DE10_LITE_SDRAM_Nios_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617014537170 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1617014537197 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1617014537197 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1617014537197 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1617014537197 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617014537206 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617014537320 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1617014537334 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue.data_a\[0\]~7 SW\[0\] " "Latch DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue.data_a\[0\]~7 is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617014537387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1617014537387 "|DE10_LITE_SDRAM_Nios_Test|SW[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1617014537425 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1617014537425 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1617014537584 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1617014537587 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014537587 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014537587 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014537587 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014537587 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_dram_ext " "  10.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014537587 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014537587 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014537587 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014537587 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " "  10.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1617014537587 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1617014537587 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014538927 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014538927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|wire_pll7_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014538927 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014538927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed)) " "Automatically promoted node MAX10_CLK2_50~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R38p, DIFFOUT_R38p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014538927 ""}  } { { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014538927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014538927 ""}  } { { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 20974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014538927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014538927 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7~0" {  } { { "pzdyqx.vhd" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538927 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617014538927 ""}  } { { "pzdyqx.vhd" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|TPOO7242_7" } } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014538927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014538928 ""}  } { { "pzdyqx.vhd" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 0 0 } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_ZNXJ5711_gen_0:cycloneiii_ZNXJ5711_gen_1\|ZNXJ5711_0" } } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 21083 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014538928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014538936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|active_rnw~2 " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|active_rnw~2" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 9479 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|active_cs_n~1 " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|active_cs_n~1" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 9551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 9563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[0\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[0\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 2234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[2\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[2\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 2232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[1\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_sdram:sdram\|i_refs\[1\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 2233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/e2/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_nios2_gen2_0:nios2_gen2_0\|DE10_LITE_Qsys_nios2_gen2_0_cpu:cpu\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci\|DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10_LITE_Qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 2959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|CI_fir:fir5_0\|state_sync\[4\]~15 " "Destination node DE10_LITE_Qsys:u0\|CI_fir:fir5_0\|state_sync\[4\]~15" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_fir4.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 10927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|state_sync\[1\]~7 " "Destination node DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|state_sync\[1\]~7" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_bet.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 10931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|CI_tilt:tilt4_0\|state_sync\[1\]~15 " "Destination node DE10_LITE_Qsys:u0\|CI_tilt:tilt4_0\|state_sync\[1\]~15" {  } { { "db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/CI_tilt3.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 10950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538936 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1617014538936 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617014538936 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014538936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE10_LITE_Qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|serial_en" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|auto_init_complete" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|transfer_complete" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_high_level" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6331 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|transfer_data" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|altera_up_accelerometer_spi_slow_clock_generator:Serial_Config_Clock_Generator\|middle_of_low_level" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_slow_clock_generator.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|external_read_transfer " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|external_read_transfer" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_accelerometer_spi.v" 145 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[13\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[13\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[12\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_serial_bus_controller:Serial_Bus_Controller\|shiftreg_data\[12\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_serial_bus_controller.v" 197 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|data_out\[13\] " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_accelerometer_spi:accelerometer_spi\|altera_up_accelerometer_spi_auto_init_ctrl:Auto_Init_Controller\|data_out\[13\]" {  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1617014538937 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617014538937 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 1019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014538937 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|prev_reset  " "Automatically promoted node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|prev_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1617014538937 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|readdata\[0\]~2 " "Destination node DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|readdata\[0\]~2" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 259 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 14165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1617014538937 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1617014538937 ""}  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 275 -1 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 6320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1617014538937 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617014540643 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617014540659 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1617014540660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617014540682 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1617014540744 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1617014540744 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1617014540744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617014540745 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617014540782 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617014542758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1617014542775 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 Embedded multiplier block " "Packed 80 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1617014542775 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier output " "Packed 64 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1617014542775 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1617014542775 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1617014542775 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "113 " "Created 113 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1617014542775 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617014542775 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|pll7 clk\[1\] DRAM_CLK~output " "PLL \"DE10_LITE_Qsys:u0\|DE10_LITE_Qsys_altpll_0:altpll_0\|DE10_LITE_Qsys_altpll_0_altpll_3h92:sd1\|pll7\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 151 -1 0 } } { "db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_altpll_0.v" 295 0 0 } } { "db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/DE10_LITE_Qsys.v" 337 0 0 } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 159 0 0 } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 60 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1617014543050 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617014543904 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1617014543970 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1617014547500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617014551461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1617014551645 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1617014583000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617014583000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1617014585699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1617014594661 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1617014594661 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1617014604821 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1617014604821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:17 " "Fitter routing operations ending: elapsed time is 00:00:17" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617014604823 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 12.09 " "Total time spent on timing analysis during the Fitter is 12.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1617014605375 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617014605472 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617014611055 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617014611060 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617014616566 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:15 " "Fitter post-fit operations ending: elapsed time is 00:00:15" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617014620390 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1617014621474 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "89 MAX 10 " "89 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ADC_CLK_10 } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_I2C_SDA 3.3-V LVTTL P3 " "Pin CLK_I2C_SDA uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CLK_I2C_SDA } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL V10 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at V10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL W10 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at W10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL V9 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at V9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL W9 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at W9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL V8 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at V8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL W8 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at W8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL V7 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at V7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL W7 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL W6 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at W6" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL V5 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL W5 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at W5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL AA15 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL AA14 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at AA14" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL W13 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL W12 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at W12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL AB13 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL AB12 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL Y11 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at Y11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL AB11 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL W11 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at W11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL AB10 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL AA10 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL AA9 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL Y8 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL AA8 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL Y7 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at Y7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL AA7 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL Y6 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at Y6" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL AA6 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL Y5 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at Y5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL AA5 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL Y4 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL AB3 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL Y3 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AB2 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL AA2 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at AA2" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 833 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 834 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 835 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 837 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 839 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 843 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 847 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { KEY[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 748 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 756 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 754 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 753 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1617014621572 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1617014621572 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "55 " "Following 55 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "CLK_I2C_SDA a permanently disabled " "Pin CLK_I2C_SDA has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { CLK_I2C_SDA } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLK_I2C_SDA" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/e2/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/e2/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "DE10_LITE_SDRAM_Nios_Test.v" "" { Text "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/DE10_LITE_SDRAM_Nios_Test.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/" { { 0 { 0 ""} 0 934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1617014621576 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1617014621576 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/output_files/DE10_LITE_SDRAM_Nios_Test.fit.smsg " "Generated suppressed messages file /home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/output_files/DE10_LITE_SDRAM_Nios_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1617014622273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "979 " "Peak virtual memory: 979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617014624017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 29 11:43:43 2021 " "Processing ended: Mon Mar 29 11:43:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617014624017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617014624017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617014624017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1617014624017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1617014625275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617014625275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 29 11:43:45 2021 " "Processing started: Mon Mar 29 11:43:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617014625275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1617014625275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1617014625276 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1617014625688 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1617014628008 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1617014628072 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1617014628074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "418 " "Peak virtual memory: 418 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617014628605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 29 11:43:48 2021 " "Processing ended: Mon Mar 29 11:43:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617014628605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617014628605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617014628605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1617014628605 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1617014628906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1617014629641 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617014629642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 29 11:43:49 2021 " "Processing started: Mon Mar 29 11:43:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617014629642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1617014629642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test " "Command: quartus_sta DE10_LITE_SDRAM_Nios_Test -c DE10_LITE_SDRAM_Nios_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1617014629642 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1617014629685 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1617014630093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1617014630093 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014630137 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014630137 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1617014630683 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical AMGP4450_0\] " "set_disable_timing \[get_cells -hierarchical AMGP4450_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_0\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_1\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_2\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_3\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_4\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_5\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_6\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical TPOO7242_7\] " "set_disable_timing \[get_cells -hierarchical TPOO7242_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\] " "set_disable_timing \[get_cells -hierarchical ZNXJ5711_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1617014630906 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1617014630906 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_SDRAM_Nios_Test.sdc " "Reading SDC File: 'DE10_LITE_SDRAM_Nios_Test.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1617014631118 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1617014631121 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} " "create_generated_clock -source \{u0\|altpll_0\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\} \{u0\|altpll_0\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1617014631121 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617014631121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1617014631121 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.sdc " "Reading SDC File: '/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/DE10_LITE_Qsys_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1617014631123 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: '/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1617014631145 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/e2/Documents/GamblingFPGAsLabOral/GamblingFPGAs/hardware/FPGA/db/ip/DE10_LITE_Qsys/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1617014631154 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue.data_a\[0\]~7 SW\[0\] " "Latch DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue.data_a\[0\]~7 is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617014631201 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1617014631201 "|DE10_LITE_SDRAM_Nios_Test|SW[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1617014631212 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1617014631212 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617014631296 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1617014631301 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1617014631319 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1617014631464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.498 " "Worst-case setup slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.498               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.201               0.000 clk_dram_ext  " "    3.201               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.010               0.000 MAX10_CLK2_50  " "   13.010               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.058               0.000 altera_reserved_tck  " "   46.058               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014631539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.236 " "Worst-case hold slack is 0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.236               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 MAX10_CLK2_50  " "    0.322               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 altera_reserved_tck  " "    0.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.985               0.000 clk_dram_ext  " "    2.985               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014631606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.341 " "Worst-case recovery slack is 3.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.341               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    3.341               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.974               0.000 MAX10_CLK2_50  " "   14.974               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.554               0.000 altera_reserved_tck  " "   47.554               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014631630 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.892 " "Worst-case removal slack is 0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.892               0.000 altera_reserved_tck  " "    0.892               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.465               0.000 MAX10_CLK2_50  " "    3.465               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.395               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.395               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014631650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 clk_dram_ext  " "    2.000               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.592               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.592               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.665               0.000 MAX10_CLK2_50  " "    9.665               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK1_50  " "   16.000               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.617               0.000 altera_reserved_tck  " "   49.617               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014631667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014631667 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 67 synchronizer chains. " "Report Metastability: Found 67 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014631731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014631731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 67 " "Number of Synchronizer Chains Found: 67" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014631731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014631731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.254 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.254" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014631731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.771 ns " "Worst Case Available Settling Time: 11.771 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014631731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014631731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014631731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014631731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014631731 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014631731 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617014631731 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1617014631739 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1617014631817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1617014638664 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue.data_a\[0\]~7 SW\[0\] " "Latch DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue.data_a\[0\]~7 is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617014639122 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1617014639122 "|DE10_LITE_SDRAM_Nios_Test|SW[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1617014639132 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1617014639132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617014639133 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.135 " "Worst-case setup slack is 1.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.135               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.135               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.489               0.000 clk_dram_ext  " "    3.489               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.622               0.000 MAX10_CLK2_50  " "   13.622               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.372               0.000 altera_reserved_tck  " "   46.372               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014639326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.199               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 MAX10_CLK2_50  " "    0.289               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.937               0.000 clk_dram_ext  " "    2.937               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014639420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.831 " "Worst-case recovery slack is 3.831" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.831               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    3.831               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.442               0.000 MAX10_CLK2_50  " "   15.442               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.713               0.000 altera_reserved_tck  " "   47.713               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014639439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.814 " "Worst-case removal slack is 0.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.814               0.000 altera_reserved_tck  " "    0.814               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.149               0.000 MAX10_CLK2_50  " "    3.149               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.968               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    3.968               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014639458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 clk_dram_ext  " "    2.000               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.601               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.601               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.683               0.000 MAX10_CLK2_50  " "    9.683               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK1_50  " "   16.000               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.643               0.000 altera_reserved_tck  " "   49.643               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014639466 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 67 synchronizer chains. " "Report Metastability: Found 67 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014639504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014639504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 67 " "Number of Synchronizer Chains Found: 67" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014639504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014639504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.254 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.254" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014639504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 12.229 ns " "Worst Case Available Settling Time: 12.229 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014639504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014639504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014639504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014639504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014639504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014639504 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617014639504 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1617014639509 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[0\] " "Node: SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue.data_a\[0\]~7 SW\[0\] " "Latch DE10_LITE_Qsys:u0\|CI_bet:bet1_0\|bet:Inst_bet\|b_digvalue.data_a\[0\]~7 is being clocked by SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1617014639871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1617014639871 "|DE10_LITE_SDRAM_Nios_Test|SW[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1617014639882 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1617014639882 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617014639883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.639 " "Worst-case setup slack is 3.639" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.639               0.000 clk_dram_ext  " "    3.639               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.397               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.397               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.834               0.000 MAX10_CLK2_50  " "   16.834               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.537               0.000 altera_reserved_tck  " "   48.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014639953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014639953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    0.108               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 MAX10_CLK2_50  " "    0.140               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.509               0.000 clk_dram_ext  " "    2.509               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014640026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.866 " "Worst-case recovery slack is 6.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.866               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    6.866               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.503               0.000 MAX10_CLK2_50  " "   17.503               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640054 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.101               0.000 altera_reserved_tck  " "   49.101               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640054 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014640054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.401 " "Worst-case removal slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.674               0.000 MAX10_CLK2_50  " "    1.674               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.930               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    1.930               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014640096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 clk_dram_ext  " "    2.000               0.000 clk_dram_ext " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\]  " "    2.000               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.710               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\]  " "    4.710               0.000 u0\|altpll_0\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.307               0.000 MAX10_CLK2_50  " "    9.307               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK1_50  " "   16.000               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.414               0.000 altera_reserved_tck  " "   49.414               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1617014640103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1617014640103 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 67 synchronizer chains. " "Report Metastability: Found 67 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014640166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014640166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 67 " "Number of Synchronizer Chains Found: 67" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014640166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014640166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.254 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.254" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014640166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.310 ns " "Worst Case Available Settling Time: 16.310 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014640166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014640166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014640166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014640166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014640166 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1617014640166 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1617014640166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617014641412 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1617014641424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "603 " "Peak virtual memory: 603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617014641528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 29 11:44:01 2021 " "Processing ended: Mon Mar 29 11:44:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617014641528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617014641528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617014641528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1617014641528 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 231 s " "Quartus Prime Full Compilation was successful. 0 errors, 231 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1617014641839 ""}
