#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Feb 17 11:14:06 2017
# Process ID: 7624
# Current directory: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4252 E:\work\FPGA\zedboard\Vivado\axi_txdesc_middleware_v1_0_project\axi_txdesc_middleware_v1_0_project.xpr
# Log file: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/vivado.log
# Journal file: E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/work/FPGA/zedboard/Vivado/axi_txdesc_middleware_v1_0_project/axi_txdesc_middleware_v1_0_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/axi_txdesc_middleware_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/work/FPGA/zedboard/Vivado/ip_repo/simple_adder_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 766.086 ; gain = 85.527
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 13:04:20 2017...
