// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2022 MediaTek Inc.
 */
//[Revision time]   : Wed Mar 16 14:03:09 2022

#ifndef __CONN_SEMAPHORE_REGS_MT6985_H__
#define __CONN_SEMAPHORE_REGS_MT6985_H__

//****************************************************************************
//
//                     CONN_SEMAPHORE CR Definitions
//
//****************************************************************************

#define CONN_SEMAPHORE_BASE                                    (CONN_SEMAPHORE_BASE_ADDR_MT6985) /* 0x1807_0000 */

#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1000) // 1000
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1004) // 1004
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1008) // 1008
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x100C) // 100C
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1010) // 1010
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1014) // 1014
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1018) // 1018
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x101C) // 101C
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1020) // 1020
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1024) // 1024
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1028) // 1028
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x102C) // 102C
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x1030) // 1030
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1200) // 1200
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1204) // 1204
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1208) // 1208
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x120C) // 120C
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1210) // 1210
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1214) // 1214
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1218) // 1218
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x121C) // 121C
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1220) // 1220
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1224) // 1224
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1228) // 1228
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x122C) // 122C
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x1230) // 1230
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR      (CONN_SEMAPHORE_BASE + 0x1400) // 1400
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR    (CONN_SEMAPHORE_BASE + 0x1410) // 1410
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR  (CONN_SEMAPHORE_BASE + 0x1420) // 1420
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M1_ADDR      (CONN_SEMAPHORE_BASE + 0x1500) // 1500
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1600) // 1600
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1604) // 1604
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1608) // 1608
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x160C) // 160C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1610) // 1610
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1614) // 1614
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1618) // 1618
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x161C) // 161C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1620) // 1620
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1624) // 1624
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1628) // 1628
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x162C) // 162C
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1630) // 1630
#define CONN_SEMAPHORE_CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL_ADDR (CONN_SEMAPHORE_BASE + 0x1700) // 1700
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1800) // 1800
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1804) // 1804
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1808) // 1808
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x180C) // 180C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1810) // 1810
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1814) // 1814
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1818) // 1818
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x181C) // 181C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1820) // 1820
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1824) // 1824
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1828) // 1828
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x182C) // 182C
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1_ADDR (CONN_SEMAPHORE_BASE + 0x1830) // 1830
#define CONN_SEMAPHORE_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_ADDR (CONN_SEMAPHORE_BASE + 0x1900) // 1900
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2000) // 2000
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2004) // 2004
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2008) // 2008
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x200C) // 200C
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2010) // 2010
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2014) // 2014
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2018) // 2018
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x201C) // 201C
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2020) // 2020
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2024) // 2024
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2028) // 2028
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x202C) // 202C
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x2030) // 2030
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2200) // 2200
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2204) // 2204
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2208) // 2208
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x220C) // 220C
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2210) // 2210
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2214) // 2214
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2218) // 2218
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x221C) // 221C
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2220) // 2220
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2224) // 2224
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2228) // 2228
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x222C) // 222C
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x2230) // 2230
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR      (CONN_SEMAPHORE_BASE + 0x2400) // 2400
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR    (CONN_SEMAPHORE_BASE + 0x2410) // 2410
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR  (CONN_SEMAPHORE_BASE + 0x2420) // 2420
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M2_ADDR      (CONN_SEMAPHORE_BASE + 0x2500) // 2500
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2600) // 2600
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2604) // 2604
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2608) // 2608
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x260C) // 260C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2610) // 2610
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2614) // 2614
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2618) // 2618
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x261C) // 261C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2620) // 2620
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2624) // 2624
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2628) // 2628
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x262C) // 262C
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2630) // 2630
#define CONN_SEMAPHORE_CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL_ADDR (CONN_SEMAPHORE_BASE + 0x2700) // 2700
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2800) // 2800
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2804) // 2804
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2808) // 2808
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x280C) // 280C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2810) // 2810
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2814) // 2814
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2818) // 2818
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x281C) // 281C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2820) // 2820
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2824) // 2824
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2828) // 2828
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x282C) // 282C
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2_ADDR (CONN_SEMAPHORE_BASE + 0x2830) // 2830
#define CONN_SEMAPHORE_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_ADDR (CONN_SEMAPHORE_BASE + 0x2900) // 2900
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3000) // 3000
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3004) // 3004
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3008) // 3008
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x300C) // 300C
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3010) // 3010
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3014) // 3014
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3018) // 3018
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x301C) // 301C
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3020) // 3020
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3024) // 3024
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3028) // 3028
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x302C) // 302C
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_STA_ADDR             (CONN_SEMAPHORE_BASE + 0x3030) // 3030
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3200) // 3200
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3204) // 3204
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3208) // 3208
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x320C) // 320C
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3210) // 3210
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3214) // 3214
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3218) // 3218
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x321C) // 321C
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3220) // 3220
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3224) // 3224
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3228) // 3228
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x322C) // 322C
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_REL_ADDR             (CONN_SEMAPHORE_BASE + 0x3230) // 3230
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR      (CONN_SEMAPHORE_BASE + 0x3400) // 3400
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR    (CONN_SEMAPHORE_BASE + 0x3410) // 3410
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR  (CONN_SEMAPHORE_BASE + 0x3420) // 3420
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M3_ADDR      (CONN_SEMAPHORE_BASE + 0x3500) // 3500
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3600) // 3600
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3604) // 3604
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3608) // 3608
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x360C) // 360C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3610) // 3610
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3614) // 3614
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3618) // 3618
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x361C) // 361C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3620) // 3620
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3624) // 3624
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3628) // 3628
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x362C) // 362C
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3630) // 3630
#define CONN_SEMAPHORE_CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL_ADDR (CONN_SEMAPHORE_BASE + 0x3700) // 3700
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3800) // 3800
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3804) // 3804
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3808) // 3808
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x380C) // 380C
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3810) // 3810
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3814) // 3814
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3818) // 3818
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x381C) // 381C
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3820) // 3820
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3824) // 3824
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3828) // 3828
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x382C) // 382C
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3_ADDR (CONN_SEMAPHORE_BASE + 0x3830) // 3830
#define CONN_SEMAPHORE_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_ADDR (CONN_SEMAPHORE_BASE + 0x3900) // 3900
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4000) // 4000
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4004) // 4004
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4008) // 4008
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x400C) // 400C
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4010) // 4010
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4014) // 4014
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4018) // 4018
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x401C) // 401C
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4200) // 4200
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4204) // 4204
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4208) // 4208
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x420C) // 420C
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4210) // 4210
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4214) // 4214
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x4218) // 4218
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x421C) // 421C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR     (CONN_SEMAPHORE_BASE + 0x4400) // 4400
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR      (CONN_SEMAPHORE_BASE + 0x4410) // 4410
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5000) // 5000
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5004) // 5004
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5008) // 5008
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x500C) // 500C
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5010) // 5010
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5014) // 5014
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5018) // 5018
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x501C) // 501C
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5200) // 5200
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5204) // 5204
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5208) // 5208
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x520C) // 520C
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5210) // 5210
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5214) // 5214
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x5218) // 5218
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x521C) // 521C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR        (CONN_SEMAPHORE_BASE + 0x5400) // 5400
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR      (CONN_SEMAPHORE_BASE + 0x5410) // 5410
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6000) // 6000
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6004) // 6004
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6008) // 6008
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x600C) // 600C
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6010) // 6010
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6014) // 6014
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6018) // 6018
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x601C) // 601C
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6200) // 6200
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6204) // 6204
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6208) // 6208
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x620C) // 620C
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6210) // 6210
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6214) // 6214
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x6218) // 6218
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x621C) // 621C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR        (CONN_SEMAPHORE_BASE + 0x6400) // 6400
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR      (CONN_SEMAPHORE_BASE + 0x6410) // 6410
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7000) // 7000
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7004) // 7004
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7008) // 7008
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x700C) // 700C
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7010) // 7010
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7014) // 7014
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7018) // 7018
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_STA_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x701C) // 701C
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7200) // 7200
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7204) // 7204
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7208) // 7208
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x720C) // 720C
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7210) // 7210
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7214) // 7214
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x7218) // 7218
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_REL_SW_ADDR          (CONN_SEMAPHORE_BASE + 0x721C) // 721C
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR        (CONN_SEMAPHORE_BASE + 0x7400) // 7400
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR      (CONN_SEMAPHORE_BASE + 0x7410) // 7410
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR                 (CONN_SEMAPHORE_BASE + 0x8000) // 8000




/* =====================================================================================

  ---CONN_SEMA00_M1_OWN_STA (0x18070000 + 0x1000)---

    CONN_SEMA00_M1_OWN_STA[1..0] - (RO) Connsys semaphore00 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_STA_CONN_SEMA00_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_STA_CONN_SEMA00_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA00_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_STA_CONN_SEMA00_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M1_OWN_STA (0x18070000 + 0x1004)---

    CONN_SEMA01_M1_OWN_STA[1..0] - (RO) Connsys semaphore01 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_STA_CONN_SEMA01_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_STA_CONN_SEMA01_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA01_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_STA_CONN_SEMA01_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M1_OWN_STA (0x18070000 + 0x1008)---

    CONN_SEMA02_M1_OWN_STA[1..0] - (RO) Connsys semaphore02 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_STA_CONN_SEMA02_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_STA_CONN_SEMA02_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA02_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_STA_CONN_SEMA02_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M1_OWN_STA (0x18070000 + 0x100C)---

    CONN_SEMA03_M1_OWN_STA[1..0] - (RO) Connsys semaphore03 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_STA_CONN_SEMA03_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_STA_CONN_SEMA03_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA03_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_STA_CONN_SEMA03_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M1_OWN_STA (0x18070000 + 0x1010)---

    CONN_SEMA04_M1_OWN_STA[1..0] - (RO) Connsys semaphore04 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_STA_CONN_SEMA04_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_STA_CONN_SEMA04_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA04_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_STA_CONN_SEMA04_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M1_OWN_STA (0x18070000 + 0x1014)---

    CONN_SEMA05_M1_OWN_STA[1..0] - (RO) Connsys semaphore05 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_STA_CONN_SEMA05_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_STA_CONN_SEMA05_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA05_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_STA_CONN_SEMA05_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M1_OWN_STA (0x18070000 + 0x1018)---

    CONN_SEMA06_M1_OWN_STA[1..0] - (RO) Connsys semaphore06 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_STA_CONN_SEMA06_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_STA_CONN_SEMA06_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA06_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_STA_CONN_SEMA06_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M1_OWN_STA (0x18070000 + 0x101C)---

    CONN_SEMA07_M1_OWN_STA[1..0] - (RO) Connsys semaphore07 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_STA_CONN_SEMA07_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_STA_CONN_SEMA07_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA07_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_STA_CONN_SEMA07_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_M1_OWN_STA (0x18070000 + 0x1020)---

    CONN_SEMA08_M1_OWN_STA[1..0] - (RO) Connsys semaphore08 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_STA_CONN_SEMA08_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_STA_CONN_SEMA08_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA08_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_STA_CONN_SEMA08_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_M1_OWN_STA (0x18070000 + 0x1024)---

    CONN_SEMA09_M1_OWN_STA[1..0] - (RO) Connsys semaphore09 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_STA_CONN_SEMA09_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_STA_CONN_SEMA09_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA09_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_STA_CONN_SEMA09_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA10_M1_OWN_STA (0x18070000 + 0x1028)---

    CONN_SEMA10_M1_OWN_STA[1..0] - (RO) Connsys semaphore10 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_STA_CONN_SEMA10_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_STA_CONN_SEMA10_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA10_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_STA_CONN_SEMA10_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA11_M1_OWN_STA (0x18070000 + 0x102C)---

    CONN_SEMA11_M1_OWN_STA[1..0] - (RO) Connsys semaphore11 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_STA_CONN_SEMA11_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_STA_CONN_SEMA11_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA11_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_STA_CONN_SEMA11_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA12_M1_OWN_STA (0x18070000 + 0x1030)---

    CONN_SEMA12_M1_OWN_STA[1..0] - (RO) Connsys semaphore12 Master1 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_STA_CONN_SEMA12_M1_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_STA_CONN_SEMA12_M1_OWN_STA_MASK 0x00000003                // CONN_SEMA12_M1_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_STA_CONN_SEMA12_M1_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M1_OWN_REL (0x18070000 + 0x1200)---

    CONN_SEMA00_M1_OWN_REL[0]    - (W1C) Connsys semaphore00 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_REL_CONN_SEMA00_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_REL_CONN_SEMA00_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA00_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M1_OWN_REL_CONN_SEMA00_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M1_OWN_REL (0x18070000 + 0x1204)---

    CONN_SEMA01_M1_OWN_REL[0]    - (W1C) Connsys semaphore01 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_REL_CONN_SEMA01_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_REL_CONN_SEMA01_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA01_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M1_OWN_REL_CONN_SEMA01_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M1_OWN_REL (0x18070000 + 0x1208)---

    CONN_SEMA02_M1_OWN_REL[0]    - (W1C) Connsys semaphore02 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_REL_CONN_SEMA02_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_REL_CONN_SEMA02_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA02_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M1_OWN_REL_CONN_SEMA02_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M1_OWN_REL (0x18070000 + 0x120C)---

    CONN_SEMA03_M1_OWN_REL[0]    - (W1C) Connsys semaphore03 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_REL_CONN_SEMA03_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_REL_CONN_SEMA03_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA03_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M1_OWN_REL_CONN_SEMA03_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M1_OWN_REL (0x18070000 + 0x1210)---

    CONN_SEMA04_M1_OWN_REL[0]    - (W1C) Connsys semaphore04 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_REL_CONN_SEMA04_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_REL_CONN_SEMA04_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA04_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M1_OWN_REL_CONN_SEMA04_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M1_OWN_REL (0x18070000 + 0x1214)---

    CONN_SEMA05_M1_OWN_REL[0]    - (W1C) Connsys semaphore05 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_REL_CONN_SEMA05_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_REL_CONN_SEMA05_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA05_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M1_OWN_REL_CONN_SEMA05_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M1_OWN_REL (0x18070000 + 0x1218)---

    CONN_SEMA06_M1_OWN_REL[0]    - (W1C) Connsys semaphore06 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_REL_CONN_SEMA06_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_REL_CONN_SEMA06_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA06_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M1_OWN_REL_CONN_SEMA06_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M1_OWN_REL (0x18070000 + 0x121C)---

    CONN_SEMA07_M1_OWN_REL[0]    - (W1C) Connsys semaphore07 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_REL_CONN_SEMA07_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_REL_CONN_SEMA07_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA07_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M1_OWN_REL_CONN_SEMA07_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_M1_OWN_REL (0x18070000 + 0x1220)---

    CONN_SEMA08_M1_OWN_REL[0]    - (W1C) Connsys semaphore08 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_REL_CONN_SEMA08_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_REL_CONN_SEMA08_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA08_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA08_M1_OWN_REL_CONN_SEMA08_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_M1_OWN_REL (0x18070000 + 0x1224)---

    CONN_SEMA09_M1_OWN_REL[0]    - (W1C) Connsys semaphore09 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_REL_CONN_SEMA09_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_REL_CONN_SEMA09_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA09_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA09_M1_OWN_REL_CONN_SEMA09_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA10_M1_OWN_REL (0x18070000 + 0x1228)---

    CONN_SEMA10_M1_OWN_REL[0]    - (W1C) Connsys semaphore10 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_REL_CONN_SEMA10_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_REL_CONN_SEMA10_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA10_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA10_M1_OWN_REL_CONN_SEMA10_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA11_M1_OWN_REL (0x18070000 + 0x122C)---

    CONN_SEMA11_M1_OWN_REL[0]    - (W1C) Connsys semaphore11 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_REL_CONN_SEMA11_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_REL_CONN_SEMA11_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA11_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA11_M1_OWN_REL_CONN_SEMA11_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA12_M1_OWN_REL (0x18070000 + 0x1230)---

    CONN_SEMA12_M1_OWN_REL[0]    - (W1C) Connsys semaphore12 Master1 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_REL_CONN_SEMA12_M1_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_REL_CONN_SEMA12_M1_OWN_REL_MASK 0x00000001                // CONN_SEMA12_M1_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA12_M1_OWN_REL_CONN_SEMA12_M1_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M1_STA_REP_1 (0x18070000 + 0x1400)---

    CONN_SEMA00_OWN_BY_M1_STA_REP[0] - (RO) connsys semaphore00 own by Master1 status report, 1 = own by Master1
    CONN_SEMA01_OWN_BY_M1_STA_REP[1] - (RO) connsys semaphore01 own by Master1 status report, 1 = own by Master1
    CONN_SEMA02_OWN_BY_M1_STA_REP[2] - (RO) connsys semaphore02 own by Master1 status report, 1 = own by Master1
    CONN_SEMA03_OWN_BY_M1_STA_REP[3] - (RO) connsys semaphore03 own by Master1 status report, 1 = own by Master1
    CONN_SEMA04_OWN_BY_M1_STA_REP[4] - (RO) connsys semaphore04 own by Master1 status report, 1 = own by Master1
    CONN_SEMA05_OWN_BY_M1_STA_REP[5] - (RO) connsys semaphore05 own by Master1 status report, 1 = own by Master1
    CONN_SEMA06_OWN_BY_M1_STA_REP[6] - (RO) connsys semaphore06 own by Master1 status report, 1 = own by Master1
    CONN_SEMA07_OWN_BY_M1_STA_REP[7] - (RO) connsys semaphore07 own by Master1 status report, 1 = own by Master1
    CONN_SEMA08_OWN_BY_M1_STA_REP[8] - (RO) connsys semaphore08 own by Master1 status report, 1 = own by Master1
    CONN_SEMA09_OWN_BY_M1_STA_REP[9] - (RO) connsys semaphore09 own by Master1 status report, 1 = own by Master1
    CONN_SEMA10_OWN_BY_M1_STA_REP[10] - (RO) connsys semaphore10 own by Master1 status report, 1 = own by Master1
    CONN_SEMA11_OWN_BY_M1_STA_REP[11] - (RO) connsys semaphore11 own by Master1 status report, 1 = own by Master1
    CONN_SEMA12_OWN_BY_M1_STA_REP[12] - (RO) connsys semaphore12 own by Master1 status report, 1 = own by Master1
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA12_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA12_OWN_BY_M1_STA_REP_MASK 0x00001000                // CONN_SEMA12_OWN_BY_M1_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA12_OWN_BY_M1_STA_REP_SHFT 12
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA11_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA11_OWN_BY_M1_STA_REP_MASK 0x00000800                // CONN_SEMA11_OWN_BY_M1_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA11_OWN_BY_M1_STA_REP_SHFT 11
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA10_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA10_OWN_BY_M1_STA_REP_MASK 0x00000400                // CONN_SEMA10_OWN_BY_M1_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA10_OWN_BY_M1_STA_REP_SHFT 10
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA09_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA09_OWN_BY_M1_STA_REP_MASK 0x00000200                // CONN_SEMA09_OWN_BY_M1_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA09_OWN_BY_M1_STA_REP_SHFT 9
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA08_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA08_OWN_BY_M1_STA_REP_MASK 0x00000100                // CONN_SEMA08_OWN_BY_M1_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA08_OWN_BY_M1_STA_REP_SHFT 8
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA07_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA07_OWN_BY_M1_STA_REP_MASK 0x00000080                // CONN_SEMA07_OWN_BY_M1_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA07_OWN_BY_M1_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA06_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA06_OWN_BY_M1_STA_REP_MASK 0x00000040                // CONN_SEMA06_OWN_BY_M1_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA06_OWN_BY_M1_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA05_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA05_OWN_BY_M1_STA_REP_MASK 0x00000020                // CONN_SEMA05_OWN_BY_M1_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA05_OWN_BY_M1_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA04_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA04_OWN_BY_M1_STA_REP_MASK 0x00000010                // CONN_SEMA04_OWN_BY_M1_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA04_OWN_BY_M1_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA03_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA03_OWN_BY_M1_STA_REP_MASK 0x00000008                // CONN_SEMA03_OWN_BY_M1_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA03_OWN_BY_M1_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA02_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA02_OWN_BY_M1_STA_REP_MASK 0x00000004                // CONN_SEMA02_OWN_BY_M1_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA02_OWN_BY_M1_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA01_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA01_OWN_BY_M1_STA_REP_MASK 0x00000002                // CONN_SEMA01_OWN_BY_M1_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA01_OWN_BY_M1_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA00_OWN_BY_M1_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA00_OWN_BY_M1_STA_REP_MASK 0x00000001                // CONN_SEMA00_OWN_BY_M1_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M1_STA_REP_1_CONN_SEMA00_OWN_BY_M1_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M1_QUEUEING_STA_REP_1 (0x18070000 + 0x1410)---

    CONN_SEMA00_M1_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA01_M1_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA02_M1_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA03_M1_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA04_M1_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA05_M1_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA06_M1_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA07_M1_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA08_M1_QUEUEING_STA_REP[8] - (RO) connsys semaphore08 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA09_M1_QUEUEING_STA_REP[9] - (RO) connsys semaphore09 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA10_M1_QUEUEING_STA_REP[10] - (RO) connsys semaphore10 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA11_M1_QUEUEING_STA_REP[11] - (RO) connsys semaphore11 Master1 queueing status report, 1 = Master1 is queueing
    CONN_SEMA12_M1_QUEUEING_STA_REP[12] - (RO) connsys semaphore12 Master1 queueing status report, 1 = Master1 is queueing
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA12_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA12_M1_QUEUEING_STA_REP_MASK 0x00001000                // CONN_SEMA12_M1_QUEUEING_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA12_M1_QUEUEING_STA_REP_SHFT 12
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA11_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA11_M1_QUEUEING_STA_REP_MASK 0x00000800                // CONN_SEMA11_M1_QUEUEING_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA11_M1_QUEUEING_STA_REP_SHFT 11
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA10_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA10_M1_QUEUEING_STA_REP_MASK 0x00000400                // CONN_SEMA10_M1_QUEUEING_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA10_M1_QUEUEING_STA_REP_SHFT 10
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA09_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA09_M1_QUEUEING_STA_REP_MASK 0x00000200                // CONN_SEMA09_M1_QUEUEING_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA09_M1_QUEUEING_STA_REP_SHFT 9
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA08_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA08_M1_QUEUEING_STA_REP_MASK 0x00000100                // CONN_SEMA08_M1_QUEUEING_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA08_M1_QUEUEING_STA_REP_SHFT 8
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA07_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA07_M1_QUEUEING_STA_REP_MASK 0x00000080                // CONN_SEMA07_M1_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA07_M1_QUEUEING_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA06_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA06_M1_QUEUEING_STA_REP_MASK 0x00000040                // CONN_SEMA06_M1_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA06_M1_QUEUEING_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA05_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA05_M1_QUEUEING_STA_REP_MASK 0x00000020                // CONN_SEMA05_M1_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA05_M1_QUEUEING_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA04_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA04_M1_QUEUEING_STA_REP_MASK 0x00000010                // CONN_SEMA04_M1_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA04_M1_QUEUEING_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA03_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA03_M1_QUEUEING_STA_REP_MASK 0x00000008                // CONN_SEMA03_M1_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA03_M1_QUEUEING_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA02_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA02_M1_QUEUEING_STA_REP_MASK 0x00000004                // CONN_SEMA02_M1_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA02_M1_QUEUEING_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA01_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA01_M1_QUEUEING_STA_REP_MASK 0x00000002                // CONN_SEMA01_M1_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA01_M1_QUEUEING_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA00_M1_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA00_M1_QUEUEING_STA_REP_MASK 0x00000001                // CONN_SEMA00_M1_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M1_QUEUEING_STA_REP_1_CONN_SEMA00_M1_QUEUEING_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1 (0x18070000 + 0x1420)---

    CONN_SEMA00_TIMEOUT_STA_REP[0] - (RO) connsys semaphore00 timeout status report, 1 = semaphore is timeout
    CONN_SEMA01_TIMEOUT_STA_REP[1] - (RO) connsys semaphore01 timeout status report, 1 = semaphore is timeout
    CONN_SEMA02_TIMEOUT_STA_REP[2] - (RO) connsys semaphore02 timeout status report, 1 = semaphore is timeout
    CONN_SEMA03_TIMEOUT_STA_REP[3] - (RO) connsys semaphore03 timeout status report, 1 = semaphore is timeout
    CONN_SEMA04_TIMEOUT_STA_REP[4] - (RO) connsys semaphore04 timeout status report, 1 = semaphore is timeout
    CONN_SEMA05_TIMEOUT_STA_REP[5] - (RO) connsys semaphore05 timeout status report, 1 = semaphore is timeout
    CONN_SEMA06_TIMEOUT_STA_REP[6] - (RO) connsys semaphore06 timeout status report, 1 = semaphore is timeout
    CONN_SEMA07_TIMEOUT_STA_REP[7] - (RO) connsys semaphore07 timeout status report, 1 = semaphore is timeout
    CONN_SEMA08_TIMEOUT_STA_REP[8] - (RO) connsys semaphore08 timeout status report, 1 = semaphore is timeout
    CONN_SEMA09_TIMEOUT_STA_REP[9] - (RO) connsys semaphore09 timeout status report, 1 = semaphore is timeout
    CONN_SEMA10_TIMEOUT_STA_REP[10] - (RO) connsys semaphore10 timeout status report, 1 = semaphore is timeout
    CONN_SEMA11_TIMEOUT_STA_REP[11] - (RO) connsys semaphore11 timeout status report, 1 = semaphore is timeout
    CONN_SEMA12_TIMEOUT_STA_REP[12] - (RO) connsys semaphore12 timeout status report, 1 = semaphore is timeout
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA12_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA12_TIMEOUT_STA_REP_MASK 0x00001000                // CONN_SEMA12_TIMEOUT_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA12_TIMEOUT_STA_REP_SHFT 12
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA11_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA11_TIMEOUT_STA_REP_MASK 0x00000800                // CONN_SEMA11_TIMEOUT_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA11_TIMEOUT_STA_REP_SHFT 11
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA10_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA10_TIMEOUT_STA_REP_MASK 0x00000400                // CONN_SEMA10_TIMEOUT_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA10_TIMEOUT_STA_REP_SHFT 10
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA09_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA09_TIMEOUT_STA_REP_MASK 0x00000200                // CONN_SEMA09_TIMEOUT_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA09_TIMEOUT_STA_REP_SHFT 9
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA08_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA08_TIMEOUT_STA_REP_MASK 0x00000100                // CONN_SEMA08_TIMEOUT_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA08_TIMEOUT_STA_REP_SHFT 8
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA07_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA07_TIMEOUT_STA_REP_MASK 0x00000080                // CONN_SEMA07_TIMEOUT_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA07_TIMEOUT_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA06_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA06_TIMEOUT_STA_REP_MASK 0x00000040                // CONN_SEMA06_TIMEOUT_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA06_TIMEOUT_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA05_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA05_TIMEOUT_STA_REP_MASK 0x00000020                // CONN_SEMA05_TIMEOUT_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA05_TIMEOUT_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA04_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA04_TIMEOUT_STA_REP_MASK 0x00000010                // CONN_SEMA04_TIMEOUT_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA04_TIMEOUT_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA03_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA03_TIMEOUT_STA_REP_MASK 0x00000008                // CONN_SEMA03_TIMEOUT_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA03_TIMEOUT_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA02_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA02_TIMEOUT_STA_REP_MASK 0x00000004                // CONN_SEMA02_TIMEOUT_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA02_TIMEOUT_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA01_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA01_TIMEOUT_STA_REP_MASK 0x00000002                // CONN_SEMA01_TIMEOUT_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA01_TIMEOUT_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA00_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA00_TIMEOUT_STA_REP_MASK 0x00000001                // CONN_SEMA00_TIMEOUT_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M1_1_CONN_SEMA00_TIMEOUT_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_VALUE_BY_M1 (0x18070000 + 0x1500)---

    CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0] - (RW) Connsys semaphore Timeout Value setting
                                     16'dN = N * 30.5 us (if N = 0, turn off timer)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M1_CONN_SEMA_TIMEOUT_VALUE_SETTING_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M1_CONN_SEMA_TIMEOUT_VALUE_SETTING_MASK 0x0000FFFF                // CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M1_CONN_SEMA_TIMEOUT_VALUE_SETTING_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1600)---

    CONN_SEMA00_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore00 timeout interrupt switch, 1 = send interrupt when semaphore00 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA00_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1604)---

    CONN_SEMA01_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore01 timeout interrupt switch, 1 = send interrupt when semaphore01 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA01_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1608)---

    CONN_SEMA02_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore02 timeout interrupt switch, 1 = send interrupt when semaphore02 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA02_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x160C)---

    CONN_SEMA03_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore03 timeout interrupt switch, 1 = send interrupt when semaphore03 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA03_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1610)---

    CONN_SEMA04_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore04 timeout interrupt switch, 1 = send interrupt when semaphore04 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA04_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1614)---

    CONN_SEMA05_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore05 timeout interrupt switch, 1 = send interrupt when semaphore05 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA05_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1618)---

    CONN_SEMA06_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore06 timeout interrupt switch, 1 = send interrupt when semaphore06 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA06_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x161C)---

    CONN_SEMA07_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore07 timeout interrupt switch, 1 = send interrupt when semaphore07 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA07_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1620)---

    CONN_SEMA08_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore08 timeout interrupt switch, 1 = send interrupt when semaphore08 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA08_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1624)---

    CONN_SEMA09_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore09 timeout interrupt switch, 1 = send interrupt when semaphore09 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA09_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1628)---

    CONN_SEMA10_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore10 timeout interrupt switch, 1 = send interrupt when semaphore10 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA10_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x162C)---

    CONN_SEMA11_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore11 timeout interrupt switch, 1 = send interrupt when semaphore11 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA11_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1 (0x18070000 + 0x1630)---

    CONN_SEMA12_M1_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore12 timeout interrupt switch, 1 = send interrupt when semaphore12 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA12_M1_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL (0x18070000 + 0x1700)---

    CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL[0] - (RW) connsys semaphore timeout interrupt to inform 4 masters switch, 1 = send interrupt to inform 4 masters when semaphore timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL_MASK 0x00000001                // CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL[0]
#define CONN_SEMAPHORE_CONN_SEMA_M1_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M0_SETTING_TIMEOUT_INT_ON_ALL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1800)---

    CONN_SEMA00_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore00 release interrupt switch, 1 = send interrupt when semaphore00 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA00_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA00_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1804)---

    CONN_SEMA01_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore01 release interrupt switch, 1 = send interrupt when semaphore01 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA01_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA01_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1808)---

    CONN_SEMA02_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore02 release interrupt switch, 1 = send interrupt when semaphore02 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA02_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA02_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x180C)---

    CONN_SEMA03_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore03 release interrupt switch, 1 = send interrupt when semaphore03 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA03_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA03_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1810)---

    CONN_SEMA04_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore04 release interrupt switch, 1 = send interrupt when semaphore04 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA04_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA04_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1814)---

    CONN_SEMA05_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore05 release interrupt switch, 1 = send interrupt when semaphore05 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA05_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA05_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1818)---

    CONN_SEMA06_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore06 release interrupt switch, 1 = send interrupt when semaphore06 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA06_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA06_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x181C)---

    CONN_SEMA07_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore07 release interrupt switch, 1 = send interrupt when semaphore07 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA07_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA07_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1820)---

    CONN_SEMA08_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore08 release interrupt switch, 1 = send interrupt when semaphore08 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA08_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA08_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1824)---

    CONN_SEMA09_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore09 release interrupt switch, 1 = send interrupt when semaphore09 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA09_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA09_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1828)---

    CONN_SEMA10_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore10 release interrupt switch, 1 = send interrupt when semaphore10 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA10_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA10_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x182C)---

    CONN_SEMA11_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore11 release interrupt switch, 1 = send interrupt when semaphore11 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA11_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA11_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1 (0x18070000 + 0x1830)---

    CONN_SEMA12_M1_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore12 release interrupt switch, 1 = send interrupt when semaphore12 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA12_M1_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M1_CONN_SEMA12_M1_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW (0x18070000 + 0x1900)---

    CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW[0] - (W1C) connsys semaphore timeout interrupt reset by sw, 1 = semaphore timeout interrupt reset by sw
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_ADDR CONN_SEMAPHORE_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_MASK 0x00000001                // CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M1_TIMEOUT_INT_RESET_BY_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M2_OWN_STA (0x18070000 + 0x2000)---

    CONN_SEMA00_M2_OWN_STA[1..0] - (RO) Connsys semaphore00 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_STA_CONN_SEMA00_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_STA_CONN_SEMA00_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA00_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_STA_CONN_SEMA00_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M2_OWN_STA (0x18070000 + 0x2004)---

    CONN_SEMA01_M2_OWN_STA[1..0] - (RO) Connsys semaphore01 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_STA_CONN_SEMA01_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_STA_CONN_SEMA01_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA01_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_STA_CONN_SEMA01_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M2_OWN_STA (0x18070000 + 0x2008)---

    CONN_SEMA02_M2_OWN_STA[1..0] - (RO) Connsys semaphore02 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_STA_CONN_SEMA02_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_STA_CONN_SEMA02_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA02_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_STA_CONN_SEMA02_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M2_OWN_STA (0x18070000 + 0x200C)---

    CONN_SEMA03_M2_OWN_STA[1..0] - (RO) Connsys semaphore03 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_STA_CONN_SEMA03_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_STA_CONN_SEMA03_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA03_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_STA_CONN_SEMA03_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M2_OWN_STA (0x18070000 + 0x2010)---

    CONN_SEMA04_M2_OWN_STA[1..0] - (RO) Connsys semaphore04 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_STA_CONN_SEMA04_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_STA_CONN_SEMA04_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA04_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_STA_CONN_SEMA04_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M2_OWN_STA (0x18070000 + 0x2014)---

    CONN_SEMA05_M2_OWN_STA[1..0] - (RO) Connsys semaphore05 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_STA_CONN_SEMA05_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_STA_CONN_SEMA05_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA05_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_STA_CONN_SEMA05_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M2_OWN_STA (0x18070000 + 0x2018)---

    CONN_SEMA06_M2_OWN_STA[1..0] - (RO) Connsys semaphore06 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_STA_CONN_SEMA06_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_STA_CONN_SEMA06_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA06_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_STA_CONN_SEMA06_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M2_OWN_STA (0x18070000 + 0x201C)---

    CONN_SEMA07_M2_OWN_STA[1..0] - (RO) Connsys semaphore07 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_STA_CONN_SEMA07_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_STA_CONN_SEMA07_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA07_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_STA_CONN_SEMA07_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_M2_OWN_STA (0x18070000 + 0x2020)---

    CONN_SEMA08_M2_OWN_STA[1..0] - (RO) Connsys semaphore08 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_STA_CONN_SEMA08_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_STA_CONN_SEMA08_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA08_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_STA_CONN_SEMA08_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_M2_OWN_STA (0x18070000 + 0x2024)---

    CONN_SEMA09_M2_OWN_STA[1..0] - (RO) Connsys semaphore09 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_STA_CONN_SEMA09_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_STA_CONN_SEMA09_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA09_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_STA_CONN_SEMA09_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA10_M2_OWN_STA (0x18070000 + 0x2028)---

    CONN_SEMA10_M2_OWN_STA[1..0] - (RO) Connsys semaphore10 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_STA_CONN_SEMA10_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_STA_CONN_SEMA10_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA10_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_STA_CONN_SEMA10_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA11_M2_OWN_STA (0x18070000 + 0x202C)---

    CONN_SEMA11_M2_OWN_STA[1..0] - (RO) Connsys semaphore11 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_STA_CONN_SEMA11_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_STA_CONN_SEMA11_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA11_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_STA_CONN_SEMA11_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA12_M2_OWN_STA (0x18070000 + 0x2030)---

    CONN_SEMA12_M2_OWN_STA[1..0] - (RO) Connsys semaphore12 Master2 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_STA_CONN_SEMA12_M2_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_STA_CONN_SEMA12_M2_OWN_STA_MASK 0x00000003                // CONN_SEMA12_M2_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_STA_CONN_SEMA12_M2_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M2_OWN_REL (0x18070000 + 0x2200)---

    CONN_SEMA00_M2_OWN_REL[0]    - (W1C) Connsys semaphore00 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_REL_CONN_SEMA00_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_REL_CONN_SEMA00_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA00_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M2_OWN_REL_CONN_SEMA00_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M2_OWN_REL (0x18070000 + 0x2204)---

    CONN_SEMA01_M2_OWN_REL[0]    - (W1C) Connsys semaphore01 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_REL_CONN_SEMA01_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_REL_CONN_SEMA01_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA01_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M2_OWN_REL_CONN_SEMA01_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M2_OWN_REL (0x18070000 + 0x2208)---

    CONN_SEMA02_M2_OWN_REL[0]    - (W1C) Connsys semaphore02 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_REL_CONN_SEMA02_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_REL_CONN_SEMA02_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA02_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M2_OWN_REL_CONN_SEMA02_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M2_OWN_REL (0x18070000 + 0x220C)---

    CONN_SEMA03_M2_OWN_REL[0]    - (W1C) Connsys semaphore03 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_REL_CONN_SEMA03_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_REL_CONN_SEMA03_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA03_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M2_OWN_REL_CONN_SEMA03_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M2_OWN_REL (0x18070000 + 0x2210)---

    CONN_SEMA04_M2_OWN_REL[0]    - (W1C) Connsys semaphore04 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_REL_CONN_SEMA04_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_REL_CONN_SEMA04_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA04_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M2_OWN_REL_CONN_SEMA04_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M2_OWN_REL (0x18070000 + 0x2214)---

    CONN_SEMA05_M2_OWN_REL[0]    - (W1C) Connsys semaphore05 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_REL_CONN_SEMA05_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_REL_CONN_SEMA05_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA05_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M2_OWN_REL_CONN_SEMA05_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M2_OWN_REL (0x18070000 + 0x2218)---

    CONN_SEMA06_M2_OWN_REL[0]    - (W1C) Connsys semaphore06 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_REL_CONN_SEMA06_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_REL_CONN_SEMA06_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA06_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M2_OWN_REL_CONN_SEMA06_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M2_OWN_REL (0x18070000 + 0x221C)---

    CONN_SEMA07_M2_OWN_REL[0]    - (W1C) Connsys semaphore07 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_REL_CONN_SEMA07_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_REL_CONN_SEMA07_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA07_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M2_OWN_REL_CONN_SEMA07_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_M2_OWN_REL (0x18070000 + 0x2220)---

    CONN_SEMA08_M2_OWN_REL[0]    - (W1C) Connsys semaphore08 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_REL_CONN_SEMA08_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_REL_CONN_SEMA08_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA08_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA08_M2_OWN_REL_CONN_SEMA08_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_M2_OWN_REL (0x18070000 + 0x2224)---

    CONN_SEMA09_M2_OWN_REL[0]    - (W1C) Connsys semaphore09 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_REL_CONN_SEMA09_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_REL_CONN_SEMA09_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA09_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA09_M2_OWN_REL_CONN_SEMA09_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA10_M2_OWN_REL (0x18070000 + 0x2228)---

    CONN_SEMA10_M2_OWN_REL[0]    - (W1C) Connsys semaphore10 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_REL_CONN_SEMA10_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_REL_CONN_SEMA10_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA10_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA10_M2_OWN_REL_CONN_SEMA10_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA11_M2_OWN_REL (0x18070000 + 0x222C)---

    CONN_SEMA11_M2_OWN_REL[0]    - (W1C) Connsys semaphore11 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_REL_CONN_SEMA11_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_REL_CONN_SEMA11_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA11_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA11_M2_OWN_REL_CONN_SEMA11_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA12_M2_OWN_REL (0x18070000 + 0x2230)---

    CONN_SEMA12_M2_OWN_REL[0]    - (W1C) Connsys semaphore12 Master2 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_REL_CONN_SEMA12_M2_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_REL_CONN_SEMA12_M2_OWN_REL_MASK 0x00000001                // CONN_SEMA12_M2_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA12_M2_OWN_REL_CONN_SEMA12_M2_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M2_STA_REP_1 (0x18070000 + 0x2400)---

    CONN_SEMA00_OWN_BY_M2_STA_REP[0] - (RO) connsys semaphore00 own by Master2 status report, 1 = own by Master2
    CONN_SEMA01_OWN_BY_M2_STA_REP[1] - (RO) connsys semaphore01 own by Master2 status report, 1 = own by Master2
    CONN_SEMA02_OWN_BY_M2_STA_REP[2] - (RO) connsys semaphore02 own by Master2 status report, 1 = own by Master2
    CONN_SEMA03_OWN_BY_M2_STA_REP[3] - (RO) connsys semaphore03 own by Master2 status report, 1 = own by Master2
    CONN_SEMA04_OWN_BY_M2_STA_REP[4] - (RO) connsys semaphore04 own by Master2 status report, 1 = own by Master2
    CONN_SEMA05_OWN_BY_M2_STA_REP[5] - (RO) connsys semaphore05 own by Master2 status report, 1 = own by Master2
    CONN_SEMA06_OWN_BY_M2_STA_REP[6] - (RO) connsys semaphore06 own by Master2 status report, 1 = own by Master2
    CONN_SEMA07_OWN_BY_M2_STA_REP[7] - (RO) connsys semaphore07 own by Master2 status report, 1 = own by Master2
    CONN_SEMA08_OWN_BY_M2_STA_REP[8] - (RO) connsys semaphore08 own by Master2 status report, 1 = own by Master2
    CONN_SEMA09_OWN_BY_M2_STA_REP[9] - (RO) connsys semaphore09 own by Master2 status report, 1 = own by Master2
    CONN_SEMA10_OWN_BY_M2_STA_REP[10] - (RO) connsys semaphore10 own by Master2 status report, 1 = own by Master2
    CONN_SEMA11_OWN_BY_M2_STA_REP[11] - (RO) connsys semaphore11 own by Master2 status report, 1 = own by Master2
    CONN_SEMA12_OWN_BY_M2_STA_REP[12] - (RO) connsys semaphore12 own by Master2 status report, 1 = own by Master2
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA12_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA12_OWN_BY_M2_STA_REP_MASK 0x00001000                // CONN_SEMA12_OWN_BY_M2_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA12_OWN_BY_M2_STA_REP_SHFT 12
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA11_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA11_OWN_BY_M2_STA_REP_MASK 0x00000800                // CONN_SEMA11_OWN_BY_M2_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA11_OWN_BY_M2_STA_REP_SHFT 11
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA10_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA10_OWN_BY_M2_STA_REP_MASK 0x00000400                // CONN_SEMA10_OWN_BY_M2_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA10_OWN_BY_M2_STA_REP_SHFT 10
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA09_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA09_OWN_BY_M2_STA_REP_MASK 0x00000200                // CONN_SEMA09_OWN_BY_M2_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA09_OWN_BY_M2_STA_REP_SHFT 9
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA08_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA08_OWN_BY_M2_STA_REP_MASK 0x00000100                // CONN_SEMA08_OWN_BY_M2_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA08_OWN_BY_M2_STA_REP_SHFT 8
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA07_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA07_OWN_BY_M2_STA_REP_MASK 0x00000080                // CONN_SEMA07_OWN_BY_M2_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA07_OWN_BY_M2_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA06_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA06_OWN_BY_M2_STA_REP_MASK 0x00000040                // CONN_SEMA06_OWN_BY_M2_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA06_OWN_BY_M2_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA05_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA05_OWN_BY_M2_STA_REP_MASK 0x00000020                // CONN_SEMA05_OWN_BY_M2_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA05_OWN_BY_M2_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA04_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA04_OWN_BY_M2_STA_REP_MASK 0x00000010                // CONN_SEMA04_OWN_BY_M2_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA04_OWN_BY_M2_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA03_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA03_OWN_BY_M2_STA_REP_MASK 0x00000008                // CONN_SEMA03_OWN_BY_M2_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA03_OWN_BY_M2_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA02_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA02_OWN_BY_M2_STA_REP_MASK 0x00000004                // CONN_SEMA02_OWN_BY_M2_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA02_OWN_BY_M2_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA01_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA01_OWN_BY_M2_STA_REP_MASK 0x00000002                // CONN_SEMA01_OWN_BY_M2_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA01_OWN_BY_M2_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA00_OWN_BY_M2_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA00_OWN_BY_M2_STA_REP_MASK 0x00000001                // CONN_SEMA00_OWN_BY_M2_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M2_STA_REP_1_CONN_SEMA00_OWN_BY_M2_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M2_QUEUEING_STA_REP_1 (0x18070000 + 0x2410)---

    CONN_SEMA00_M2_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA01_M2_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA02_M2_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA03_M2_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA04_M2_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA05_M2_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA06_M2_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA07_M2_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA08_M2_QUEUEING_STA_REP[8] - (RO) connsys semaphore08 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA09_M2_QUEUEING_STA_REP[9] - (RO) connsys semaphore09 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA10_M2_QUEUEING_STA_REP[10] - (RO) connsys semaphore10 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA11_M2_QUEUEING_STA_REP[11] - (RO) connsys semaphore11 Master2 queueing status report, 1 = Master2 is queueing
    CONN_SEMA12_M2_QUEUEING_STA_REP[12] - (RO) connsys semaphore12 Master2 queueing status report, 1 = Master2 is queueing
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA12_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA12_M2_QUEUEING_STA_REP_MASK 0x00001000                // CONN_SEMA12_M2_QUEUEING_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA12_M2_QUEUEING_STA_REP_SHFT 12
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA11_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA11_M2_QUEUEING_STA_REP_MASK 0x00000800                // CONN_SEMA11_M2_QUEUEING_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA11_M2_QUEUEING_STA_REP_SHFT 11
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA10_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA10_M2_QUEUEING_STA_REP_MASK 0x00000400                // CONN_SEMA10_M2_QUEUEING_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA10_M2_QUEUEING_STA_REP_SHFT 10
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA09_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA09_M2_QUEUEING_STA_REP_MASK 0x00000200                // CONN_SEMA09_M2_QUEUEING_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA09_M2_QUEUEING_STA_REP_SHFT 9
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA08_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA08_M2_QUEUEING_STA_REP_MASK 0x00000100                // CONN_SEMA08_M2_QUEUEING_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA08_M2_QUEUEING_STA_REP_SHFT 8
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA07_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA07_M2_QUEUEING_STA_REP_MASK 0x00000080                // CONN_SEMA07_M2_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA07_M2_QUEUEING_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA06_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA06_M2_QUEUEING_STA_REP_MASK 0x00000040                // CONN_SEMA06_M2_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA06_M2_QUEUEING_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA05_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA05_M2_QUEUEING_STA_REP_MASK 0x00000020                // CONN_SEMA05_M2_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA05_M2_QUEUEING_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA04_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA04_M2_QUEUEING_STA_REP_MASK 0x00000010                // CONN_SEMA04_M2_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA04_M2_QUEUEING_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA03_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA03_M2_QUEUEING_STA_REP_MASK 0x00000008                // CONN_SEMA03_M2_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA03_M2_QUEUEING_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA02_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA02_M2_QUEUEING_STA_REP_MASK 0x00000004                // CONN_SEMA02_M2_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA02_M2_QUEUEING_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA01_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA01_M2_QUEUEING_STA_REP_MASK 0x00000002                // CONN_SEMA01_M2_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA01_M2_QUEUEING_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA00_M2_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA00_M2_QUEUEING_STA_REP_MASK 0x00000001                // CONN_SEMA00_M2_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M2_QUEUEING_STA_REP_1_CONN_SEMA00_M2_QUEUEING_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1 (0x18070000 + 0x2420)---

    CONN_SEMA00_TIMEOUT_STA_REP[0] - (RO) connsys semaphore00 timeout status report, 1 = semaphore is timeout
    CONN_SEMA01_TIMEOUT_STA_REP[1] - (RO) connsys semaphore01 timeout status report, 1 = semaphore is timeout
    CONN_SEMA02_TIMEOUT_STA_REP[2] - (RO) connsys semaphore02 timeout status report, 1 = semaphore is timeout
    CONN_SEMA03_TIMEOUT_STA_REP[3] - (RO) connsys semaphore03 timeout status report, 1 = semaphore is timeout
    CONN_SEMA04_TIMEOUT_STA_REP[4] - (RO) connsys semaphore04 timeout status report, 1 = semaphore is timeout
    CONN_SEMA05_TIMEOUT_STA_REP[5] - (RO) connsys semaphore05 timeout status report, 1 = semaphore is timeout
    CONN_SEMA06_TIMEOUT_STA_REP[6] - (RO) connsys semaphore06 timeout status report, 1 = semaphore is timeout
    CONN_SEMA07_TIMEOUT_STA_REP[7] - (RO) connsys semaphore07 timeout status report, 1 = semaphore is timeout
    CONN_SEMA08_TIMEOUT_STA_REP[8] - (RO) connsys semaphore08 timeout status report, 1 = semaphore is timeout
    CONN_SEMA09_TIMEOUT_STA_REP[9] - (RO) connsys semaphore09 timeout status report, 1 = semaphore is timeout
    CONN_SEMA10_TIMEOUT_STA_REP[10] - (RO) connsys semaphore10 timeout status report, 1 = semaphore is timeout
    CONN_SEMA11_TIMEOUT_STA_REP[11] - (RO) connsys semaphore11 timeout status report, 1 = semaphore is timeout
    CONN_SEMA12_TIMEOUT_STA_REP[12] - (RO) connsys semaphore12 timeout status report, 1 = semaphore is timeout
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA12_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA12_TIMEOUT_STA_REP_MASK 0x00001000                // CONN_SEMA12_TIMEOUT_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA12_TIMEOUT_STA_REP_SHFT 12
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA11_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA11_TIMEOUT_STA_REP_MASK 0x00000800                // CONN_SEMA11_TIMEOUT_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA11_TIMEOUT_STA_REP_SHFT 11
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA10_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA10_TIMEOUT_STA_REP_MASK 0x00000400                // CONN_SEMA10_TIMEOUT_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA10_TIMEOUT_STA_REP_SHFT 10
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA09_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA09_TIMEOUT_STA_REP_MASK 0x00000200                // CONN_SEMA09_TIMEOUT_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA09_TIMEOUT_STA_REP_SHFT 9
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA08_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA08_TIMEOUT_STA_REP_MASK 0x00000100                // CONN_SEMA08_TIMEOUT_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA08_TIMEOUT_STA_REP_SHFT 8
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA07_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA07_TIMEOUT_STA_REP_MASK 0x00000080                // CONN_SEMA07_TIMEOUT_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA07_TIMEOUT_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA06_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA06_TIMEOUT_STA_REP_MASK 0x00000040                // CONN_SEMA06_TIMEOUT_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA06_TIMEOUT_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA05_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA05_TIMEOUT_STA_REP_MASK 0x00000020                // CONN_SEMA05_TIMEOUT_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA05_TIMEOUT_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA04_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA04_TIMEOUT_STA_REP_MASK 0x00000010                // CONN_SEMA04_TIMEOUT_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA04_TIMEOUT_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA03_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA03_TIMEOUT_STA_REP_MASK 0x00000008                // CONN_SEMA03_TIMEOUT_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA03_TIMEOUT_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA02_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA02_TIMEOUT_STA_REP_MASK 0x00000004                // CONN_SEMA02_TIMEOUT_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA02_TIMEOUT_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA01_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA01_TIMEOUT_STA_REP_MASK 0x00000002                // CONN_SEMA01_TIMEOUT_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA01_TIMEOUT_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA00_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA00_TIMEOUT_STA_REP_MASK 0x00000001                // CONN_SEMA00_TIMEOUT_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M2_1_CONN_SEMA00_TIMEOUT_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_VALUE_BY_M2 (0x18070000 + 0x2500)---

    CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0] - (RW) Connsys semaphore Timeout Value setting
                                     16'dN = N * 30.5 us (if N = 0, turn off timer)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M2_CONN_SEMA_TIMEOUT_VALUE_SETTING_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M2_CONN_SEMA_TIMEOUT_VALUE_SETTING_MASK 0x0000FFFF                // CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M2_CONN_SEMA_TIMEOUT_VALUE_SETTING_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2600)---

    CONN_SEMA00_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore00 timeout interrupt switch, 1 = send interrupt when semaphore00 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA00_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2604)---

    CONN_SEMA01_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore01 timeout interrupt switch, 1 = send interrupt when semaphore01 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA01_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2608)---

    CONN_SEMA02_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore02 timeout interrupt switch, 1 = send interrupt when semaphore02 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA02_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x260C)---

    CONN_SEMA03_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore03 timeout interrupt switch, 1 = send interrupt when semaphore03 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA03_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2610)---

    CONN_SEMA04_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore04 timeout interrupt switch, 1 = send interrupt when semaphore04 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA04_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2614)---

    CONN_SEMA05_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore05 timeout interrupt switch, 1 = send interrupt when semaphore05 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA05_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2618)---

    CONN_SEMA06_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore06 timeout interrupt switch, 1 = send interrupt when semaphore06 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA06_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x261C)---

    CONN_SEMA07_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore07 timeout interrupt switch, 1 = send interrupt when semaphore07 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA07_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2620)---

    CONN_SEMA08_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore08 timeout interrupt switch, 1 = send interrupt when semaphore08 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA08_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2624)---

    CONN_SEMA09_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore09 timeout interrupt switch, 1 = send interrupt when semaphore09 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA09_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2628)---

    CONN_SEMA10_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore10 timeout interrupt switch, 1 = send interrupt when semaphore10 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA10_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x262C)---

    CONN_SEMA11_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore11 timeout interrupt switch, 1 = send interrupt when semaphore11 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA11_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2 (0x18070000 + 0x2630)---

    CONN_SEMA12_M2_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore12 timeout interrupt switch, 1 = send interrupt when semaphore12 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA12_M2_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL (0x18070000 + 0x2700)---

    CONN_SEMA_M2_SETTING_TIMEOUT_INT_ON_ALL[0] - (RW) connsys semaphore timeout interrupt to inform 4 masters switch, 1 = send interrupt to inform 4 masters when semaphore timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M2_SETTING_TIMEOUT_INT_ON_ALL_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M2_SETTING_TIMEOUT_INT_ON_ALL_MASK 0x00000001                // CONN_SEMA_M2_SETTING_TIMEOUT_INT_ON_ALL[0]
#define CONN_SEMAPHORE_CONN_SEMA_M2_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M2_SETTING_TIMEOUT_INT_ON_ALL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2800)---

    CONN_SEMA00_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore00 release interrupt switch, 1 = send interrupt when semaphore00 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA00_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA00_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2804)---

    CONN_SEMA01_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore01 release interrupt switch, 1 = send interrupt when semaphore01 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA01_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA01_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2808)---

    CONN_SEMA02_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore02 release interrupt switch, 1 = send interrupt when semaphore02 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA02_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA02_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x280C)---

    CONN_SEMA03_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore03 release interrupt switch, 1 = send interrupt when semaphore03 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA03_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA03_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2810)---

    CONN_SEMA04_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore04 release interrupt switch, 1 = send interrupt when semaphore04 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA04_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA04_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2814)---

    CONN_SEMA05_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore05 release interrupt switch, 1 = send interrupt when semaphore05 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA05_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA05_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2818)---

    CONN_SEMA06_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore06 release interrupt switch, 1 = send interrupt when semaphore06 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA06_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA06_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x281C)---

    CONN_SEMA07_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore07 release interrupt switch, 1 = send interrupt when semaphore07 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA07_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA07_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2820)---

    CONN_SEMA08_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore08 release interrupt switch, 1 = send interrupt when semaphore08 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA08_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA08_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2824)---

    CONN_SEMA09_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore09 release interrupt switch, 1 = send interrupt when semaphore09 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA09_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA09_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2828)---

    CONN_SEMA10_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore10 release interrupt switch, 1 = send interrupt when semaphore10 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA10_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA10_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x282C)---

    CONN_SEMA11_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore11 release interrupt switch, 1 = send interrupt when semaphore11 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA11_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA11_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2 (0x18070000 + 0x2830)---

    CONN_SEMA12_M2_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore12 release interrupt switch, 1 = send interrupt when semaphore12 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA12_M2_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M2_CONN_SEMA12_M2_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW (0x18070000 + 0x2900)---

    CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW[0] - (W1C) connsys semaphore timeout interrupt reset by sw, 1 = semaphore timeout interrupt reset by sw
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_ADDR CONN_SEMAPHORE_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_MASK 0x00000001                // CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M2_TIMEOUT_INT_RESET_BY_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M3_OWN_STA (0x18070000 + 0x3000)---

    CONN_SEMA00_M3_OWN_STA[1..0] - (RO) Connsys semaphore00 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_STA_CONN_SEMA00_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_STA_CONN_SEMA00_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA00_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_STA_CONN_SEMA00_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M3_OWN_STA (0x18070000 + 0x3004)---

    CONN_SEMA01_M3_OWN_STA[1..0] - (RO) Connsys semaphore01 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_STA_CONN_SEMA01_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_STA_CONN_SEMA01_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA01_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_STA_CONN_SEMA01_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M3_OWN_STA (0x18070000 + 0x3008)---

    CONN_SEMA02_M3_OWN_STA[1..0] - (RO) Connsys semaphore02 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_STA_CONN_SEMA02_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_STA_CONN_SEMA02_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA02_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_STA_CONN_SEMA02_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M3_OWN_STA (0x18070000 + 0x300C)---

    CONN_SEMA03_M3_OWN_STA[1..0] - (RO) Connsys semaphore03 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_STA_CONN_SEMA03_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_STA_CONN_SEMA03_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA03_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_STA_CONN_SEMA03_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M3_OWN_STA (0x18070000 + 0x3010)---

    CONN_SEMA04_M3_OWN_STA[1..0] - (RO) Connsys semaphore04 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_STA_CONN_SEMA04_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_STA_CONN_SEMA04_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA04_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_STA_CONN_SEMA04_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M3_OWN_STA (0x18070000 + 0x3014)---

    CONN_SEMA05_M3_OWN_STA[1..0] - (RO) Connsys semaphore05 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_STA_CONN_SEMA05_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_STA_CONN_SEMA05_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA05_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_STA_CONN_SEMA05_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M3_OWN_STA (0x18070000 + 0x3018)---

    CONN_SEMA06_M3_OWN_STA[1..0] - (RO) Connsys semaphore06 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_STA_CONN_SEMA06_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_STA_CONN_SEMA06_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA06_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_STA_CONN_SEMA06_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M3_OWN_STA (0x18070000 + 0x301C)---

    CONN_SEMA07_M3_OWN_STA[1..0] - (RO) Connsys semaphore07 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_STA_CONN_SEMA07_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_STA_CONN_SEMA07_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA07_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_STA_CONN_SEMA07_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_M3_OWN_STA (0x18070000 + 0x3020)---

    CONN_SEMA08_M3_OWN_STA[1..0] - (RO) Connsys semaphore08 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_STA_CONN_SEMA08_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_STA_CONN_SEMA08_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA08_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_STA_CONN_SEMA08_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_M3_OWN_STA (0x18070000 + 0x3024)---

    CONN_SEMA09_M3_OWN_STA[1..0] - (RO) Connsys semaphore09 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_STA_CONN_SEMA09_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_STA_CONN_SEMA09_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA09_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_STA_CONN_SEMA09_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA10_M3_OWN_STA (0x18070000 + 0x3028)---

    CONN_SEMA10_M3_OWN_STA[1..0] - (RO) Connsys semaphore10 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_STA_CONN_SEMA10_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_STA_CONN_SEMA10_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA10_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_STA_CONN_SEMA10_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA11_M3_OWN_STA (0x18070000 + 0x302C)---

    CONN_SEMA11_M3_OWN_STA[1..0] - (RO) Connsys semaphore11 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_STA_CONN_SEMA11_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_STA_CONN_SEMA11_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA11_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_STA_CONN_SEMA11_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA12_M3_OWN_STA (0x18070000 + 0x3030)---

    CONN_SEMA12_M3_OWN_STA[1..0] - (RO) Connsys semaphore12 Master3 own status
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_STA_CONN_SEMA12_M3_OWN_STA_ADDR CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_STA_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_STA_CONN_SEMA12_M3_OWN_STA_MASK 0x00000003                // CONN_SEMA12_M3_OWN_STA[1..0]
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_STA_CONN_SEMA12_M3_OWN_STA_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M3_OWN_REL (0x18070000 + 0x3200)---

    CONN_SEMA00_M3_OWN_REL[0]    - (W1C) Connsys semaphore00 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_REL_CONN_SEMA00_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_REL_CONN_SEMA00_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA00_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M3_OWN_REL_CONN_SEMA00_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M3_OWN_REL (0x18070000 + 0x3204)---

    CONN_SEMA01_M3_OWN_REL[0]    - (W1C) Connsys semaphore01 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_REL_CONN_SEMA01_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_REL_CONN_SEMA01_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA01_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M3_OWN_REL_CONN_SEMA01_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M3_OWN_REL (0x18070000 + 0x3208)---

    CONN_SEMA02_M3_OWN_REL[0]    - (W1C) Connsys semaphore02 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_REL_CONN_SEMA02_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_REL_CONN_SEMA02_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA02_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M3_OWN_REL_CONN_SEMA02_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M3_OWN_REL (0x18070000 + 0x320C)---

    CONN_SEMA03_M3_OWN_REL[0]    - (W1C) Connsys semaphore03 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_REL_CONN_SEMA03_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_REL_CONN_SEMA03_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA03_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M3_OWN_REL_CONN_SEMA03_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M3_OWN_REL (0x18070000 + 0x3210)---

    CONN_SEMA04_M3_OWN_REL[0]    - (W1C) Connsys semaphore04 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_REL_CONN_SEMA04_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_REL_CONN_SEMA04_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA04_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M3_OWN_REL_CONN_SEMA04_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M3_OWN_REL (0x18070000 + 0x3214)---

    CONN_SEMA05_M3_OWN_REL[0]    - (W1C) Connsys semaphore05 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_REL_CONN_SEMA05_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_REL_CONN_SEMA05_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA05_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M3_OWN_REL_CONN_SEMA05_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M3_OWN_REL (0x18070000 + 0x3218)---

    CONN_SEMA06_M3_OWN_REL[0]    - (W1C) Connsys semaphore06 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_REL_CONN_SEMA06_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_REL_CONN_SEMA06_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA06_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M3_OWN_REL_CONN_SEMA06_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M3_OWN_REL (0x18070000 + 0x321C)---

    CONN_SEMA07_M3_OWN_REL[0]    - (W1C) Connsys semaphore07 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_REL_CONN_SEMA07_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_REL_CONN_SEMA07_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA07_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M3_OWN_REL_CONN_SEMA07_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_M3_OWN_REL (0x18070000 + 0x3220)---

    CONN_SEMA08_M3_OWN_REL[0]    - (W1C) Connsys semaphore08 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_REL_CONN_SEMA08_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_REL_CONN_SEMA08_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA08_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA08_M3_OWN_REL_CONN_SEMA08_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_M3_OWN_REL (0x18070000 + 0x3224)---

    CONN_SEMA09_M3_OWN_REL[0]    - (W1C) Connsys semaphore09 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_REL_CONN_SEMA09_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_REL_CONN_SEMA09_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA09_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA09_M3_OWN_REL_CONN_SEMA09_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA10_M3_OWN_REL (0x18070000 + 0x3228)---

    CONN_SEMA10_M3_OWN_REL[0]    - (W1C) Connsys semaphore10 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_REL_CONN_SEMA10_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_REL_CONN_SEMA10_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA10_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA10_M3_OWN_REL_CONN_SEMA10_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA11_M3_OWN_REL (0x18070000 + 0x322C)---

    CONN_SEMA11_M3_OWN_REL[0]    - (W1C) Connsys semaphore11 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_REL_CONN_SEMA11_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_REL_CONN_SEMA11_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA11_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA11_M3_OWN_REL_CONN_SEMA11_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA12_M3_OWN_REL (0x18070000 + 0x3230)---

    CONN_SEMA12_M3_OWN_REL[0]    - (W1C) Connsys semaphore12 Master3 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_REL_CONN_SEMA12_M3_OWN_REL_ADDR CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_REL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_REL_CONN_SEMA12_M3_OWN_REL_MASK 0x00000001                // CONN_SEMA12_M3_OWN_REL[0]
#define CONN_SEMAPHORE_CONN_SEMA12_M3_OWN_REL_CONN_SEMA12_M3_OWN_REL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M3_STA_REP_1 (0x18070000 + 0x3400)---

    CONN_SEMA00_OWN_BY_M3_STA_REP[0] - (RO) connsys semaphore00 own by Master3 status report, 1 = own by Master3
    CONN_SEMA01_OWN_BY_M3_STA_REP[1] - (RO) connsys semaphore01 own by Master3 status report, 1 = own by Master3
    CONN_SEMA02_OWN_BY_M3_STA_REP[2] - (RO) connsys semaphore02 own by Master3 status report, 1 = own by Master3
    CONN_SEMA03_OWN_BY_M3_STA_REP[3] - (RO) connsys semaphore03 own by Master3 status report, 1 = own by Master3
    CONN_SEMA04_OWN_BY_M3_STA_REP[4] - (RO) connsys semaphore04 own by Master3 status report, 1 = own by Master3
    CONN_SEMA05_OWN_BY_M3_STA_REP[5] - (RO) connsys semaphore05 own by Master3 status report, 1 = own by Master3
    CONN_SEMA06_OWN_BY_M3_STA_REP[6] - (RO) connsys semaphore06 own by Master3 status report, 1 = own by Master3
    CONN_SEMA07_OWN_BY_M3_STA_REP[7] - (RO) connsys semaphore07 own by Master3 status report, 1 = own by Master3
    CONN_SEMA08_OWN_BY_M3_STA_REP[8] - (RO) connsys semaphore08 own by Master3 status report, 1 = own by Master3
    CONN_SEMA09_OWN_BY_M3_STA_REP[9] - (RO) connsys semaphore09 own by Master3 status report, 1 = own by Master3
    CONN_SEMA10_OWN_BY_M3_STA_REP[10] - (RO) connsys semaphore10 own by Master3 status report, 1 = own by Master3
    CONN_SEMA11_OWN_BY_M3_STA_REP[11] - (RO) connsys semaphore11 own by Master3 status report, 1 = own by Master3
    CONN_SEMA12_OWN_BY_M3_STA_REP[12] - (RO) connsys semaphore12 own by Master3 status report, 1 = own by Master3
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA12_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA12_OWN_BY_M3_STA_REP_MASK 0x00001000                // CONN_SEMA12_OWN_BY_M3_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA12_OWN_BY_M3_STA_REP_SHFT 12
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA11_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA11_OWN_BY_M3_STA_REP_MASK 0x00000800                // CONN_SEMA11_OWN_BY_M3_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA11_OWN_BY_M3_STA_REP_SHFT 11
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA10_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA10_OWN_BY_M3_STA_REP_MASK 0x00000400                // CONN_SEMA10_OWN_BY_M3_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA10_OWN_BY_M3_STA_REP_SHFT 10
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA09_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA09_OWN_BY_M3_STA_REP_MASK 0x00000200                // CONN_SEMA09_OWN_BY_M3_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA09_OWN_BY_M3_STA_REP_SHFT 9
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA08_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA08_OWN_BY_M3_STA_REP_MASK 0x00000100                // CONN_SEMA08_OWN_BY_M3_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA08_OWN_BY_M3_STA_REP_SHFT 8
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA07_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA07_OWN_BY_M3_STA_REP_MASK 0x00000080                // CONN_SEMA07_OWN_BY_M3_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA07_OWN_BY_M3_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA06_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA06_OWN_BY_M3_STA_REP_MASK 0x00000040                // CONN_SEMA06_OWN_BY_M3_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA06_OWN_BY_M3_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA05_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA05_OWN_BY_M3_STA_REP_MASK 0x00000020                // CONN_SEMA05_OWN_BY_M3_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA05_OWN_BY_M3_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA04_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA04_OWN_BY_M3_STA_REP_MASK 0x00000010                // CONN_SEMA04_OWN_BY_M3_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA04_OWN_BY_M3_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA03_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA03_OWN_BY_M3_STA_REP_MASK 0x00000008                // CONN_SEMA03_OWN_BY_M3_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA03_OWN_BY_M3_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA02_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA02_OWN_BY_M3_STA_REP_MASK 0x00000004                // CONN_SEMA02_OWN_BY_M3_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA02_OWN_BY_M3_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA01_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA01_OWN_BY_M3_STA_REP_MASK 0x00000002                // CONN_SEMA01_OWN_BY_M3_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA01_OWN_BY_M3_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA00_OWN_BY_M3_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA00_OWN_BY_M3_STA_REP_MASK 0x00000001                // CONN_SEMA00_OWN_BY_M3_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M3_STA_REP_1_CONN_SEMA00_OWN_BY_M3_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M3_QUEUEING_STA_REP_1 (0x18070000 + 0x3410)---

    CONN_SEMA00_M3_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA01_M3_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA02_M3_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA03_M3_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA04_M3_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA05_M3_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA06_M3_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA07_M3_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA08_M3_QUEUEING_STA_REP[8] - (RO) connsys semaphore08 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA09_M3_QUEUEING_STA_REP[9] - (RO) connsys semaphore09 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA10_M3_QUEUEING_STA_REP[10] - (RO) connsys semaphore10 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA11_M3_QUEUEING_STA_REP[11] - (RO) connsys semaphore11 Master3 queueing status report, 1 = Master3 is queueing
    CONN_SEMA12_M3_QUEUEING_STA_REP[12] - (RO) connsys semaphore12 Master3 queueing status report, 1 = Master3 is queueing
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA12_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA12_M3_QUEUEING_STA_REP_MASK 0x00001000                // CONN_SEMA12_M3_QUEUEING_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA12_M3_QUEUEING_STA_REP_SHFT 12
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA11_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA11_M3_QUEUEING_STA_REP_MASK 0x00000800                // CONN_SEMA11_M3_QUEUEING_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA11_M3_QUEUEING_STA_REP_SHFT 11
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA10_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA10_M3_QUEUEING_STA_REP_MASK 0x00000400                // CONN_SEMA10_M3_QUEUEING_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA10_M3_QUEUEING_STA_REP_SHFT 10
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA09_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA09_M3_QUEUEING_STA_REP_MASK 0x00000200                // CONN_SEMA09_M3_QUEUEING_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA09_M3_QUEUEING_STA_REP_SHFT 9
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA08_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA08_M3_QUEUEING_STA_REP_MASK 0x00000100                // CONN_SEMA08_M3_QUEUEING_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA08_M3_QUEUEING_STA_REP_SHFT 8
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA07_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA07_M3_QUEUEING_STA_REP_MASK 0x00000080                // CONN_SEMA07_M3_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA07_M3_QUEUEING_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA06_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA06_M3_QUEUEING_STA_REP_MASK 0x00000040                // CONN_SEMA06_M3_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA06_M3_QUEUEING_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA05_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA05_M3_QUEUEING_STA_REP_MASK 0x00000020                // CONN_SEMA05_M3_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA05_M3_QUEUEING_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA04_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA04_M3_QUEUEING_STA_REP_MASK 0x00000010                // CONN_SEMA04_M3_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA04_M3_QUEUEING_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA03_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA03_M3_QUEUEING_STA_REP_MASK 0x00000008                // CONN_SEMA03_M3_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA03_M3_QUEUEING_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA02_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA02_M3_QUEUEING_STA_REP_MASK 0x00000004                // CONN_SEMA02_M3_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA02_M3_QUEUEING_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA01_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA01_M3_QUEUEING_STA_REP_MASK 0x00000002                // CONN_SEMA01_M3_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA01_M3_QUEUEING_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA00_M3_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA00_M3_QUEUEING_STA_REP_MASK 0x00000001                // CONN_SEMA00_M3_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M3_QUEUEING_STA_REP_1_CONN_SEMA00_M3_QUEUEING_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1 (0x18070000 + 0x3420)---

    CONN_SEMA00_TIMEOUT_STA_REP[0] - (RO) connsys semaphore00 timeout status report, 1 = semaphore is timeout
    CONN_SEMA01_TIMEOUT_STA_REP[1] - (RO) connsys semaphore01 timeout status report, 1 = semaphore is timeout
    CONN_SEMA02_TIMEOUT_STA_REP[2] - (RO) connsys semaphore02 timeout status report, 1 = semaphore is timeout
    CONN_SEMA03_TIMEOUT_STA_REP[3] - (RO) connsys semaphore03 timeout status report, 1 = semaphore is timeout
    CONN_SEMA04_TIMEOUT_STA_REP[4] - (RO) connsys semaphore04 timeout status report, 1 = semaphore is timeout
    CONN_SEMA05_TIMEOUT_STA_REP[5] - (RO) connsys semaphore05 timeout status report, 1 = semaphore is timeout
    CONN_SEMA06_TIMEOUT_STA_REP[6] - (RO) connsys semaphore06 timeout status report, 1 = semaphore is timeout
    CONN_SEMA07_TIMEOUT_STA_REP[7] - (RO) connsys semaphore07 timeout status report, 1 = semaphore is timeout
    CONN_SEMA08_TIMEOUT_STA_REP[8] - (RO) connsys semaphore08 timeout status report, 1 = semaphore is timeout
    CONN_SEMA09_TIMEOUT_STA_REP[9] - (RO) connsys semaphore09 timeout status report, 1 = semaphore is timeout
    CONN_SEMA10_TIMEOUT_STA_REP[10] - (RO) connsys semaphore10 timeout status report, 1 = semaphore is timeout
    CONN_SEMA11_TIMEOUT_STA_REP[11] - (RO) connsys semaphore11 timeout status report, 1 = semaphore is timeout
    CONN_SEMA12_TIMEOUT_STA_REP[12] - (RO) connsys semaphore12 timeout status report, 1 = semaphore is timeout
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA12_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA12_TIMEOUT_STA_REP_MASK 0x00001000                // CONN_SEMA12_TIMEOUT_STA_REP[12]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA12_TIMEOUT_STA_REP_SHFT 12
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA11_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA11_TIMEOUT_STA_REP_MASK 0x00000800                // CONN_SEMA11_TIMEOUT_STA_REP[11]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA11_TIMEOUT_STA_REP_SHFT 11
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA10_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA10_TIMEOUT_STA_REP_MASK 0x00000400                // CONN_SEMA10_TIMEOUT_STA_REP[10]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA10_TIMEOUT_STA_REP_SHFT 10
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA09_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA09_TIMEOUT_STA_REP_MASK 0x00000200                // CONN_SEMA09_TIMEOUT_STA_REP[9]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA09_TIMEOUT_STA_REP_SHFT 9
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA08_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA08_TIMEOUT_STA_REP_MASK 0x00000100                // CONN_SEMA08_TIMEOUT_STA_REP[8]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA08_TIMEOUT_STA_REP_SHFT 8
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA07_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA07_TIMEOUT_STA_REP_MASK 0x00000080                // CONN_SEMA07_TIMEOUT_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA07_TIMEOUT_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA06_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA06_TIMEOUT_STA_REP_MASK 0x00000040                // CONN_SEMA06_TIMEOUT_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA06_TIMEOUT_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA05_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA05_TIMEOUT_STA_REP_MASK 0x00000020                // CONN_SEMA05_TIMEOUT_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA05_TIMEOUT_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA04_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA04_TIMEOUT_STA_REP_MASK 0x00000010                // CONN_SEMA04_TIMEOUT_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA04_TIMEOUT_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA03_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA03_TIMEOUT_STA_REP_MASK 0x00000008                // CONN_SEMA03_TIMEOUT_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA03_TIMEOUT_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA02_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA02_TIMEOUT_STA_REP_MASK 0x00000004                // CONN_SEMA02_TIMEOUT_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA02_TIMEOUT_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA01_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA01_TIMEOUT_STA_REP_MASK 0x00000002                // CONN_SEMA01_TIMEOUT_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA01_TIMEOUT_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA00_TIMEOUT_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA00_TIMEOUT_STA_REP_MASK 0x00000001                // CONN_SEMA00_TIMEOUT_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_STA_REP_BY_M3_1_CONN_SEMA00_TIMEOUT_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_TIMEOUT_VALUE_BY_M3 (0x18070000 + 0x3500)---

    CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0] - (RW) Connsys semaphore Timeout Value setting
                                     16'dN = N * 30.5 us (if N = 0, turn off timer)
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M3_CONN_SEMA_TIMEOUT_VALUE_SETTING_ADDR CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M3_CONN_SEMA_TIMEOUT_VALUE_SETTING_MASK 0x0000FFFF                // CONN_SEMA_TIMEOUT_VALUE_SETTING[15..0]
#define CONN_SEMAPHORE_CONN_SEMA_TIMEOUT_VALUE_BY_M3_CONN_SEMA_TIMEOUT_VALUE_SETTING_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3600)---

    CONN_SEMA00_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore00 timeout interrupt switch, 1 = send interrupt when semaphore00 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA00_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3604)---

    CONN_SEMA01_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore01 timeout interrupt switch, 1 = send interrupt when semaphore01 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA01_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3608)---

    CONN_SEMA02_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore02 timeout interrupt switch, 1 = send interrupt when semaphore02 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA02_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x360C)---

    CONN_SEMA03_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore03 timeout interrupt switch, 1 = send interrupt when semaphore03 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA03_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3610)---

    CONN_SEMA04_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore04 timeout interrupt switch, 1 = send interrupt when semaphore04 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA04_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3614)---

    CONN_SEMA05_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore05 timeout interrupt switch, 1 = send interrupt when semaphore05 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA05_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3618)---

    CONN_SEMA06_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore06 timeout interrupt switch, 1 = send interrupt when semaphore06 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA06_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x361C)---

    CONN_SEMA07_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore07 timeout interrupt switch, 1 = send interrupt when semaphore07 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA07_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3620)---

    CONN_SEMA08_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore08 timeout interrupt switch, 1 = send interrupt when semaphore08 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA08_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3624)---

    CONN_SEMA09_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore09 timeout interrupt switch, 1 = send interrupt when semaphore09 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA09_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3628)---

    CONN_SEMA10_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore10 timeout interrupt switch, 1 = send interrupt when semaphore10 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA10_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA010_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x362C)---

    CONN_SEMA11_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore11 timeout interrupt switch, 1 = send interrupt when semaphore11 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA11_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA011_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3 (0x18070000 + 0x3630)---

    CONN_SEMA12_M3_SETTING_TIMEOUT_INT_ON[0] - (RW) connsys semaphore12 timeout interrupt switch, 1 = send interrupt when semaphore12 timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_TIMEOUT_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_TIMEOUT_INT_ON_MASK 0x00000001                // CONN_SEMA12_M3_SETTING_TIMEOUT_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA012_SETTING_TIMEOUT_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_TIMEOUT_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL (0x18070000 + 0x3700)---

    CONN_SEMA_M3_SETTING_TIMEOUT_INT_ON_ALL[0] - (RW) connsys semaphore timeout interrupt to inform 4 masters switch, 1 = send interrupt to inform 4 masters when semaphore timeout
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M3_SETTING_TIMEOUT_INT_ON_ALL_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M3_SETTING_TIMEOUT_INT_ON_ALL_MASK 0x00000001                // CONN_SEMA_M3_SETTING_TIMEOUT_INT_ON_ALL[0]
#define CONN_SEMAPHORE_CONN_SEMA_M3_SETTING_TIMEOUT_INT_TO_ALL_CONN_SEMA_M3_SETTING_TIMEOUT_INT_ON_ALL_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3800)---

    CONN_SEMA00_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore00 release interrupt switch, 1 = send interrupt when semaphore00 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA00_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA00_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA00_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3804)---

    CONN_SEMA01_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore01 release interrupt switch, 1 = send interrupt when semaphore01 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA01_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA01_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA01_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3808)---

    CONN_SEMA02_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore02 release interrupt switch, 1 = send interrupt when semaphore02 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA02_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA02_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA02_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x380C)---

    CONN_SEMA03_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore03 release interrupt switch, 1 = send interrupt when semaphore03 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA03_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA03_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA03_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3810)---

    CONN_SEMA04_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore04 release interrupt switch, 1 = send interrupt when semaphore04 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA04_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA04_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA04_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3814)---

    CONN_SEMA05_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore05 release interrupt switch, 1 = send interrupt when semaphore05 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA05_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA05_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA05_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3818)---

    CONN_SEMA06_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore06 release interrupt switch, 1 = send interrupt when semaphore06 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA06_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA06_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA06_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x381C)---

    CONN_SEMA07_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore07 release interrupt switch, 1 = send interrupt when semaphore07 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA07_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA07_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA07_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3820)---

    CONN_SEMA08_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore08 release interrupt switch, 1 = send interrupt when semaphore08 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA08_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA08_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA08_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3824)---

    CONN_SEMA09_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore09 release interrupt switch, 1 = send interrupt when semaphore09 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA09_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA09_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA09_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3828)---

    CONN_SEMA10_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore10 release interrupt switch, 1 = send interrupt when semaphore10 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA10_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA10_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA10_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x382C)---

    CONN_SEMA11_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore11 release interrupt switch, 1 = send interrupt when semaphore11 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA11_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA11_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA11_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3 (0x18070000 + 0x3830)---

    CONN_SEMA12_M3_SETTING_RELEASE_INT_ON[0] - (RW) connsys semaphore12 release interrupt switch, 1 = send interrupt when semaphore12 is released
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_RELEASE_INT_ON_ADDR CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3_ADDR
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_RELEASE_INT_ON_MASK 0x00000001                // CONN_SEMA12_M3_SETTING_RELEASE_INT_ON[0]
#define CONN_SEMAPHORE_CONN_SEMA12_SETTING_RELEASE_INT_ON_BY_M3_CONN_SEMA12_M3_SETTING_RELEASE_INT_ON_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW (0x18070000 + 0x3900)---

    CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW[0] - (W1C) connsys semaphore timeout interrupt reset by sw, 1 = semaphore timeout interrupt reset by sw
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_ADDR CONN_SEMAPHORE_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_MASK 0x00000001                // CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_CONN_SEMA_M3_TIMEOUT_INT_RESET_BY_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M4_OWN_STA_SW (0x18070000 + 0x4000)---

    CONN_SEMA00_M4_OWN_STA_SW[0] - (RO) Connsys semaphore00 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_STA_SW_CONN_SEMA00_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_STA_SW_CONN_SEMA00_M4_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA00_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_STA_SW_CONN_SEMA00_M4_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M4_OWN_STA_SW (0x18070000 + 0x4004)---

    CONN_SEMA01_M4_OWN_STA_SW[0] - (RO) Connsys semaphore01 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_STA_SW_CONN_SEMA01_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_STA_SW_CONN_SEMA01_M4_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA01_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_STA_SW_CONN_SEMA01_M4_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M4_OWN_STA_SW (0x18070000 + 0x4008)---

    CONN_SEMA02_M4_OWN_STA_SW[0] - (RO) Connsys semaphore02 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_STA_SW_CONN_SEMA02_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_STA_SW_CONN_SEMA02_M4_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA02_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_STA_SW_CONN_SEMA02_M4_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M4_OWN_STA_SW (0x18070000 + 0x400C)---

    CONN_SEMA03_M4_OWN_STA_SW[0] - (RO) Connsys semaphore03 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_STA_SW_CONN_SEMA03_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_STA_SW_CONN_SEMA03_M4_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA03_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_STA_SW_CONN_SEMA03_M4_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M4_OWN_STA_SW (0x18070000 + 0x4010)---

    CONN_SEMA04_M4_OWN_STA_SW[0] - (RO) Connsys semaphore04 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_STA_SW_CONN_SEMA04_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_STA_SW_CONN_SEMA04_M4_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA04_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_STA_SW_CONN_SEMA04_M4_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M4_OWN_STA_SW (0x18070000 + 0x4014)---

    CONN_SEMA05_M4_OWN_STA_SW[0] - (RO) Connsys semaphore05 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_STA_SW_CONN_SEMA05_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_STA_SW_CONN_SEMA05_M4_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA05_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_STA_SW_CONN_SEMA05_M4_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M4_OWN_STA_SW (0x18070000 + 0x4018)---

    CONN_SEMA06_M4_OWN_STA_SW[0] - (RO) Connsys semaphore06 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_STA_SW_CONN_SEMA06_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_STA_SW_CONN_SEMA06_M4_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA06_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_STA_SW_CONN_SEMA06_M4_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M4_OWN_STA_SW (0x18070000 + 0x401C)---

    CONN_SEMA07_M4_OWN_STA_SW[0] - (RO) Connsys semaphore07 Master4 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_STA_SW_CONN_SEMA07_M4_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_STA_SW_CONN_SEMA07_M4_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA07_M4_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_STA_SW_CONN_SEMA07_M4_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M4_OWN_REL_SW (0x18070000 + 0x4200)---

    CONN_SEMA00_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore00 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_REL_SW_CONN_SEMA00_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_REL_SW_CONN_SEMA00_M4_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA00_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M4_OWN_REL_SW_CONN_SEMA00_M4_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M4_OWN_REL_SW (0x18070000 + 0x4204)---

    CONN_SEMA01_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore01 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_REL_SW_CONN_SEMA01_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_REL_SW_CONN_SEMA01_M4_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA01_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M4_OWN_REL_SW_CONN_SEMA01_M4_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M4_OWN_REL_SW (0x18070000 + 0x4208)---

    CONN_SEMA02_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore02 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_REL_SW_CONN_SEMA02_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_REL_SW_CONN_SEMA02_M4_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA02_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M4_OWN_REL_SW_CONN_SEMA02_M4_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M4_OWN_REL_SW (0x18070000 + 0x420C)---

    CONN_SEMA03_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore03 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_REL_SW_CONN_SEMA03_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_REL_SW_CONN_SEMA03_M4_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA03_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M4_OWN_REL_SW_CONN_SEMA03_M4_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M4_OWN_REL_SW (0x18070000 + 0x4210)---

    CONN_SEMA04_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore04 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_REL_SW_CONN_SEMA04_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_REL_SW_CONN_SEMA04_M4_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA04_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M4_OWN_REL_SW_CONN_SEMA04_M4_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M4_OWN_REL_SW (0x18070000 + 0x4214)---

    CONN_SEMA05_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore05 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_REL_SW_CONN_SEMA05_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_REL_SW_CONN_SEMA05_M4_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA05_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M4_OWN_REL_SW_CONN_SEMA05_M4_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M4_OWN_REL_SW (0x18070000 + 0x4218)---

    CONN_SEMA06_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore06 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_REL_SW_CONN_SEMA06_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_REL_SW_CONN_SEMA06_M4_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA06_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M4_OWN_REL_SW_CONN_SEMA06_M4_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M4_OWN_REL_SW (0x18070000 + 0x421C)---

    CONN_SEMA07_M4_OWN_REL_SW[0] - (W1C) Connsys semaphore07 Master4 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_REL_SW_CONN_SEMA07_M4_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_REL_SW_CONN_SEMA07_M4_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA07_M4_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M4_OWN_REL_SW_CONN_SEMA07_M4_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M4_STA_REP_SW (0x18070000 + 0x4400)---

    CONN_SEMA00_OWN_BY_M4_STA_REP[0] - (RO) connsys semaphore00 own by Master4 status report, 1 = own by Master4
    CONN_SEMA01_OWN_BY_M4_STA_REP[1] - (RO) connsys semaphore01 own by Master4 status report, 1 = own by Master4
    CONN_SEMA02_OWN_BY_M4_STA_REP[2] - (RO) connsys semaphore02 own by Master4 status report, 1 = own by Master4
    CONN_SEMA03_OWN_BY_M4_STA_REP[3] - (RO) connsys semaphore03 own by Master4 status report, 1 = own by Master4
    CONN_SEMA04_OWN_BY_M4_STA_REP[4] - (RO) connsys semaphore04 own by Master4 status report, 1 = own by Master4
    CONN_SEMA05_OWN_BY_M4_STA_REP[5] - (RO) connsys semaphore05 own by Master4 status report, 1 = own by Master4
    CONN_SEMA06_OWN_BY_M4_STA_REP[6] - (RO) connsys semaphore06 own by Master4 status report, 1 = own by Master4
    CONN_SEMA07_OWN_BY_M4_STA_REP[7] - (RO) connsys semaphore07 own by Master4 status report, 1 = own by Master4
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA07_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA07_OWN_BY_M4_STA_REP_MASK 0x00000080                // CONN_SEMA07_OWN_BY_M4_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA07_OWN_BY_M4_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA06_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA06_OWN_BY_M4_STA_REP_MASK 0x00000040                // CONN_SEMA06_OWN_BY_M4_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA06_OWN_BY_M4_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA05_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA05_OWN_BY_M4_STA_REP_MASK 0x00000020                // CONN_SEMA05_OWN_BY_M4_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA05_OWN_BY_M4_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA04_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA04_OWN_BY_M4_STA_REP_MASK 0x00000010                // CONN_SEMA04_OWN_BY_M4_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA04_OWN_BY_M4_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA03_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA03_OWN_BY_M4_STA_REP_MASK 0x00000008                // CONN_SEMA03_OWN_BY_M4_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA03_OWN_BY_M4_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA02_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA02_OWN_BY_M4_STA_REP_MASK 0x00000004                // CONN_SEMA02_OWN_BY_M4_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA02_OWN_BY_M4_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA01_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA01_OWN_BY_M4_STA_REP_MASK 0x00000002                // CONN_SEMA01_OWN_BY_M4_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA01_OWN_BY_M4_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA00_OWN_BY_M4_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA00_OWN_BY_M4_STA_REP_MASK 0x00000001                // CONN_SEMA00_OWN_BY_M4_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M4_STA_REP_SW_CONN_SEMA00_OWN_BY_M4_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M4_QUEUEING_STA_REP (0x18070000 + 0x4410)---

    CONN_SEMA00_M4_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA01_M4_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA02_M4_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA03_M4_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA04_M4_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA05_M4_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA06_M4_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master4 queueing status report, 1 = Master4 is queueing
    CONN_SEMA07_M4_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master4 queueing status report, 1 = Master4 is queueing
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA07_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA07_M4_QUEUEING_STA_REP_MASK 0x00000080                // CONN_SEMA07_M4_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA07_M4_QUEUEING_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA06_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA06_M4_QUEUEING_STA_REP_MASK 0x00000040                // CONN_SEMA06_M4_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA06_M4_QUEUEING_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA05_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA05_M4_QUEUEING_STA_REP_MASK 0x00000020                // CONN_SEMA05_M4_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA05_M4_QUEUEING_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA04_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA04_M4_QUEUEING_STA_REP_MASK 0x00000010                // CONN_SEMA04_M4_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA04_M4_QUEUEING_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA03_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA03_M4_QUEUEING_STA_REP_MASK 0x00000008                // CONN_SEMA03_M4_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA03_M4_QUEUEING_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA02_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA02_M4_QUEUEING_STA_REP_MASK 0x00000004                // CONN_SEMA02_M4_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA02_M4_QUEUEING_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA01_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA01_M4_QUEUEING_STA_REP_MASK 0x00000002                // CONN_SEMA01_M4_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA01_M4_QUEUEING_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA00_M4_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA00_M4_QUEUEING_STA_REP_MASK 0x00000001                // CONN_SEMA00_M4_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M4_QUEUEING_STA_REP_CONN_SEMA00_M4_QUEUEING_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M5_OWN_STA_SW (0x18070000 + 0x5000)---

    CONN_SEMA00_M5_OWN_STA_SW[0] - (RO) Connsys semaphore00 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_STA_SW_CONN_SEMA00_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_STA_SW_CONN_SEMA00_M5_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA00_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_STA_SW_CONN_SEMA00_M5_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M5_OWN_STA_SW (0x18070000 + 0x5004)---

    CONN_SEMA01_M5_OWN_STA_SW[0] - (RO) Connsys semaphore01 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_STA_SW_CONN_SEMA01_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_STA_SW_CONN_SEMA01_M5_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA01_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_STA_SW_CONN_SEMA01_M5_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M5_OWN_STA_SW (0x18070000 + 0x5008)---

    CONN_SEMA02_M5_OWN_STA_SW[0] - (RO) Connsys semaphore02 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_STA_SW_CONN_SEMA02_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_STA_SW_CONN_SEMA02_M5_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA02_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_STA_SW_CONN_SEMA02_M5_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M5_OWN_STA_SW (0x18070000 + 0x500C)---

    CONN_SEMA03_M5_OWN_STA_SW[0] - (RO) Connsys semaphore03 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_STA_SW_CONN_SEMA03_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_STA_SW_CONN_SEMA03_M5_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA03_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_STA_SW_CONN_SEMA03_M5_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M5_OWN_STA_SW (0x18070000 + 0x5010)---

    CONN_SEMA04_M5_OWN_STA_SW[0] - (RO) Connsys semaphore04 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_STA_SW_CONN_SEMA04_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_STA_SW_CONN_SEMA04_M5_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA04_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_STA_SW_CONN_SEMA04_M5_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M5_OWN_STA_SW (0x18070000 + 0x5014)---

    CONN_SEMA05_M5_OWN_STA_SW[0] - (RO) Connsys semaphore05 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_STA_SW_CONN_SEMA05_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_STA_SW_CONN_SEMA05_M5_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA05_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_STA_SW_CONN_SEMA05_M5_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M5_OWN_STA_SW (0x18070000 + 0x5018)---

    CONN_SEMA06_M5_OWN_STA_SW[0] - (RO) Connsys semaphore06 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_STA_SW_CONN_SEMA06_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_STA_SW_CONN_SEMA06_M5_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA06_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_STA_SW_CONN_SEMA06_M5_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M5_OWN_STA_SW (0x18070000 + 0x501C)---

    CONN_SEMA07_M5_OWN_STA_SW[0] - (RO) Connsys semaphore07 Master5 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_STA_SW_CONN_SEMA07_M5_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_STA_SW_CONN_SEMA07_M5_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA07_M5_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_STA_SW_CONN_SEMA07_M5_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M5_OWN_REL_SW (0x18070000 + 0x5200)---

    CONN_SEMA00_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore00 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_REL_SW_CONN_SEMA00_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_REL_SW_CONN_SEMA00_M5_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA00_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M5_OWN_REL_SW_CONN_SEMA00_M5_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M5_OWN_REL_SW (0x18070000 + 0x5204)---

    CONN_SEMA01_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore01 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_REL_SW_CONN_SEMA01_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_REL_SW_CONN_SEMA01_M5_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA01_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M5_OWN_REL_SW_CONN_SEMA01_M5_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M5_OWN_REL_SW (0x18070000 + 0x5208)---

    CONN_SEMA02_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore02 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_REL_SW_CONN_SEMA02_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_REL_SW_CONN_SEMA02_M5_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA02_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M5_OWN_REL_SW_CONN_SEMA02_M5_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M5_OWN_REL_SW (0x18070000 + 0x520C)---

    CONN_SEMA03_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore03 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_REL_SW_CONN_SEMA03_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_REL_SW_CONN_SEMA03_M5_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA03_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M5_OWN_REL_SW_CONN_SEMA03_M5_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M5_OWN_REL_SW (0x18070000 + 0x5210)---

    CONN_SEMA04_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore04 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_REL_SW_CONN_SEMA04_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_REL_SW_CONN_SEMA04_M5_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA04_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M5_OWN_REL_SW_CONN_SEMA04_M5_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M5_OWN_REL_SW (0x18070000 + 0x5214)---

    CONN_SEMA05_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore05 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_REL_SW_CONN_SEMA05_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_REL_SW_CONN_SEMA05_M5_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA05_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M5_OWN_REL_SW_CONN_SEMA05_M5_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M5_OWN_REL_SW (0x18070000 + 0x5218)---

    CONN_SEMA06_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore06 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_REL_SW_CONN_SEMA06_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_REL_SW_CONN_SEMA06_M5_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA06_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M5_OWN_REL_SW_CONN_SEMA06_M5_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M5_OWN_REL_SW (0x18070000 + 0x521C)---

    CONN_SEMA07_M5_OWN_REL_SW[0] - (W1C) Connsys semaphore07 Master5 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_REL_SW_CONN_SEMA07_M5_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_REL_SW_CONN_SEMA07_M5_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA07_M5_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M5_OWN_REL_SW_CONN_SEMA07_M5_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M5_STA_REP (0x18070000 + 0x5400)---

    CONN_SEMA00_OWN_BY_M5_STA_REP[0] - (RO) connsys semaphore00 own by Master5 status report, 1 = own by Master5
    CONN_SEMA01_OWN_BY_M5_STA_REP[1] - (RO) connsys semaphore01 own by Master5 status report, 1 = own by Master5
    CONN_SEMA02_OWN_BY_M5_STA_REP[2] - (RO) connsys semaphore02 own by Master5 status report, 1 = own by Master5
    CONN_SEMA03_OWN_BY_M5_STA_REP[3] - (RO) connsys semaphore03 own by Master5 status report, 1 = own by Master5
    CONN_SEMA04_OWN_BY_M5_STA_REP[4] - (RO) connsys semaphore04 own by Master5 status report, 1 = own by Master5
    CONN_SEMA05_OWN_BY_M5_STA_REP[5] - (RO) connsys semaphore05 own by Master5 status report, 1 = own by Master5
    CONN_SEMA06_OWN_BY_M5_STA_REP[6] - (RO) connsys semaphore06 own by Master5 status report, 1 = own by Master5
    CONN_SEMA07_OWN_BY_M5_STA_REP[7] - (RO) connsys semaphore07 own by Master5 status report, 1 = own by Master5
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA07_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA07_OWN_BY_M5_STA_REP_MASK 0x00000080                // CONN_SEMA07_OWN_BY_M5_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA07_OWN_BY_M5_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA06_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA06_OWN_BY_M5_STA_REP_MASK 0x00000040                // CONN_SEMA06_OWN_BY_M5_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA06_OWN_BY_M5_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA05_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA05_OWN_BY_M5_STA_REP_MASK 0x00000020                // CONN_SEMA05_OWN_BY_M5_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA05_OWN_BY_M5_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA04_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA04_OWN_BY_M5_STA_REP_MASK 0x00000010                // CONN_SEMA04_OWN_BY_M5_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA04_OWN_BY_M5_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA03_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA03_OWN_BY_M5_STA_REP_MASK 0x00000008                // CONN_SEMA03_OWN_BY_M5_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA03_OWN_BY_M5_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA02_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA02_OWN_BY_M5_STA_REP_MASK 0x00000004                // CONN_SEMA02_OWN_BY_M5_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA02_OWN_BY_M5_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA01_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA01_OWN_BY_M5_STA_REP_MASK 0x00000002                // CONN_SEMA01_OWN_BY_M5_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA01_OWN_BY_M5_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA00_OWN_BY_M5_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA00_OWN_BY_M5_STA_REP_MASK 0x00000001                // CONN_SEMA00_OWN_BY_M5_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M5_STA_REP_CONN_SEMA00_OWN_BY_M5_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M5_QUEUEING_STA_REP (0x18070000 + 0x5410)---

    CONN_SEMA00_M5_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA01_M5_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA02_M5_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA03_M5_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA04_M5_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA05_M5_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA06_M5_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master5 queueing status report, 1 = Master5 is queueing
    CONN_SEMA07_M5_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master5 queueing status report, 1 = Master5 is queueing
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA07_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA07_M5_QUEUEING_STA_REP_MASK 0x00000080                // CONN_SEMA07_M5_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA07_M5_QUEUEING_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA06_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA06_M5_QUEUEING_STA_REP_MASK 0x00000040                // CONN_SEMA06_M5_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA06_M5_QUEUEING_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA05_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA05_M5_QUEUEING_STA_REP_MASK 0x00000020                // CONN_SEMA05_M5_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA05_M5_QUEUEING_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA04_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA04_M5_QUEUEING_STA_REP_MASK 0x00000010                // CONN_SEMA04_M5_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA04_M5_QUEUEING_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA03_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA03_M5_QUEUEING_STA_REP_MASK 0x00000008                // CONN_SEMA03_M5_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA03_M5_QUEUEING_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA02_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA02_M5_QUEUEING_STA_REP_MASK 0x00000004                // CONN_SEMA02_M5_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA02_M5_QUEUEING_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA01_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA01_M5_QUEUEING_STA_REP_MASK 0x00000002                // CONN_SEMA01_M5_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA01_M5_QUEUEING_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA00_M5_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA00_M5_QUEUEING_STA_REP_MASK 0x00000001                // CONN_SEMA00_M5_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M5_QUEUEING_STA_REP_CONN_SEMA00_M5_QUEUEING_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M6_OWN_STA_SW (0x18070000 + 0x6000)---

    CONN_SEMA00_M6_OWN_STA_SW[0] - (RO) Connsys semaphore00 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_STA_SW_CONN_SEMA00_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_STA_SW_CONN_SEMA00_M6_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA00_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_STA_SW_CONN_SEMA00_M6_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M6_OWN_STA_SW (0x18070000 + 0x6004)---

    CONN_SEMA01_M6_OWN_STA_SW[0] - (RO) Connsys semaphore01 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_STA_SW_CONN_SEMA01_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_STA_SW_CONN_SEMA01_M6_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA01_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_STA_SW_CONN_SEMA01_M6_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M6_OWN_STA_SW (0x18070000 + 0x6008)---

    CONN_SEMA02_M6_OWN_STA_SW[0] - (RO) Connsys semaphore02 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_STA_SW_CONN_SEMA02_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_STA_SW_CONN_SEMA02_M6_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA02_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_STA_SW_CONN_SEMA02_M6_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M6_OWN_STA_SW (0x18070000 + 0x600C)---

    CONN_SEMA03_M6_OWN_STA_SW[0] - (RO) Connsys semaphore03 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_STA_SW_CONN_SEMA03_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_STA_SW_CONN_SEMA03_M6_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA03_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_STA_SW_CONN_SEMA03_M6_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M6_OWN_STA_SW (0x18070000 + 0x6010)---

    CONN_SEMA04_M6_OWN_STA_SW[0] - (RO) Connsys semaphore04 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_STA_SW_CONN_SEMA04_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_STA_SW_CONN_SEMA04_M6_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA04_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_STA_SW_CONN_SEMA04_M6_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M6_OWN_STA_SW (0x18070000 + 0x6014)---

    CONN_SEMA05_M6_OWN_STA_SW[0] - (RO) Connsys semaphore05 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_STA_SW_CONN_SEMA05_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_STA_SW_CONN_SEMA05_M6_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA05_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_STA_SW_CONN_SEMA05_M6_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M6_OWN_STA_SW (0x18070000 + 0x6018)---

    CONN_SEMA06_M6_OWN_STA_SW[0] - (RO) Connsys semaphore06 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_STA_SW_CONN_SEMA06_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_STA_SW_CONN_SEMA06_M6_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA06_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_STA_SW_CONN_SEMA06_M6_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M6_OWN_STA_SW (0x18070000 + 0x601C)---

    CONN_SEMA07_M6_OWN_STA_SW[0] - (RO) Connsys semaphore07 Master6 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_STA_SW_CONN_SEMA07_M6_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_STA_SW_CONN_SEMA07_M6_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA07_M6_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_STA_SW_CONN_SEMA07_M6_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M6_OWN_REL_SW (0x18070000 + 0x6200)---

    CONN_SEMA00_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore00 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_REL_SW_CONN_SEMA00_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_REL_SW_CONN_SEMA00_M6_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA00_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M6_OWN_REL_SW_CONN_SEMA00_M6_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M6_OWN_REL_SW (0x18070000 + 0x6204)---

    CONN_SEMA01_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore01 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_REL_SW_CONN_SEMA01_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_REL_SW_CONN_SEMA01_M6_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA01_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M6_OWN_REL_SW_CONN_SEMA01_M6_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M6_OWN_REL_SW (0x18070000 + 0x6208)---

    CONN_SEMA02_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore02 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_REL_SW_CONN_SEMA02_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_REL_SW_CONN_SEMA02_M6_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA02_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M6_OWN_REL_SW_CONN_SEMA02_M6_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M6_OWN_REL_SW (0x18070000 + 0x620C)---

    CONN_SEMA03_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore03 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_REL_SW_CONN_SEMA03_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_REL_SW_CONN_SEMA03_M6_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA03_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M6_OWN_REL_SW_CONN_SEMA03_M6_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M6_OWN_REL_SW (0x18070000 + 0x6210)---

    CONN_SEMA04_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore04 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_REL_SW_CONN_SEMA04_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_REL_SW_CONN_SEMA04_M6_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA04_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M6_OWN_REL_SW_CONN_SEMA04_M6_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M6_OWN_REL_SW (0x18070000 + 0x6214)---

    CONN_SEMA05_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore05 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_REL_SW_CONN_SEMA05_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_REL_SW_CONN_SEMA05_M6_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA05_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M6_OWN_REL_SW_CONN_SEMA05_M6_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M6_OWN_REL_SW (0x18070000 + 0x6218)---

    CONN_SEMA06_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore06 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_REL_SW_CONN_SEMA06_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_REL_SW_CONN_SEMA06_M6_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA06_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M6_OWN_REL_SW_CONN_SEMA06_M6_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M6_OWN_REL_SW (0x18070000 + 0x621C)---

    CONN_SEMA07_M6_OWN_REL_SW[0] - (W1C) Connsys semaphore07 Master6 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_REL_SW_CONN_SEMA07_M6_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_REL_SW_CONN_SEMA07_M6_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA07_M6_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M6_OWN_REL_SW_CONN_SEMA07_M6_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M6_STA_REP (0x18070000 + 0x6400)---

    CONN_SEMA00_OWN_BY_M6_STA_REP[0] - (RO) connsys semaphore00 own by Master6 status report, 1 = own by Master6
    CONN_SEMA01_OWN_BY_M6_STA_REP[1] - (RO) connsys semaphore01 own by Master6 status report, 1 = own by Master6
    CONN_SEMA02_OWN_BY_M6_STA_REP[2] - (RO) connsys semaphore02 own by Master6 status report, 1 = own by Master6
    CONN_SEMA03_OWN_BY_M6_STA_REP[3] - (RO) connsys semaphore03 own by Master6 status report, 1 = own by Master6
    CONN_SEMA04_OWN_BY_M6_STA_REP[4] - (RO) connsys semaphore04 own by Master6 status report, 1 = own by Master6
    CONN_SEMA05_OWN_BY_M6_STA_REP[5] - (RO) connsys semaphore05 own by Master6 status report, 1 = own by Master6
    CONN_SEMA06_OWN_BY_M6_STA_REP[6] - (RO) connsys semaphore06 own by Master6 status report, 1 = own by Master6
    CONN_SEMA07_OWN_BY_M6_STA_REP[7] - (RO) connsys semaphore07 own by Master6 status report, 1 = own by Master6
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA07_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA07_OWN_BY_M6_STA_REP_MASK 0x00000080                // CONN_SEMA07_OWN_BY_M6_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA07_OWN_BY_M6_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA06_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA06_OWN_BY_M6_STA_REP_MASK 0x00000040                // CONN_SEMA06_OWN_BY_M6_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA06_OWN_BY_M6_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA05_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA05_OWN_BY_M6_STA_REP_MASK 0x00000020                // CONN_SEMA05_OWN_BY_M6_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA05_OWN_BY_M6_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA04_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA04_OWN_BY_M6_STA_REP_MASK 0x00000010                // CONN_SEMA04_OWN_BY_M6_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA04_OWN_BY_M6_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA03_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA03_OWN_BY_M6_STA_REP_MASK 0x00000008                // CONN_SEMA03_OWN_BY_M6_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA03_OWN_BY_M6_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA02_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA02_OWN_BY_M6_STA_REP_MASK 0x00000004                // CONN_SEMA02_OWN_BY_M6_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA02_OWN_BY_M6_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA01_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA01_OWN_BY_M6_STA_REP_MASK 0x00000002                // CONN_SEMA01_OWN_BY_M6_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA01_OWN_BY_M6_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA00_OWN_BY_M6_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA00_OWN_BY_M6_STA_REP_MASK 0x00000001                // CONN_SEMA00_OWN_BY_M6_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M6_STA_REP_CONN_SEMA00_OWN_BY_M6_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M6_QUEUEING_STA_REP (0x18070000 + 0x6410)---

    CONN_SEMA00_M6_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA01_M6_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA02_M6_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA03_M6_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA04_M6_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA05_M6_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA06_M6_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master6 queueing status report, 1 = Master6 is queueing
    CONN_SEMA07_M6_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master6 queueing status report, 1 = Master6 is queueing
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA07_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA07_M6_QUEUEING_STA_REP_MASK 0x00000080                // CONN_SEMA07_M6_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA07_M6_QUEUEING_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA06_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA06_M6_QUEUEING_STA_REP_MASK 0x00000040                // CONN_SEMA06_M6_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA06_M6_QUEUEING_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA05_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA05_M6_QUEUEING_STA_REP_MASK 0x00000020                // CONN_SEMA05_M6_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA05_M6_QUEUEING_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA04_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA04_M6_QUEUEING_STA_REP_MASK 0x00000010                // CONN_SEMA04_M6_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA04_M6_QUEUEING_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA03_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA03_M6_QUEUEING_STA_REP_MASK 0x00000008                // CONN_SEMA03_M6_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA03_M6_QUEUEING_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA02_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA02_M6_QUEUEING_STA_REP_MASK 0x00000004                // CONN_SEMA02_M6_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA02_M6_QUEUEING_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA01_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA01_M6_QUEUEING_STA_REP_MASK 0x00000002                // CONN_SEMA01_M6_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA01_M6_QUEUEING_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA00_M6_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA00_M6_QUEUEING_STA_REP_MASK 0x00000001                // CONN_SEMA00_M6_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M6_QUEUEING_STA_REP_CONN_SEMA00_M6_QUEUEING_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M7_OWN_STA_SW (0x18070000 + 0x7000)---

    CONN_SEMA00_M7_OWN_STA_SW[0] - (RO) Connsys semaphore00 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_STA_SW_CONN_SEMA00_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_STA_SW_CONN_SEMA00_M7_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA00_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_STA_SW_CONN_SEMA00_M7_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M7_OWN_STA_SW (0x18070000 + 0x7004)---

    CONN_SEMA01_M7_OWN_STA_SW[0] - (RO) Connsys semaphore01 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_STA_SW_CONN_SEMA01_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_STA_SW_CONN_SEMA01_M7_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA01_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_STA_SW_CONN_SEMA01_M7_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M7_OWN_STA_SW (0x18070000 + 0x7008)---

    CONN_SEMA02_M7_OWN_STA_SW[0] - (RO) Connsys semaphore02 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_STA_SW_CONN_SEMA02_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_STA_SW_CONN_SEMA02_M7_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA02_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_STA_SW_CONN_SEMA02_M7_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M7_OWN_STA_SW (0x18070000 + 0x700C)---

    CONN_SEMA03_M7_OWN_STA_SW[0] - (RO) Connsys semaphore03 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_STA_SW_CONN_SEMA03_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_STA_SW_CONN_SEMA03_M7_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA03_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_STA_SW_CONN_SEMA03_M7_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M7_OWN_STA_SW (0x18070000 + 0x7010)---

    CONN_SEMA04_M7_OWN_STA_SW[0] - (RO) Connsys semaphore04 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_STA_SW_CONN_SEMA04_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_STA_SW_CONN_SEMA04_M7_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA04_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_STA_SW_CONN_SEMA04_M7_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M7_OWN_STA_SW (0x18070000 + 0x7014)---

    CONN_SEMA05_M7_OWN_STA_SW[0] - (RO) Connsys semaphore05 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_STA_SW_CONN_SEMA05_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_STA_SW_CONN_SEMA05_M7_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA05_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_STA_SW_CONN_SEMA05_M7_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M7_OWN_STA_SW (0x18070000 + 0x7018)---

    CONN_SEMA06_M7_OWN_STA_SW[0] - (RO) Connsys semaphore06 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_STA_SW_CONN_SEMA06_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_STA_SW_CONN_SEMA06_M7_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA06_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_STA_SW_CONN_SEMA06_M7_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M7_OWN_STA_SW (0x18070000 + 0x701C)---

    CONN_SEMA07_M7_OWN_STA_SW[0] - (RO) Connsys semaphore07 Master7 own status
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_STA_SW_CONN_SEMA07_M7_OWN_STA_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_STA_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_STA_SW_CONN_SEMA07_M7_OWN_STA_SW_MASK 0x00000001                // CONN_SEMA07_M7_OWN_STA_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_STA_SW_CONN_SEMA07_M7_OWN_STA_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA00_M7_OWN_REL_SW (0x18070000 + 0x7200)---

    CONN_SEMA00_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore00 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_REL_SW_CONN_SEMA00_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_REL_SW_CONN_SEMA00_M7_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA00_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA00_M7_OWN_REL_SW_CONN_SEMA00_M7_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA01_M7_OWN_REL_SW (0x18070000 + 0x7204)---

    CONN_SEMA01_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore01 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_REL_SW_CONN_SEMA01_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_REL_SW_CONN_SEMA01_M7_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA01_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA01_M7_OWN_REL_SW_CONN_SEMA01_M7_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA02_M7_OWN_REL_SW (0x18070000 + 0x7208)---

    CONN_SEMA02_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore02 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_REL_SW_CONN_SEMA02_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_REL_SW_CONN_SEMA02_M7_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA02_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA02_M7_OWN_REL_SW_CONN_SEMA02_M7_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA03_M7_OWN_REL_SW (0x18070000 + 0x720C)---

    CONN_SEMA03_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore03 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_REL_SW_CONN_SEMA03_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_REL_SW_CONN_SEMA03_M7_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA03_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA03_M7_OWN_REL_SW_CONN_SEMA03_M7_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA04_M7_OWN_REL_SW (0x18070000 + 0x7210)---

    CONN_SEMA04_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore04 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_REL_SW_CONN_SEMA04_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_REL_SW_CONN_SEMA04_M7_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA04_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA04_M7_OWN_REL_SW_CONN_SEMA04_M7_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA05_M7_OWN_REL_SW (0x18070000 + 0x7214)---

    CONN_SEMA05_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore05 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_REL_SW_CONN_SEMA05_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_REL_SW_CONN_SEMA05_M7_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA05_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA05_M7_OWN_REL_SW_CONN_SEMA05_M7_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA06_M7_OWN_REL_SW (0x18070000 + 0x7218)---

    CONN_SEMA06_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore06 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_REL_SW_CONN_SEMA06_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_REL_SW_CONN_SEMA06_M7_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA06_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA06_M7_OWN_REL_SW_CONN_SEMA06_M7_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA07_M7_OWN_REL_SW (0x18070000 + 0x721C)---

    CONN_SEMA07_M7_OWN_REL_SW[0] - (W1C) Connsys semaphore07 Master7 own release
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_REL_SW_CONN_SEMA07_M7_OWN_REL_SW_ADDR CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_REL_SW_ADDR
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_REL_SW_CONN_SEMA07_M7_OWN_REL_SW_MASK 0x00000001                // CONN_SEMA07_M7_OWN_REL_SW[0]
#define CONN_SEMAPHORE_CONN_SEMA07_M7_OWN_REL_SW_CONN_SEMA07_M7_OWN_REL_SW_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_OWN_BY_M7_STA_REP (0x18070000 + 0x7400)---

    CONN_SEMA00_OWN_BY_M7_STA_REP[0] - (RO) connsys semaphore00 own by Master7 status report, 1 = own by Master7
    CONN_SEMA01_OWN_BY_M7_STA_REP[1] - (RO) connsys semaphore01 own by Master7 status report, 1 = own by Master7
    CONN_SEMA02_OWN_BY_M7_STA_REP[2] - (RO) connsys semaphore02 own by Master7 status report, 1 = own by Master7
    CONN_SEMA03_OWN_BY_M7_STA_REP[3] - (RO) connsys semaphore03 own by Master7 status report, 1 = own by Master7
    CONN_SEMA04_OWN_BY_M7_STA_REP[4] - (RO) connsys semaphore04 own by Master7 status report, 1 = own by Master7
    CONN_SEMA05_OWN_BY_M7_STA_REP[5] - (RO) connsys semaphore05 own by Master7 status report, 1 = own by Master7
    CONN_SEMA06_OWN_BY_M7_STA_REP[6] - (RO) connsys semaphore06 own by Master7 status report, 1 = own by Master7
    CONN_SEMA07_OWN_BY_M7_STA_REP[7] - (RO) connsys semaphore07 own by Master7 status report, 1 = own by Master7
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA07_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA07_OWN_BY_M7_STA_REP_MASK 0x00000080                // CONN_SEMA07_OWN_BY_M7_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA07_OWN_BY_M7_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA06_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA06_OWN_BY_M7_STA_REP_MASK 0x00000040                // CONN_SEMA06_OWN_BY_M7_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA06_OWN_BY_M7_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA05_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA05_OWN_BY_M7_STA_REP_MASK 0x00000020                // CONN_SEMA05_OWN_BY_M7_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA05_OWN_BY_M7_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA04_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA04_OWN_BY_M7_STA_REP_MASK 0x00000010                // CONN_SEMA04_OWN_BY_M7_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA04_OWN_BY_M7_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA03_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA03_OWN_BY_M7_STA_REP_MASK 0x00000008                // CONN_SEMA03_OWN_BY_M7_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA03_OWN_BY_M7_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA02_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA02_OWN_BY_M7_STA_REP_MASK 0x00000004                // CONN_SEMA02_OWN_BY_M7_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA02_OWN_BY_M7_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA01_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA01_OWN_BY_M7_STA_REP_MASK 0x00000002                // CONN_SEMA01_OWN_BY_M7_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA01_OWN_BY_M7_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA00_OWN_BY_M7_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA00_OWN_BY_M7_STA_REP_MASK 0x00000001                // CONN_SEMA00_OWN_BY_M7_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_OWN_BY_M7_STA_REP_CONN_SEMA00_OWN_BY_M7_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_M7_QUEUEING_STA_REP (0x18070000 + 0x7410)---

    CONN_SEMA00_M7_QUEUEING_STA_REP[0] - (RO) connsys semaphore00 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA01_M7_QUEUEING_STA_REP[1] - (RO) connsys semaphore01 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA02_M7_QUEUEING_STA_REP[2] - (RO) connsys semaphore02 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA03_M7_QUEUEING_STA_REP[3] - (RO) connsys semaphore03 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA04_M7_QUEUEING_STA_REP[4] - (RO) connsys semaphore04 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA05_M7_QUEUEING_STA_REP[5] - (RO) connsys semaphore05 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA06_M7_QUEUEING_STA_REP[6] - (RO) connsys semaphore06 Master7 queueing status report, 1 = Master7 is queueing
    CONN_SEMA07_M7_QUEUEING_STA_REP[7] - (RO) connsys semaphore07 Master7 queueing status report, 1 = Master7 is queueing
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA07_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA07_M7_QUEUEING_STA_REP_MASK 0x00000080                // CONN_SEMA07_M7_QUEUEING_STA_REP[7]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA07_M7_QUEUEING_STA_REP_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA06_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA06_M7_QUEUEING_STA_REP_MASK 0x00000040                // CONN_SEMA06_M7_QUEUEING_STA_REP[6]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA06_M7_QUEUEING_STA_REP_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA05_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA05_M7_QUEUEING_STA_REP_MASK 0x00000020                // CONN_SEMA05_M7_QUEUEING_STA_REP[5]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA05_M7_QUEUEING_STA_REP_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA04_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA04_M7_QUEUEING_STA_REP_MASK 0x00000010                // CONN_SEMA04_M7_QUEUEING_STA_REP[4]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA04_M7_QUEUEING_STA_REP_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA03_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA03_M7_QUEUEING_STA_REP_MASK 0x00000008                // CONN_SEMA03_M7_QUEUEING_STA_REP[3]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA03_M7_QUEUEING_STA_REP_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA02_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA02_M7_QUEUEING_STA_REP_MASK 0x00000004                // CONN_SEMA02_M7_QUEUEING_STA_REP[2]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA02_M7_QUEUEING_STA_REP_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA01_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA01_M7_QUEUEING_STA_REP_MASK 0x00000002                // CONN_SEMA01_M7_QUEUEING_STA_REP[1]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA01_M7_QUEUEING_STA_REP_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA00_M7_QUEUEING_STA_REP_ADDR CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA00_M7_QUEUEING_STA_REP_MASK 0x00000001                // CONN_SEMA00_M7_QUEUEING_STA_REP[0]
#define CONN_SEMAPHORE_CONN_SEMA_M7_QUEUEING_STA_REP_CONN_SEMA00_M7_QUEUEING_STA_REP_SHFT 0

/* =====================================================================================

  ---CONN_SEMA_SW_RESET (0x18070000 + 0x8000)---

    CONN_SEMA00_M4_SW_RESET[0]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA00_M5_SW_RESET[1]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA00_M6_SW_RESET[2]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA00_M7_SW_RESET[3]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA01_M4_SW_RESET[4]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA01_M5_SW_RESET[5]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA01_M6_SW_RESET[6]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA01_M7_SW_RESET[7]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA02_M4_SW_RESET[8]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA02_M5_SW_RESET[9]   - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA02_M6_SW_RESET[10]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA02_M7_SW_RESET[11]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA03_M4_SW_RESET[12]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA03_M5_SW_RESET[13]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA03_M6_SW_RESET[14]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA03_M7_SW_RESET[15]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA04_M4_SW_RESET[16]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA04_M5_SW_RESET[17]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA04_M6_SW_RESET[18]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA04_M7_SW_RESET[19]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA05_M4_SW_RESET[20]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA05_M5_SW_RESET[21]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA05_M6_SW_RESET[22]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA05_M7_SW_RESET[23]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA06_M4_SW_RESET[24]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA06_M5_SW_RESET[25]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA06_M6_SW_RESET[26]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA06_M7_SW_RESET[27]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA07_M4_SW_RESET[28]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA07_M5_SW_RESET[29]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA07_M6_SW_RESET[30]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw
    CONN_SEMA07_M7_SW_RESET[31]  - (W1C) connsys semaphore00 Master7 reset by sw, 1 = Master7 reset by sw

 =====================================================================================*/
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M7_SW_RESET_MASK 0x80000000                // CONN_SEMA07_M7_SW_RESET[31]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M7_SW_RESET_SHFT 31
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M6_SW_RESET_MASK 0x40000000                // CONN_SEMA07_M6_SW_RESET[30]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M6_SW_RESET_SHFT 30
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M5_SW_RESET_MASK 0x20000000                // CONN_SEMA07_M5_SW_RESET[29]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M5_SW_RESET_SHFT 29
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M4_SW_RESET_MASK 0x10000000                // CONN_SEMA07_M4_SW_RESET[28]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA07_M4_SW_RESET_SHFT 28
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M7_SW_RESET_MASK 0x08000000                // CONN_SEMA06_M7_SW_RESET[27]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M7_SW_RESET_SHFT 27
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M6_SW_RESET_MASK 0x04000000                // CONN_SEMA06_M6_SW_RESET[26]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M6_SW_RESET_SHFT 26
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M5_SW_RESET_MASK 0x02000000                // CONN_SEMA06_M5_SW_RESET[25]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M5_SW_RESET_SHFT 25
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M4_SW_RESET_MASK 0x01000000                // CONN_SEMA06_M4_SW_RESET[24]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA06_M4_SW_RESET_SHFT 24
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M7_SW_RESET_MASK 0x00800000                // CONN_SEMA05_M7_SW_RESET[23]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M7_SW_RESET_SHFT 23
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M6_SW_RESET_MASK 0x00400000                // CONN_SEMA05_M6_SW_RESET[22]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M6_SW_RESET_SHFT 22
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M5_SW_RESET_MASK 0x00200000                // CONN_SEMA05_M5_SW_RESET[21]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M5_SW_RESET_SHFT 21
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M4_SW_RESET_MASK 0x00100000                // CONN_SEMA05_M4_SW_RESET[20]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA05_M4_SW_RESET_SHFT 20
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M7_SW_RESET_MASK 0x00080000                // CONN_SEMA04_M7_SW_RESET[19]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M7_SW_RESET_SHFT 19
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M6_SW_RESET_MASK 0x00040000                // CONN_SEMA04_M6_SW_RESET[18]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M6_SW_RESET_SHFT 18
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M5_SW_RESET_MASK 0x00020000                // CONN_SEMA04_M5_SW_RESET[17]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M5_SW_RESET_SHFT 17
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M4_SW_RESET_MASK 0x00010000                // CONN_SEMA04_M4_SW_RESET[16]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA04_M4_SW_RESET_SHFT 16
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M7_SW_RESET_MASK 0x00008000                // CONN_SEMA03_M7_SW_RESET[15]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M7_SW_RESET_SHFT 15
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M6_SW_RESET_MASK 0x00004000                // CONN_SEMA03_M6_SW_RESET[14]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M6_SW_RESET_SHFT 14
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M5_SW_RESET_MASK 0x00002000                // CONN_SEMA03_M5_SW_RESET[13]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M5_SW_RESET_SHFT 13
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M4_SW_RESET_MASK 0x00001000                // CONN_SEMA03_M4_SW_RESET[12]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA03_M4_SW_RESET_SHFT 12
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M7_SW_RESET_MASK 0x00000800                // CONN_SEMA02_M7_SW_RESET[11]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M7_SW_RESET_SHFT 11
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M6_SW_RESET_MASK 0x00000400                // CONN_SEMA02_M6_SW_RESET[10]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M6_SW_RESET_SHFT 10
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M5_SW_RESET_MASK 0x00000200                // CONN_SEMA02_M5_SW_RESET[9]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M5_SW_RESET_SHFT 9
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M4_SW_RESET_MASK 0x00000100                // CONN_SEMA02_M4_SW_RESET[8]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA02_M4_SW_RESET_SHFT 8
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M7_SW_RESET_MASK 0x00000080                // CONN_SEMA01_M7_SW_RESET[7]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M7_SW_RESET_SHFT 7
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M6_SW_RESET_MASK 0x00000040                // CONN_SEMA01_M6_SW_RESET[6]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M6_SW_RESET_SHFT 6
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M5_SW_RESET_MASK 0x00000020                // CONN_SEMA01_M5_SW_RESET[5]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M5_SW_RESET_SHFT 5
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M4_SW_RESET_MASK 0x00000010                // CONN_SEMA01_M4_SW_RESET[4]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA01_M4_SW_RESET_SHFT 4
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M7_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M7_SW_RESET_MASK 0x00000008                // CONN_SEMA00_M7_SW_RESET[3]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M7_SW_RESET_SHFT 3
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M6_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M6_SW_RESET_MASK 0x00000004                // CONN_SEMA00_M6_SW_RESET[2]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M6_SW_RESET_SHFT 2
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M5_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M5_SW_RESET_MASK 0x00000002                // CONN_SEMA00_M5_SW_RESET[1]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M5_SW_RESET_SHFT 1
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M4_SW_RESET_ADDR CONN_SEMAPHORE_CONN_SEMA_SW_RESET_ADDR
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M4_SW_RESET_MASK 0x00000001                // CONN_SEMA00_M4_SW_RESET[0]
#define CONN_SEMAPHORE_CONN_SEMA_SW_RESET_CONN_SEMA00_M4_SW_RESET_SHFT 0


#endif // __CONN_SEMAPHORE_REGS_H__
