
BOOTLOADER1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .shared_api_section 00000014  08000200  08000200  00001200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00002eb4  08000214  08000214  00001214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000000d0  080030c8  080030c8  000040c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08003198  08003198  0000500c  2**0
                  CONTENTS, READONLY
  5 .ARM          00000008  08003198  08003198  00004198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  080031a0  080031a0  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  080031a0  080031a0  000041a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  080031a4  080031a4  000041a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         0000000c  20000000  080031a8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          000000ac  2000000c  080031b4  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200000b8  080031b4  000050b8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00009eaa  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000018c8  00000000  00000000  0000eee6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000718  00000000  00000000  000107b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000567  00000000  00000000  00010ec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024496  00000000  00000000  0001142f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009f0d  00000000  00000000  000358c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2427  00000000  00000000  0003f7d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00121bf9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001b90  00000000  00000000  00121c3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000099  00000000  00000000  001237cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000214 <__do_global_dtors_aux>:
 8000214:	b510      	push	{r4, lr}
 8000216:	4c05      	ldr	r4, [pc, #20]	@ (800022c <__do_global_dtors_aux+0x18>)
 8000218:	7823      	ldrb	r3, [r4, #0]
 800021a:	b933      	cbnz	r3, 800022a <__do_global_dtors_aux+0x16>
 800021c:	4b04      	ldr	r3, [pc, #16]	@ (8000230 <__do_global_dtors_aux+0x1c>)
 800021e:	b113      	cbz	r3, 8000226 <__do_global_dtors_aux+0x12>
 8000220:	4804      	ldr	r0, [pc, #16]	@ (8000234 <__do_global_dtors_aux+0x20>)
 8000222:	f3af 8000 	nop.w
 8000226:	2301      	movs	r3, #1
 8000228:	7023      	strb	r3, [r4, #0]
 800022a:	bd10      	pop	{r4, pc}
 800022c:	2000000c 	.word	0x2000000c
 8000230:	00000000 	.word	0x00000000
 8000234:	080030b0 	.word	0x080030b0

08000238 <frame_dummy>:
 8000238:	b508      	push	{r3, lr}
 800023a:	4b03      	ldr	r3, [pc, #12]	@ (8000248 <frame_dummy+0x10>)
 800023c:	b11b      	cbz	r3, 8000246 <frame_dummy+0xe>
 800023e:	4903      	ldr	r1, [pc, #12]	@ (800024c <frame_dummy+0x14>)
 8000240:	4803      	ldr	r0, [pc, #12]	@ (8000250 <frame_dummy+0x18>)
 8000242:	f3af 8000 	nop.w
 8000246:	bd08      	pop	{r3, pc}
 8000248:	00000000 	.word	0x00000000
 800024c:	20000010 	.word	0x20000010
 8000250:	080030b0 	.word	0x080030b0

08000254 <__aeabi_uldivmod>:
 8000254:	b953      	cbnz	r3, 800026c <__aeabi_uldivmod+0x18>
 8000256:	b94a      	cbnz	r2, 800026c <__aeabi_uldivmod+0x18>
 8000258:	2900      	cmp	r1, #0
 800025a:	bf08      	it	eq
 800025c:	2800      	cmpeq	r0, #0
 800025e:	bf1c      	itt	ne
 8000260:	f04f 31ff 	movne.w	r1, #4294967295
 8000264:	f04f 30ff 	movne.w	r0, #4294967295
 8000268:	f000 b988 	b.w	800057c <__aeabi_idiv0>
 800026c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000270:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000274:	f000 f806 	bl	8000284 <__udivmoddi4>
 8000278:	f8dd e004 	ldr.w	lr, [sp, #4]
 800027c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000280:	b004      	add	sp, #16
 8000282:	4770      	bx	lr

08000284 <__udivmoddi4>:
 8000284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000288:	9d08      	ldr	r5, [sp, #32]
 800028a:	468e      	mov	lr, r1
 800028c:	4604      	mov	r4, r0
 800028e:	4688      	mov	r8, r1
 8000290:	2b00      	cmp	r3, #0
 8000292:	d14a      	bne.n	800032a <__udivmoddi4+0xa6>
 8000294:	428a      	cmp	r2, r1
 8000296:	4617      	mov	r7, r2
 8000298:	d962      	bls.n	8000360 <__udivmoddi4+0xdc>
 800029a:	fab2 f682 	clz	r6, r2
 800029e:	b14e      	cbz	r6, 80002b4 <__udivmoddi4+0x30>
 80002a0:	f1c6 0320 	rsb	r3, r6, #32
 80002a4:	fa01 f806 	lsl.w	r8, r1, r6
 80002a8:	fa20 f303 	lsr.w	r3, r0, r3
 80002ac:	40b7      	lsls	r7, r6
 80002ae:	ea43 0808 	orr.w	r8, r3, r8
 80002b2:	40b4      	lsls	r4, r6
 80002b4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002b8:	fa1f fc87 	uxth.w	ip, r7
 80002bc:	fbb8 f1fe 	udiv	r1, r8, lr
 80002c0:	0c23      	lsrs	r3, r4, #16
 80002c2:	fb0e 8811 	mls	r8, lr, r1, r8
 80002c6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002ca:	fb01 f20c 	mul.w	r2, r1, ip
 80002ce:	429a      	cmp	r2, r3
 80002d0:	d909      	bls.n	80002e6 <__udivmoddi4+0x62>
 80002d2:	18fb      	adds	r3, r7, r3
 80002d4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002d8:	f080 80ea 	bcs.w	80004b0 <__udivmoddi4+0x22c>
 80002dc:	429a      	cmp	r2, r3
 80002de:	f240 80e7 	bls.w	80004b0 <__udivmoddi4+0x22c>
 80002e2:	3902      	subs	r1, #2
 80002e4:	443b      	add	r3, r7
 80002e6:	1a9a      	subs	r2, r3, r2
 80002e8:	b2a3      	uxth	r3, r4
 80002ea:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ee:	fb0e 2210 	mls	r2, lr, r0, r2
 80002f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002f6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002fa:	459c      	cmp	ip, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x8e>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f100 32ff 	add.w	r2, r0, #4294967295
 8000304:	f080 80d6 	bcs.w	80004b4 <__udivmoddi4+0x230>
 8000308:	459c      	cmp	ip, r3
 800030a:	f240 80d3 	bls.w	80004b4 <__udivmoddi4+0x230>
 800030e:	443b      	add	r3, r7
 8000310:	3802      	subs	r0, #2
 8000312:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000316:	eba3 030c 	sub.w	r3, r3, ip
 800031a:	2100      	movs	r1, #0
 800031c:	b11d      	cbz	r5, 8000326 <__udivmoddi4+0xa2>
 800031e:	40f3      	lsrs	r3, r6
 8000320:	2200      	movs	r2, #0
 8000322:	e9c5 3200 	strd	r3, r2, [r5]
 8000326:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800032a:	428b      	cmp	r3, r1
 800032c:	d905      	bls.n	800033a <__udivmoddi4+0xb6>
 800032e:	b10d      	cbz	r5, 8000334 <__udivmoddi4+0xb0>
 8000330:	e9c5 0100 	strd	r0, r1, [r5]
 8000334:	2100      	movs	r1, #0
 8000336:	4608      	mov	r0, r1
 8000338:	e7f5      	b.n	8000326 <__udivmoddi4+0xa2>
 800033a:	fab3 f183 	clz	r1, r3
 800033e:	2900      	cmp	r1, #0
 8000340:	d146      	bne.n	80003d0 <__udivmoddi4+0x14c>
 8000342:	4573      	cmp	r3, lr
 8000344:	d302      	bcc.n	800034c <__udivmoddi4+0xc8>
 8000346:	4282      	cmp	r2, r0
 8000348:	f200 8105 	bhi.w	8000556 <__udivmoddi4+0x2d2>
 800034c:	1a84      	subs	r4, r0, r2
 800034e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000352:	2001      	movs	r0, #1
 8000354:	4690      	mov	r8, r2
 8000356:	2d00      	cmp	r5, #0
 8000358:	d0e5      	beq.n	8000326 <__udivmoddi4+0xa2>
 800035a:	e9c5 4800 	strd	r4, r8, [r5]
 800035e:	e7e2      	b.n	8000326 <__udivmoddi4+0xa2>
 8000360:	2a00      	cmp	r2, #0
 8000362:	f000 8090 	beq.w	8000486 <__udivmoddi4+0x202>
 8000366:	fab2 f682 	clz	r6, r2
 800036a:	2e00      	cmp	r6, #0
 800036c:	f040 80a4 	bne.w	80004b8 <__udivmoddi4+0x234>
 8000370:	1a8a      	subs	r2, r1, r2
 8000372:	0c03      	lsrs	r3, r0, #16
 8000374:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000378:	b280      	uxth	r0, r0
 800037a:	b2bc      	uxth	r4, r7
 800037c:	2101      	movs	r1, #1
 800037e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000382:	fb0e 221c 	mls	r2, lr, ip, r2
 8000386:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800038a:	fb04 f20c 	mul.w	r2, r4, ip
 800038e:	429a      	cmp	r2, r3
 8000390:	d907      	bls.n	80003a2 <__udivmoddi4+0x11e>
 8000392:	18fb      	adds	r3, r7, r3
 8000394:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000398:	d202      	bcs.n	80003a0 <__udivmoddi4+0x11c>
 800039a:	429a      	cmp	r2, r3
 800039c:	f200 80e0 	bhi.w	8000560 <__udivmoddi4+0x2dc>
 80003a0:	46c4      	mov	ip, r8
 80003a2:	1a9b      	subs	r3, r3, r2
 80003a4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003a8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003ac:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003b0:	fb02 f404 	mul.w	r4, r2, r4
 80003b4:	429c      	cmp	r4, r3
 80003b6:	d907      	bls.n	80003c8 <__udivmoddi4+0x144>
 80003b8:	18fb      	adds	r3, r7, r3
 80003ba:	f102 30ff 	add.w	r0, r2, #4294967295
 80003be:	d202      	bcs.n	80003c6 <__udivmoddi4+0x142>
 80003c0:	429c      	cmp	r4, r3
 80003c2:	f200 80ca 	bhi.w	800055a <__udivmoddi4+0x2d6>
 80003c6:	4602      	mov	r2, r0
 80003c8:	1b1b      	subs	r3, r3, r4
 80003ca:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ce:	e7a5      	b.n	800031c <__udivmoddi4+0x98>
 80003d0:	f1c1 0620 	rsb	r6, r1, #32
 80003d4:	408b      	lsls	r3, r1
 80003d6:	fa22 f706 	lsr.w	r7, r2, r6
 80003da:	431f      	orrs	r7, r3
 80003dc:	fa0e f401 	lsl.w	r4, lr, r1
 80003e0:	fa20 f306 	lsr.w	r3, r0, r6
 80003e4:	fa2e fe06 	lsr.w	lr, lr, r6
 80003e8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003ec:	4323      	orrs	r3, r4
 80003ee:	fa00 f801 	lsl.w	r8, r0, r1
 80003f2:	fa1f fc87 	uxth.w	ip, r7
 80003f6:	fbbe f0f9 	udiv	r0, lr, r9
 80003fa:	0c1c      	lsrs	r4, r3, #16
 80003fc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000400:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000404:	fb00 fe0c 	mul.w	lr, r0, ip
 8000408:	45a6      	cmp	lr, r4
 800040a:	fa02 f201 	lsl.w	r2, r2, r1
 800040e:	d909      	bls.n	8000424 <__udivmoddi4+0x1a0>
 8000410:	193c      	adds	r4, r7, r4
 8000412:	f100 3aff 	add.w	sl, r0, #4294967295
 8000416:	f080 809c 	bcs.w	8000552 <__udivmoddi4+0x2ce>
 800041a:	45a6      	cmp	lr, r4
 800041c:	f240 8099 	bls.w	8000552 <__udivmoddi4+0x2ce>
 8000420:	3802      	subs	r0, #2
 8000422:	443c      	add	r4, r7
 8000424:	eba4 040e 	sub.w	r4, r4, lr
 8000428:	fa1f fe83 	uxth.w	lr, r3
 800042c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000430:	fb09 4413 	mls	r4, r9, r3, r4
 8000434:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000438:	fb03 fc0c 	mul.w	ip, r3, ip
 800043c:	45a4      	cmp	ip, r4
 800043e:	d908      	bls.n	8000452 <__udivmoddi4+0x1ce>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f103 3eff 	add.w	lr, r3, #4294967295
 8000446:	f080 8082 	bcs.w	800054e <__udivmoddi4+0x2ca>
 800044a:	45a4      	cmp	ip, r4
 800044c:	d97f      	bls.n	800054e <__udivmoddi4+0x2ca>
 800044e:	3b02      	subs	r3, #2
 8000450:	443c      	add	r4, r7
 8000452:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000456:	eba4 040c 	sub.w	r4, r4, ip
 800045a:	fba0 ec02 	umull	lr, ip, r0, r2
 800045e:	4564      	cmp	r4, ip
 8000460:	4673      	mov	r3, lr
 8000462:	46e1      	mov	r9, ip
 8000464:	d362      	bcc.n	800052c <__udivmoddi4+0x2a8>
 8000466:	d05f      	beq.n	8000528 <__udivmoddi4+0x2a4>
 8000468:	b15d      	cbz	r5, 8000482 <__udivmoddi4+0x1fe>
 800046a:	ebb8 0203 	subs.w	r2, r8, r3
 800046e:	eb64 0409 	sbc.w	r4, r4, r9
 8000472:	fa04 f606 	lsl.w	r6, r4, r6
 8000476:	fa22 f301 	lsr.w	r3, r2, r1
 800047a:	431e      	orrs	r6, r3
 800047c:	40cc      	lsrs	r4, r1
 800047e:	e9c5 6400 	strd	r6, r4, [r5]
 8000482:	2100      	movs	r1, #0
 8000484:	e74f      	b.n	8000326 <__udivmoddi4+0xa2>
 8000486:	fbb1 fcf2 	udiv	ip, r1, r2
 800048a:	0c01      	lsrs	r1, r0, #16
 800048c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000490:	b280      	uxth	r0, r0
 8000492:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000496:	463b      	mov	r3, r7
 8000498:	4638      	mov	r0, r7
 800049a:	463c      	mov	r4, r7
 800049c:	46b8      	mov	r8, r7
 800049e:	46be      	mov	lr, r7
 80004a0:	2620      	movs	r6, #32
 80004a2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004a6:	eba2 0208 	sub.w	r2, r2, r8
 80004aa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ae:	e766      	b.n	800037e <__udivmoddi4+0xfa>
 80004b0:	4601      	mov	r1, r0
 80004b2:	e718      	b.n	80002e6 <__udivmoddi4+0x62>
 80004b4:	4610      	mov	r0, r2
 80004b6:	e72c      	b.n	8000312 <__udivmoddi4+0x8e>
 80004b8:	f1c6 0220 	rsb	r2, r6, #32
 80004bc:	fa2e f302 	lsr.w	r3, lr, r2
 80004c0:	40b7      	lsls	r7, r6
 80004c2:	40b1      	lsls	r1, r6
 80004c4:	fa20 f202 	lsr.w	r2, r0, r2
 80004c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004cc:	430a      	orrs	r2, r1
 80004ce:	fbb3 f8fe 	udiv	r8, r3, lr
 80004d2:	b2bc      	uxth	r4, r7
 80004d4:	fb0e 3318 	mls	r3, lr, r8, r3
 80004d8:	0c11      	lsrs	r1, r2, #16
 80004da:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004de:	fb08 f904 	mul.w	r9, r8, r4
 80004e2:	40b0      	lsls	r0, r6
 80004e4:	4589      	cmp	r9, r1
 80004e6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ea:	b280      	uxth	r0, r0
 80004ec:	d93e      	bls.n	800056c <__udivmoddi4+0x2e8>
 80004ee:	1879      	adds	r1, r7, r1
 80004f0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004f4:	d201      	bcs.n	80004fa <__udivmoddi4+0x276>
 80004f6:	4589      	cmp	r9, r1
 80004f8:	d81f      	bhi.n	800053a <__udivmoddi4+0x2b6>
 80004fa:	eba1 0109 	sub.w	r1, r1, r9
 80004fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000502:	fb09 f804 	mul.w	r8, r9, r4
 8000506:	fb0e 1119 	mls	r1, lr, r9, r1
 800050a:	b292      	uxth	r2, r2
 800050c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000510:	4542      	cmp	r2, r8
 8000512:	d229      	bcs.n	8000568 <__udivmoddi4+0x2e4>
 8000514:	18ba      	adds	r2, r7, r2
 8000516:	f109 31ff 	add.w	r1, r9, #4294967295
 800051a:	d2c4      	bcs.n	80004a6 <__udivmoddi4+0x222>
 800051c:	4542      	cmp	r2, r8
 800051e:	d2c2      	bcs.n	80004a6 <__udivmoddi4+0x222>
 8000520:	f1a9 0102 	sub.w	r1, r9, #2
 8000524:	443a      	add	r2, r7
 8000526:	e7be      	b.n	80004a6 <__udivmoddi4+0x222>
 8000528:	45f0      	cmp	r8, lr
 800052a:	d29d      	bcs.n	8000468 <__udivmoddi4+0x1e4>
 800052c:	ebbe 0302 	subs.w	r3, lr, r2
 8000530:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000534:	3801      	subs	r0, #1
 8000536:	46e1      	mov	r9, ip
 8000538:	e796      	b.n	8000468 <__udivmoddi4+0x1e4>
 800053a:	eba7 0909 	sub.w	r9, r7, r9
 800053e:	4449      	add	r1, r9
 8000540:	f1a8 0c02 	sub.w	ip, r8, #2
 8000544:	fbb1 f9fe 	udiv	r9, r1, lr
 8000548:	fb09 f804 	mul.w	r8, r9, r4
 800054c:	e7db      	b.n	8000506 <__udivmoddi4+0x282>
 800054e:	4673      	mov	r3, lr
 8000550:	e77f      	b.n	8000452 <__udivmoddi4+0x1ce>
 8000552:	4650      	mov	r0, sl
 8000554:	e766      	b.n	8000424 <__udivmoddi4+0x1a0>
 8000556:	4608      	mov	r0, r1
 8000558:	e6fd      	b.n	8000356 <__udivmoddi4+0xd2>
 800055a:	443b      	add	r3, r7
 800055c:	3a02      	subs	r2, #2
 800055e:	e733      	b.n	80003c8 <__udivmoddi4+0x144>
 8000560:	f1ac 0c02 	sub.w	ip, ip, #2
 8000564:	443b      	add	r3, r7
 8000566:	e71c      	b.n	80003a2 <__udivmoddi4+0x11e>
 8000568:	4649      	mov	r1, r9
 800056a:	e79c      	b.n	80004a6 <__udivmoddi4+0x222>
 800056c:	eba1 0109 	sub.w	r1, r1, r9
 8000570:	46c4      	mov	ip, r8
 8000572:	fbb1 f9fe 	udiv	r9, r1, lr
 8000576:	fb09 f804 	mul.w	r8, r9, r4
 800057a:	e7c4      	b.n	8000506 <__udivmoddi4+0x282>

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <Bootloader_JumpToApp>:


#include "main.h"
#include "jump_to_app.h"
#include "mem_layout.h"
void Bootloader_JumpToApp(void) {
 8000580:	b580      	push	{r7, lr}
 8000582:	b086      	sub	sp, #24
 8000584:	af00      	add	r7, sp, #0
    uint32_t app_addr = APP_ACTIVE_START_ADDR;
 8000586:	4b23      	ldr	r3, [pc, #140]	@ (8000614 <Bootloader_JumpToApp+0x94>)
 8000588:	613b      	str	r3, [r7, #16]
    uint32_t app_stack_addr = *(volatile uint32_t*)app_addr;
 800058a:	693b      	ldr	r3, [r7, #16]
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	60fb      	str	r3, [r7, #12]
    uint32_t app_reset_handler = *(volatile uint32_t*)(app_addr + 4);
 8000590:	693b      	ldr	r3, [r7, #16]
 8000592:	3304      	adds	r3, #4
 8000594:	681b      	ldr	r3, [r3, #0]
 8000596:	60bb      	str	r3, [r7, #8]

    //volatile uint32_t ctrl = __get_CONTROL();

    if ((app_stack_addr & 0x20000000) != 0x20000000) {
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d033      	beq.n	800060a <Bootloader_JumpToApp+0x8a>
        return;
    }

    // 1. DISABLE MPU (The ONLY new thing you need)
    HAL_MPU_Disable();
 80005a2:	f000 fd91 	bl	80010c8 <HAL_MPU_Disable>

    // 2. DISABLE SYSTICK
    SysTick->CTRL = 0;
 80005a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000618 <Bootloader_JumpToApp+0x98>)
 80005a8:	2200      	movs	r2, #0
 80005aa:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 80005ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000618 <Bootloader_JumpToApp+0x98>)
 80005ae:	2200      	movs	r2, #0
 80005b0:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 80005b2:	4b19      	ldr	r3, [pc, #100]	@ (8000618 <Bootloader_JumpToApp+0x98>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	609a      	str	r2, [r3, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b8:	b672      	cpsid	i
}
 80005ba:	bf00      	nop

    // 4. DISABLE INTERRUPTS
    __disable_irq();


    HAL_DeInit();
 80005bc:	f000 fbee 	bl	8000d9c <HAL_DeInit>

    // 5. CLEAR PENDING INTERRUPTS
    for (int i = 0; i < 8; i++) {
 80005c0:	2300      	movs	r3, #0
 80005c2:	617b      	str	r3, [r7, #20]
 80005c4:	e010      	b.n	80005e8 <Bootloader_JumpToApp+0x68>
        NVIC->ICER[i] = 0xFFFFFFFF;
 80005c6:	4a15      	ldr	r2, [pc, #84]	@ (800061c <Bootloader_JumpToApp+0x9c>)
 80005c8:	697b      	ldr	r3, [r7, #20]
 80005ca:	3320      	adds	r3, #32
 80005cc:	f04f 31ff 	mov.w	r1, #4294967295
 80005d0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 80005d4:	4a11      	ldr	r2, [pc, #68]	@ (800061c <Bootloader_JumpToApp+0x9c>)
 80005d6:	697b      	ldr	r3, [r7, #20]
 80005d8:	3360      	adds	r3, #96	@ 0x60
 80005da:	f04f 31ff 	mov.w	r1, #4294967295
 80005de:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 8; i++) {
 80005e2:	697b      	ldr	r3, [r7, #20]
 80005e4:	3301      	adds	r3, #1
 80005e6:	617b      	str	r3, [r7, #20]
 80005e8:	697b      	ldr	r3, [r7, #20]
 80005ea:	2b07      	cmp	r3, #7
 80005ec:	ddeb      	ble.n	80005c6 <Bootloader_JumpToApp+0x46>
    }

    // 6. RELOCATE VECTOR TABLE
    SCB->VTOR = app_addr;
 80005ee:	4a0c      	ldr	r2, [pc, #48]	@ (8000620 <Bootloader_JumpToApp+0xa0>)
 80005f0:	693b      	ldr	r3, [r7, #16]
 80005f2:	6093      	str	r3, [r2, #8]
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	f383 8808 	msr	MSP, r3
}
 80005fe:	bf00      	nop

    // 7. JUMP
    __set_MSP(app_stack_addr);
    void (*pJump)(void) = (void (*)(void))app_reset_handler;
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	607b      	str	r3, [r7, #4]
    pJump();
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	4798      	blx	r3
 8000608:	e000      	b.n	800060c <Bootloader_JumpToApp+0x8c>
        return;
 800060a:	bf00      	nop
}
 800060c:	3718      	adds	r7, #24
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	08018000 	.word	0x08018000
 8000618:	e000e010 	.word	0xe000e010
 800061c:	e000e100 	.word	0xe000e100
 8000620:	e000ed00 	.word	0xe000ed00

08000624 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000628:	f000 f910 	bl	800084c <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800062c:	f000 fba9 	bl	8000d82 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000630:	f000 f826 	bl	8000680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000634:	f000 f8bc 	bl	80007b0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000638:	f000 f88a 	bl	8000750 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  	tfp_init(&huart1);
 800063c:	480a      	ldr	r0, [pc, #40]	@ (8000668 <main+0x44>)
 800063e:	f000 fa27 	bl	8000a90 <tfp_init>
	printf("\r\n========================================\r\n");
 8000642:	480a      	ldr	r0, [pc, #40]	@ (800066c <main+0x48>)
 8000644:	f000 faba 	bl	8000bbc <tfp_printf>
	printf("Starting Bootloader Version-(%d,%d)\r\n", 1, 5);
 8000648:	2205      	movs	r2, #5
 800064a:	2101      	movs	r1, #1
 800064c:	4808      	ldr	r0, [pc, #32]	@ (8000670 <main+0x4c>)
 800064e:	f000 fab5 	bl	8000bbc <tfp_printf>
	printf("API Table Location: %p\r\n", &API_Table); // Debug print
 8000652:	4908      	ldr	r1, [pc, #32]	@ (8000674 <main+0x50>)
 8000654:	4808      	ldr	r0, [pc, #32]	@ (8000678 <main+0x54>)
 8000656:	f000 fab1 	bl	8000bbc <tfp_printf>
	printf("========================================\r\n");
 800065a:	4808      	ldr	r0, [pc, #32]	@ (800067c <main+0x58>)
 800065c:	f000 faae 	bl	8000bbc <tfp_printf>


	Bootloader_JumpToApp();
 8000660:	f7ff ff8e 	bl	8000580 <Bootloader_JumpToApp>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000664:	bf00      	nop
 8000666:	e7fd      	b.n	8000664 <main+0x40>
 8000668:	20000028 	.word	0x20000028
 800066c:	080030c8 	.word	0x080030c8
 8000670:	080030f8 	.word	0x080030f8
 8000674:	08000200 	.word	0x08000200
 8000678:	08003120 	.word	0x08003120
 800067c:	0800313c 	.word	0x0800313c

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b094      	sub	sp, #80	@ 0x50
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	f107 0320 	add.w	r3, r7, #32
 800068a:	2230      	movs	r2, #48	@ 0x30
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f002 fce2 	bl	8003058 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a4:	4b28      	ldr	r3, [pc, #160]	@ (8000748 <SystemClock_Config+0xc8>)
 80006a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a8:	4a27      	ldr	r2, [pc, #156]	@ (8000748 <SystemClock_Config+0xc8>)
 80006aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80006b0:	4b25      	ldr	r3, [pc, #148]	@ (8000748 <SystemClock_Config+0xc8>)
 80006b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006b8:	60bb      	str	r3, [r7, #8]
 80006ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 80006bc:	4b23      	ldr	r3, [pc, #140]	@ (800074c <SystemClock_Config+0xcc>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80006c4:	4a21      	ldr	r2, [pc, #132]	@ (800074c <SystemClock_Config+0xcc>)
 80006c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80006ca:	6013      	str	r3, [r2, #0]
 80006cc:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemClock_Config+0xcc>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006d4:	607b      	str	r3, [r7, #4]
 80006d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006d8:	2302      	movs	r3, #2
 80006da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006dc:	2301      	movs	r3, #1
 80006de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e0:	2310      	movs	r3, #16
 80006e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e4:	2302      	movs	r3, #2
 80006e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006e8:	2300      	movs	r3, #0
 80006ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 10;
 80006ec:	230a      	movs	r3, #10
 80006ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 210;
 80006f0:	23d2      	movs	r3, #210	@ 0xd2
 80006f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f4:	2302      	movs	r3, #2
 80006f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006f8:	2302      	movs	r3, #2
 80006fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fc:	f107 0320 	add.w	r3, r7, #32
 8000700:	4618      	mov	r0, r3
 8000702:	f000 ff29 	bl	8001558 <HAL_RCC_OscConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800070c:	f000 f8ca 	bl	80008a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000710:	230f      	movs	r3, #15
 8000712:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000714:	2302      	movs	r3, #2
 8000716:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000718:	2300      	movs	r3, #0
 800071a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800071c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000720:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000722:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000726:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000728:	f107 030c 	add.w	r3, r7, #12
 800072c:	2105      	movs	r1, #5
 800072e:	4618      	mov	r0, r3
 8000730:	f001 f9b6 	bl	8001aa0 <HAL_RCC_ClockConfig>
 8000734:	4603      	mov	r3, r0
 8000736:	2b00      	cmp	r3, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800073a:	f000 f8b3 	bl	80008a4 <Error_Handler>
  }
}
 800073e:	bf00      	nop
 8000740:	3750      	adds	r7, #80	@ 0x50
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40023800 	.word	0x40023800
 800074c:	40007000 	.word	0x40007000

08000750 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000754:	4b14      	ldr	r3, [pc, #80]	@ (80007a8 <MX_USART1_UART_Init+0x58>)
 8000756:	4a15      	ldr	r2, [pc, #84]	@ (80007ac <MX_USART1_UART_Init+0x5c>)
 8000758:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800075a:	4b13      	ldr	r3, [pc, #76]	@ (80007a8 <MX_USART1_UART_Init+0x58>)
 800075c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000760:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000762:	4b11      	ldr	r3, [pc, #68]	@ (80007a8 <MX_USART1_UART_Init+0x58>)
 8000764:	2200      	movs	r2, #0
 8000766:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000768:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <MX_USART1_UART_Init+0x58>)
 800076a:	2200      	movs	r2, #0
 800076c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800076e:	4b0e      	ldr	r3, [pc, #56]	@ (80007a8 <MX_USART1_UART_Init+0x58>)
 8000770:	2200      	movs	r2, #0
 8000772:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000774:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <MX_USART1_UART_Init+0x58>)
 8000776:	220c      	movs	r2, #12
 8000778:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800077a:	4b0b      	ldr	r3, [pc, #44]	@ (80007a8 <MX_USART1_UART_Init+0x58>)
 800077c:	2200      	movs	r2, #0
 800077e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000780:	4b09      	ldr	r3, [pc, #36]	@ (80007a8 <MX_USART1_UART_Init+0x58>)
 8000782:	2200      	movs	r2, #0
 8000784:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000786:	4b08      	ldr	r3, [pc, #32]	@ (80007a8 <MX_USART1_UART_Init+0x58>)
 8000788:	2200      	movs	r2, #0
 800078a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800078c:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <MX_USART1_UART_Init+0x58>)
 800078e:	2200      	movs	r2, #0
 8000790:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000792:	4805      	ldr	r0, [pc, #20]	@ (80007a8 <MX_USART1_UART_Init+0x58>)
 8000794:	f001 ff5a 	bl	800264c <HAL_UART_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800079e:	f000 f881 	bl	80008a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000028 	.word	0x20000028
 80007ac:	40011000 	.word	0x40011000

080007b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b088      	sub	sp, #32
 80007b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b6:	f107 030c 	add.w	r3, r7, #12
 80007ba:	2200      	movs	r2, #0
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	605a      	str	r2, [r3, #4]
 80007c0:	609a      	str	r2, [r3, #8]
 80007c2:	60da      	str	r2, [r3, #12]
 80007c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c6:	4b1f      	ldr	r3, [pc, #124]	@ (8000844 <MX_GPIO_Init+0x94>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	4a1e      	ldr	r2, [pc, #120]	@ (8000844 <MX_GPIO_Init+0x94>)
 80007cc:	f043 0301 	orr.w	r3, r3, #1
 80007d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d2:	4b1c      	ldr	r3, [pc, #112]	@ (8000844 <MX_GPIO_Init+0x94>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	f003 0301 	and.w	r3, r3, #1
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007de:	4b19      	ldr	r3, [pc, #100]	@ (8000844 <MX_GPIO_Init+0x94>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a18      	ldr	r2, [pc, #96]	@ (8000844 <MX_GPIO_Init+0x94>)
 80007e4:	f043 0302 	orr.w	r3, r3, #2
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b16      	ldr	r3, [pc, #88]	@ (8000844 <MX_GPIO_Init+0x94>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0302 	and.w	r3, r3, #2
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80007f6:	4b13      	ldr	r3, [pc, #76]	@ (8000844 <MX_GPIO_Init+0x94>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	4a12      	ldr	r2, [pc, #72]	@ (8000844 <MX_GPIO_Init+0x94>)
 80007fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000800:	6313      	str	r3, [r2, #48]	@ 0x30
 8000802:	4b10      	ldr	r3, [pc, #64]	@ (8000844 <MX_GPIO_Init+0x94>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800080a:	603b      	str	r3, [r7, #0]
 800080c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 800080e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000812:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000814:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000818:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	2300      	movs	r3, #0
 800081c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 800081e:	f107 030c 	add.w	r3, r7, #12
 8000822:	4619      	mov	r1, r3
 8000824:	4808      	ldr	r0, [pc, #32]	@ (8000848 <MX_GPIO_Init+0x98>)
 8000826:	f000 fcc7 	bl	80011b8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800082a:	2200      	movs	r2, #0
 800082c:	2100      	movs	r1, #0
 800082e:	2028      	movs	r0, #40	@ 0x28
 8000830:	f000 fc13 	bl	800105a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000834:	2028      	movs	r0, #40	@ 0x28
 8000836:	f000 fc2c 	bl	8001092 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800083a:	bf00      	nop
 800083c:	3720      	adds	r7, #32
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	40023800 	.word	0x40023800
 8000848:	40022000 	.word	0x40022000

0800084c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000852:	463b      	mov	r3, r7
 8000854:	2200      	movs	r2, #0
 8000856:	601a      	str	r2, [r3, #0]
 8000858:	605a      	str	r2, [r3, #4]
 800085a:	609a      	str	r2, [r3, #8]
 800085c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800085e:	f000 fc33 	bl	80010c8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000862:	2301      	movs	r3, #1
 8000864:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000866:	2300      	movs	r3, #0
 8000868:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800086a:	2300      	movs	r3, #0
 800086c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800086e:	231f      	movs	r3, #31
 8000870:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000872:	2387      	movs	r3, #135	@ 0x87
 8000874:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000876:	2300      	movs	r3, #0
 8000878:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800087a:	2300      	movs	r3, #0
 800087c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800087e:	2301      	movs	r3, #1
 8000880:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000882:	2301      	movs	r3, #1
 8000884:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000886:	2300      	movs	r3, #0
 8000888:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800088a:	2300      	movs	r3, #0
 800088c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800088e:	463b      	mov	r3, r7
 8000890:	4618      	mov	r0, r3
 8000892:	f000 fc51 	bl	8001138 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000896:	2004      	movs	r0, #4
 8000898:	f000 fc2e 	bl	80010f8 <HAL_MPU_Enable>

}
 800089c:	bf00      	nop
 800089e:	3710      	adds	r7, #16
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}

080008a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80008a8:	b672      	cpsid	i
}
 80008aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008ac:	bf00      	nop
 80008ae:	e7fd      	b.n	80008ac <Error_Handler+0x8>

080008b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80008b6:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <HAL_MspInit+0x44>)
 80008b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ba:	4a0e      	ldr	r2, [pc, #56]	@ (80008f4 <HAL_MspInit+0x44>)
 80008bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80008c2:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <HAL_MspInit+0x44>)
 80008c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ca:	607b      	str	r3, [r7, #4]
 80008cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ce:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <HAL_MspInit+0x44>)
 80008d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008d2:	4a08      	ldr	r2, [pc, #32]	@ (80008f4 <HAL_MspInit+0x44>)
 80008d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80008da:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <HAL_MspInit+0x44>)
 80008dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008e6:	bf00      	nop
 80008e8:	370c      	adds	r7, #12
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop
 80008f4:	40023800 	.word	0x40023800

080008f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b0ac      	sub	sp, #176	@ 0xb0
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000900:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000910:	f107 0318 	add.w	r3, r7, #24
 8000914:	2284      	movs	r2, #132	@ 0x84
 8000916:	2100      	movs	r1, #0
 8000918:	4618      	mov	r0, r3
 800091a:	f002 fb9d 	bl	8003058 <memset>
  if(huart->Instance==USART1)
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4a32      	ldr	r2, [pc, #200]	@ (80009ec <HAL_UART_MspInit+0xf4>)
 8000924:	4293      	cmp	r3, r2
 8000926:	d15c      	bne.n	80009e2 <HAL_UART_MspInit+0xea>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000928:	2340      	movs	r3, #64	@ 0x40
 800092a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800092c:	2300      	movs	r3, #0
 800092e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000930:	f107 0318 	add.w	r3, r7, #24
 8000934:	4618      	mov	r0, r3
 8000936:	f001 fa99 	bl	8001e6c <HAL_RCCEx_PeriphCLKConfig>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000940:	f7ff ffb0 	bl	80008a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000944:	4b2a      	ldr	r3, [pc, #168]	@ (80009f0 <HAL_UART_MspInit+0xf8>)
 8000946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000948:	4a29      	ldr	r2, [pc, #164]	@ (80009f0 <HAL_UART_MspInit+0xf8>)
 800094a:	f043 0310 	orr.w	r3, r3, #16
 800094e:	6453      	str	r3, [r2, #68]	@ 0x44
 8000950:	4b27      	ldr	r3, [pc, #156]	@ (80009f0 <HAL_UART_MspInit+0xf8>)
 8000952:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000954:	f003 0310 	and.w	r3, r3, #16
 8000958:	617b      	str	r3, [r7, #20]
 800095a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800095c:	4b24      	ldr	r3, [pc, #144]	@ (80009f0 <HAL_UART_MspInit+0xf8>)
 800095e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000960:	4a23      	ldr	r2, [pc, #140]	@ (80009f0 <HAL_UART_MspInit+0xf8>)
 8000962:	f043 0302 	orr.w	r3, r3, #2
 8000966:	6313      	str	r3, [r2, #48]	@ 0x30
 8000968:	4b21      	ldr	r3, [pc, #132]	@ (80009f0 <HAL_UART_MspInit+0xf8>)
 800096a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096c:	f003 0302 	and.w	r3, r3, #2
 8000970:	613b      	str	r3, [r7, #16]
 8000972:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000974:	4b1e      	ldr	r3, [pc, #120]	@ (80009f0 <HAL_UART_MspInit+0xf8>)
 8000976:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000978:	4a1d      	ldr	r2, [pc, #116]	@ (80009f0 <HAL_UART_MspInit+0xf8>)
 800097a:	f043 0301 	orr.w	r3, r3, #1
 800097e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000980:	4b1b      	ldr	r3, [pc, #108]	@ (80009f0 <HAL_UART_MspInit+0xf8>)
 8000982:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000984:	f003 0301 	and.w	r3, r3, #1
 8000988:	60fb      	str	r3, [r7, #12]
 800098a:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800098c:	2380      	movs	r3, #128	@ 0x80
 800098e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000992:	2302      	movs	r3, #2
 8000994:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	2300      	movs	r3, #0
 800099a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800099e:	2303      	movs	r3, #3
 80009a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80009a4:	2307      	movs	r3, #7
 80009a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009aa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009ae:	4619      	mov	r1, r3
 80009b0:	4810      	ldr	r0, [pc, #64]	@ (80009f4 <HAL_UART_MspInit+0xfc>)
 80009b2:	f000 fc01 	bl	80011b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009be:	2302      	movs	r3, #2
 80009c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ca:	2303      	movs	r3, #3
 80009cc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80009d0:	2307      	movs	r3, #7
 80009d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009d6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009da:	4619      	mov	r1, r3
 80009dc:	4806      	ldr	r0, [pc, #24]	@ (80009f8 <HAL_UART_MspInit+0x100>)
 80009de:	f000 fbeb 	bl	80011b8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80009e2:	bf00      	nop
 80009e4:	37b0      	adds	r7, #176	@ 0xb0
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40011000 	.word	0x40011000
 80009f0:	40023800 	.word	0x40023800
 80009f4:	40020400 	.word	0x40020400
 80009f8:	40020000 	.word	0x40020000

080009fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <NMI_Handler+0x4>

08000a04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a08:	bf00      	nop
 8000a0a:	e7fd      	b.n	8000a08 <HardFault_Handler+0x4>

08000a0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a10:	bf00      	nop
 8000a12:	e7fd      	b.n	8000a10 <MemManage_Handler+0x4>

08000a14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a18:	bf00      	nop
 8000a1a:	e7fd      	b.n	8000a18 <BusFault_Handler+0x4>

08000a1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a20:	bf00      	nop
 8000a22:	e7fd      	b.n	8000a20 <UsageFault_Handler+0x4>

08000a24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr

08000a32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a32:	b480      	push	{r7}
 8000a34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a36:	bf00      	nop
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr

08000a40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a44:	bf00      	nop
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr

08000a4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a4e:	b580      	push	{r7, lr}
 8000a50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a52:	f000 fa07 	bl	8000e64 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a56:	bf00      	nop
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_LED_Pin);
 8000a5e:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8000a62:	f000 fd55 	bl	8001510 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a70:	4b06      	ldr	r3, [pc, #24]	@ (8000a8c <SystemInit+0x20>)
 8000a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a76:	4a05      	ldr	r2, [pc, #20]	@ (8000a8c <SystemInit+0x20>)
 8000a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a80:	bf00      	nop
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	e000ed00 	.word	0xe000ed00

08000a90 <tfp_init>:
#include "tiny_printf.h"
#include "stm32f7xx_hal.h" // Change this if using a different series

static UART_HandleTypeDef *g_uart_handle = NULL;

void tfp_init(void* handle) {
 8000a90:	b480      	push	{r7}
 8000a92:	b083      	sub	sp, #12
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
    g_uart_handle = (UART_HandleTypeDef*)handle;
 8000a98:	4a04      	ldr	r2, [pc, #16]	@ (8000aac <tfp_init+0x1c>)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6013      	str	r3, [r2, #0]
}
 8000a9e:	bf00      	nop
 8000aa0:	370c      	adds	r7, #12
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	200000b0 	.word	0x200000b0

08000ab0 <_tfp_putc>:

static void _tfp_putc(char c) {
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	71fb      	strb	r3, [r7, #7]
    if (g_uart_handle) {
 8000aba:	4b07      	ldr	r3, [pc, #28]	@ (8000ad8 <_tfp_putc+0x28>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d006      	beq.n	8000ad0 <_tfp_putc+0x20>
        HAL_UART_Transmit(g_uart_handle, (uint8_t*)&c, 1, 100);
 8000ac2:	4b05      	ldr	r3, [pc, #20]	@ (8000ad8 <_tfp_putc+0x28>)
 8000ac4:	6818      	ldr	r0, [r3, #0]
 8000ac6:	1df9      	adds	r1, r7, #7
 8000ac8:	2364      	movs	r3, #100	@ 0x64
 8000aca:	2201      	movs	r2, #1
 8000acc:	f001 fe0c 	bl	80026e8 <HAL_UART_Transmit>
    }
}
 8000ad0:	bf00      	nop
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	200000b0 	.word	0x200000b0

08000adc <_tfp_puts>:

static void _tfp_puts(char *s) {
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
    while (*s) _tfp_putc(*s++);
 8000ae4:	e006      	b.n	8000af4 <_tfp_puts+0x18>
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	1c5a      	adds	r2, r3, #1
 8000aea:	607a      	str	r2, [r7, #4]
 8000aec:	781b      	ldrb	r3, [r3, #0]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f7ff ffde 	bl	8000ab0 <_tfp_putc>
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d1f4      	bne.n	8000ae6 <_tfp_puts+0xa>
}
 8000afc:	bf00      	nop
 8000afe:	bf00      	nop
 8000b00:	3708      	adds	r7, #8
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
	...

08000b08 <_tfp_print_unsigned>:

static void _tfp_print_unsigned(uint32_t i, int base) {
 8000b08:	b5b0      	push	{r4, r5, r7, lr}
 8000b0a:	b090      	sub	sp, #64	@ 0x40
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
 8000b10:	6039      	str	r1, [r7, #0]
    const char hex[] = "0123456789ABCDEF";
 8000b12:	4b1e      	ldr	r3, [pc, #120]	@ (8000b8c <_tfp_print_unsigned+0x84>)
 8000b14:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 8000b18:	461d      	mov	r5, r3
 8000b1a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b1c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b1e:	682b      	ldr	r3, [r5, #0]
 8000b20:	7023      	strb	r3, [r4, #0]
    char buf[32];
    int pos = 0;
 8000b22:	2300      	movs	r3, #0
 8000b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (i == 0) {
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d11a      	bne.n	8000b62 <_tfp_print_unsigned+0x5a>
        _tfp_putc('0');
 8000b2c:	2030      	movs	r0, #48	@ 0x30
 8000b2e:	f7ff ffbf 	bl	8000ab0 <_tfp_putc>
 8000b32:	e028      	b.n	8000b86 <_tfp_print_unsigned+0x7e>
        return;
    }
    while (i > 0) {
        buf[pos++] = hex[i % base];
 8000b34:	683a      	ldr	r2, [r7, #0]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	fbb3 f1f2 	udiv	r1, r3, r2
 8000b3c:	fb01 f202 	mul.w	r2, r1, r2
 8000b40:	1a9a      	subs	r2, r3, r2
 8000b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b44:	1c59      	adds	r1, r3, #1
 8000b46:	63f9      	str	r1, [r7, #60]	@ 0x3c
 8000b48:	3240      	adds	r2, #64	@ 0x40
 8000b4a:	443a      	add	r2, r7
 8000b4c:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8000b50:	3340      	adds	r3, #64	@ 0x40
 8000b52:	443b      	add	r3, r7
 8000b54:	f803 2c38 	strb.w	r2, [r3, #-56]
        i /= base;
 8000b58:	683b      	ldr	r3, [r7, #0]
 8000b5a:	687a      	ldr	r2, [r7, #4]
 8000b5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b60:	607b      	str	r3, [r7, #4]
    while (i > 0) {
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d1e5      	bne.n	8000b34 <_tfp_print_unsigned+0x2c>
    }
    while (pos > 0) _tfp_putc(buf[--pos]);
 8000b68:	e00a      	b.n	8000b80 <_tfp_print_unsigned+0x78>
 8000b6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b6c:	3b01      	subs	r3, #1
 8000b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000b70:	f107 0208 	add.w	r2, r7, #8
 8000b74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b76:	4413      	add	r3, r2
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff ff98 	bl	8000ab0 <_tfp_putc>
 8000b80:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	dcf1      	bgt.n	8000b6a <_tfp_print_unsigned+0x62>
}
 8000b86:	3740      	adds	r7, #64	@ 0x40
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bdb0      	pop	{r4, r5, r7, pc}
 8000b8c:	08003168 	.word	0x08003168

08000b90 <_tfp_print_signed>:

static void _tfp_print_signed(int32_t i) {
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
    if (i < 0) {
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	da05      	bge.n	8000baa <_tfp_print_signed+0x1a>
        _tfp_putc('-');
 8000b9e:	202d      	movs	r0, #45	@ 0x2d
 8000ba0:	f7ff ff86 	bl	8000ab0 <_tfp_putc>
        i = -i;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	425b      	negs	r3, r3
 8000ba8:	607b      	str	r3, [r7, #4]
    }
    _tfp_print_unsigned((uint32_t)i, 10);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	210a      	movs	r1, #10
 8000bae:	4618      	mov	r0, r3
 8000bb0:	f7ff ffaa 	bl	8000b08 <_tfp_print_unsigned>
}
 8000bb4:	bf00      	nop
 8000bb6:	3708      	adds	r7, #8
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}

08000bbc <tfp_printf>:

void tfp_printf(const char *fmt, ...) {
 8000bbc:	b40f      	push	{r0, r1, r2, r3}
 8000bbe:	b580      	push	{r7, lr}
 8000bc0:	b082      	sub	sp, #8
 8000bc2:	af00      	add	r7, sp, #0
    va_list va;
    va_start(va, fmt);
 8000bc4:	f107 0314 	add.w	r3, r7, #20
 8000bc8:	603b      	str	r3, [r7, #0]
    char ch;

    while ((ch = *fmt++) != 0) {
 8000bca:	e09d      	b.n	8000d08 <tfp_printf+0x14c>
        if (ch != '%') {
 8000bcc:	79fb      	ldrb	r3, [r7, #7]
 8000bce:	2b25      	cmp	r3, #37	@ 0x25
 8000bd0:	d004      	beq.n	8000bdc <tfp_printf+0x20>
            _tfp_putc(ch);
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff ff6b 	bl	8000ab0 <_tfp_putc>
            continue;
 8000bda:	e095      	b.n	8000d08 <tfp_printf+0x14c>
        }
        ch = *fmt++;
 8000bdc:	693b      	ldr	r3, [r7, #16]
 8000bde:	1c5a      	adds	r2, r3, #1
 8000be0:	613a      	str	r2, [r7, #16]
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	71fb      	strb	r3, [r7, #7]
        switch (ch) {
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	f000 8097 	beq.w	8000d1c <tfp_printf+0x160>
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	f2c0 8085 	blt.w	8000cfe <tfp_printf+0x142>
 8000bf4:	2b78      	cmp	r3, #120	@ 0x78
 8000bf6:	f300 8082 	bgt.w	8000cfe <tfp_printf+0x142>
 8000bfa:	2b58      	cmp	r3, #88	@ 0x58
 8000bfc:	db7f      	blt.n	8000cfe <tfp_printf+0x142>
 8000bfe:	3b58      	subs	r3, #88	@ 0x58
 8000c00:	2b20      	cmp	r3, #32
 8000c02:	d87c      	bhi.n	8000cfe <tfp_printf+0x142>
 8000c04:	a201      	add	r2, pc, #4	@ (adr r2, 8000c0c <tfp_printf+0x50>)
 8000c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c0a:	bf00      	nop
 8000c0c:	08000cd5 	.word	0x08000cd5
 8000c10:	08000cff 	.word	0x08000cff
 8000c14:	08000cff 	.word	0x08000cff
 8000c18:	08000cff 	.word	0x08000cff
 8000c1c:	08000cff 	.word	0x08000cff
 8000c20:	08000cff 	.word	0x08000cff
 8000c24:	08000cff 	.word	0x08000cff
 8000c28:	08000cff 	.word	0x08000cff
 8000c2c:	08000cff 	.word	0x08000cff
 8000c30:	08000cff 	.word	0x08000cff
 8000c34:	08000cff 	.word	0x08000cff
 8000c38:	08000c91 	.word	0x08000c91
 8000c3c:	08000cb3 	.word	0x08000cb3
 8000c40:	08000cff 	.word	0x08000cff
 8000c44:	08000cff 	.word	0x08000cff
 8000c48:	08000cff 	.word	0x08000cff
 8000c4c:	08000cff 	.word	0x08000cff
 8000c50:	08000cff 	.word	0x08000cff
 8000c54:	08000cff 	.word	0x08000cff
 8000c58:	08000cff 	.word	0x08000cff
 8000c5c:	08000cff 	.word	0x08000cff
 8000c60:	08000cff 	.word	0x08000cff
 8000c64:	08000cff 	.word	0x08000cff
 8000c68:	08000cff 	.word	0x08000cff
 8000c6c:	08000ce7 	.word	0x08000ce7
 8000c70:	08000cff 	.word	0x08000cff
 8000c74:	08000cff 	.word	0x08000cff
 8000c78:	08000ca3 	.word	0x08000ca3
 8000c7c:	08000cff 	.word	0x08000cff
 8000c80:	08000cc3 	.word	0x08000cc3
 8000c84:	08000cff 	.word	0x08000cff
 8000c88:	08000cff 	.word	0x08000cff
 8000c8c:	08000cd5 	.word	0x08000cd5
            case 0: goto end;
            case 'c': _tfp_putc((char)va_arg(va, int)); break;
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	1d1a      	adds	r2, r3, #4
 8000c94:	603a      	str	r2, [r7, #0]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f7ff ff08 	bl	8000ab0 <_tfp_putc>
 8000ca0:	e032      	b.n	8000d08 <tfp_printf+0x14c>
            case 's': _tfp_puts(va_arg(va, char*)); break;
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	1d1a      	adds	r2, r3, #4
 8000ca6:	603a      	str	r2, [r7, #0]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4618      	mov	r0, r3
 8000cac:	f7ff ff16 	bl	8000adc <_tfp_puts>
 8000cb0:	e02a      	b.n	8000d08 <tfp_printf+0x14c>
            case 'd': _tfp_print_signed(va_arg(va, int)); break;
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	1d1a      	adds	r2, r3, #4
 8000cb6:	603a      	str	r2, [r7, #0]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f7ff ff68 	bl	8000b90 <_tfp_print_signed>
 8000cc0:	e022      	b.n	8000d08 <tfp_printf+0x14c>
            case 'u': _tfp_print_unsigned(va_arg(va, uint32_t), 10); break;
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	1d1a      	adds	r2, r3, #4
 8000cc6:	603a      	str	r2, [r7, #0]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	210a      	movs	r1, #10
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f7ff ff1b 	bl	8000b08 <_tfp_print_unsigned>
 8000cd2:	e019      	b.n	8000d08 <tfp_printf+0x14c>
            case 'x':
            case 'X': _tfp_print_unsigned(va_arg(va, uint32_t), 16); break;
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	1d1a      	adds	r2, r3, #4
 8000cd8:	603a      	str	r2, [r7, #0]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	2110      	movs	r1, #16
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f7ff ff12 	bl	8000b08 <_tfp_print_unsigned>
 8000ce4:	e010      	b.n	8000d08 <tfp_printf+0x14c>
            case 'p':
                _tfp_puts("0x");
 8000ce6:	4811      	ldr	r0, [pc, #68]	@ (8000d2c <tfp_printf+0x170>)
 8000ce8:	f7ff fef8 	bl	8000adc <_tfp_puts>
                _tfp_print_unsigned((uintptr_t)va_arg(va, void*), 16);
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	1d1a      	adds	r2, r3, #4
 8000cf0:	603a      	str	r2, [r7, #0]
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	2110      	movs	r1, #16
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	f7ff ff06 	bl	8000b08 <_tfp_print_unsigned>
                break;
 8000cfc:	e004      	b.n	8000d08 <tfp_printf+0x14c>
            default: _tfp_putc(ch); break;
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	4618      	mov	r0, r3
 8000d02:	f7ff fed5 	bl	8000ab0 <_tfp_putc>
 8000d06:	bf00      	nop
    while ((ch = *fmt++) != 0) {
 8000d08:	693b      	ldr	r3, [r7, #16]
 8000d0a:	1c5a      	adds	r2, r3, #1
 8000d0c:	613a      	str	r2, [r7, #16]
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	71fb      	strb	r3, [r7, #7]
 8000d12:	79fb      	ldrb	r3, [r7, #7]
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	f47f af59 	bne.w	8000bcc <tfp_printf+0x10>
        }
    }
end:
 8000d1a:	e000      	b.n	8000d1e <tfp_printf+0x162>
            case 0: goto end;
 8000d1c:	bf00      	nop
    va_end(va);
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000d28:	b004      	add	sp, #16
 8000d2a:	4770      	bx	lr
 8000d2c:	0800317c 	.word	0x0800317c

08000d30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d30:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d68 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d34:	f7ff fe9a 	bl	8000a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d38:	480c      	ldr	r0, [pc, #48]	@ (8000d6c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d3a:	490d      	ldr	r1, [pc, #52]	@ (8000d70 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d3c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d74 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d3e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d40:	e002      	b.n	8000d48 <LoopCopyDataInit>

08000d42 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d42:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d44:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d46:	3304      	adds	r3, #4

08000d48 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d48:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d4a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d4c:	d3f9      	bcc.n	8000d42 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d78 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d50:	4c0a      	ldr	r4, [pc, #40]	@ (8000d7c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d52:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d54:	e001      	b.n	8000d5a <LoopFillZerobss>

08000d56 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d56:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d58:	3204      	adds	r2, #4

08000d5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d5a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d5c:	d3fb      	bcc.n	8000d56 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d5e:	f002 f983 	bl	8003068 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d62:	f7ff fc5f 	bl	8000624 <main>
  bx  lr    
 8000d66:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d68:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000d6c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d70:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000d74:	080031a8 	.word	0x080031a8
  ldr r2, =_sbss
 8000d78:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000d7c:	200000b8 	.word	0x200000b8

08000d80 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d80:	e7fe      	b.n	8000d80 <ADC_IRQHandler>

08000d82 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d82:	b580      	push	{r7, lr}
 8000d84:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d86:	2003      	movs	r0, #3
 8000d88:	f000 f95c 	bl	8001044 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d8c:	2000      	movs	r0, #0
 8000d8e:	f000 f839 	bl	8000e04 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d92:	f7ff fd8d 	bl	80008b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d96:	2300      	movs	r3, #0
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000da0:	4b13      	ldr	r3, [pc, #76]	@ (8000df0 <HAL_DeInit+0x54>)
 8000da2:	f04f 32ff 	mov.w	r2, #4294967295
 8000da6:	621a      	str	r2, [r3, #32]
  __HAL_RCC_APB1_RELEASE_RESET();
 8000da8:	4b11      	ldr	r3, [pc, #68]	@ (8000df0 <HAL_DeInit+0x54>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	621a      	str	r2, [r3, #32]

  __HAL_RCC_APB2_FORCE_RESET();
 8000dae:	4b10      	ldr	r3, [pc, #64]	@ (8000df0 <HAL_DeInit+0x54>)
 8000db0:	f04f 32ff 	mov.w	r2, #4294967295
 8000db4:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_RCC_APB2_RELEASE_RESET();
 8000db6:	4b0e      	ldr	r3, [pc, #56]	@ (8000df0 <HAL_DeInit+0x54>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	625a      	str	r2, [r3, #36]	@ 0x24

  __HAL_RCC_AHB1_FORCE_RESET();
 8000dbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000df0 <HAL_DeInit+0x54>)
 8000dbe:	f04f 32ff 	mov.w	r2, #4294967295
 8000dc2:	611a      	str	r2, [r3, #16]
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000dc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000df0 <HAL_DeInit+0x54>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	611a      	str	r2, [r3, #16]

  __HAL_RCC_AHB2_FORCE_RESET();
 8000dca:	4b09      	ldr	r3, [pc, #36]	@ (8000df0 <HAL_DeInit+0x54>)
 8000dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8000dd0:	615a      	str	r2, [r3, #20]
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000dd2:	4b07      	ldr	r3, [pc, #28]	@ (8000df0 <HAL_DeInit+0x54>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	615a      	str	r2, [r3, #20]

  __HAL_RCC_AHB3_FORCE_RESET();
 8000dd8:	4b05      	ldr	r3, [pc, #20]	@ (8000df0 <HAL_DeInit+0x54>)
 8000dda:	f04f 32ff 	mov.w	r2, #4294967295
 8000dde:	619a      	str	r2, [r3, #24]
  __HAL_RCC_AHB3_RELEASE_RESET();
 8000de0:	4b03      	ldr	r3, [pc, #12]	@ (8000df0 <HAL_DeInit+0x54>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	619a      	str	r2, [r3, #24]

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000de6:	f000 f805 	bl	8000df4 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000dea:	2300      	movs	r3, #0
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	40023800 	.word	0x40023800

08000df4 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000df4:	b480      	push	{r7}
 8000df6:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */ 
}
 8000df8:	bf00      	nop
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
	...

08000e04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e0c:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <HAL_InitTick+0x54>)
 8000e0e:	681a      	ldr	r2, [r3, #0]
 8000e10:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <HAL_InitTick+0x58>)
 8000e12:	781b      	ldrb	r3, [r3, #0]
 8000e14:	4619      	mov	r1, r3
 8000e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e1a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e22:	4618      	mov	r0, r3
 8000e24:	f000 f943 	bl	80010ae <HAL_SYSTICK_Config>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d001      	beq.n	8000e32 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	e00e      	b.n	8000e50 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	2b0f      	cmp	r3, #15
 8000e36:	d80a      	bhi.n	8000e4e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	6879      	ldr	r1, [r7, #4]
 8000e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e40:	f000 f90b 	bl	800105a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e44:	4a06      	ldr	r2, [pc, #24]	@ (8000e60 <HAL_InitTick+0x5c>)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	e000      	b.n	8000e50 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
}
 8000e50:	4618      	mov	r0, r3
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	20000000 	.word	0x20000000
 8000e5c:	20000008 	.word	0x20000008
 8000e60:	20000004 	.word	0x20000004

08000e64 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e68:	4b06      	ldr	r3, [pc, #24]	@ (8000e84 <HAL_IncTick+0x20>)
 8000e6a:	781b      	ldrb	r3, [r3, #0]
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <HAL_IncTick+0x24>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	4413      	add	r3, r2
 8000e74:	4a04      	ldr	r2, [pc, #16]	@ (8000e88 <HAL_IncTick+0x24>)
 8000e76:	6013      	str	r3, [r2, #0]
}
 8000e78:	bf00      	nop
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr
 8000e82:	bf00      	nop
 8000e84:	20000008 	.word	0x20000008
 8000e88:	200000b4 	.word	0x200000b4

08000e8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000e90:	4b03      	ldr	r3, [pc, #12]	@ (8000ea0 <HAL_GetTick+0x14>)
 8000e92:	681b      	ldr	r3, [r3, #0]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop
 8000ea0:	200000b4 	.word	0x200000b4

08000ea4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b085      	sub	sp, #20
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	f003 0307 	and.w	r3, r3, #7
 8000eb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee4 <__NVIC_SetPriorityGrouping+0x40>)
 8000eb6:	68db      	ldr	r3, [r3, #12]
 8000eb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000eba:	68ba      	ldr	r2, [r7, #8]
 8000ebc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000ecc:	4b06      	ldr	r3, [pc, #24]	@ (8000ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ece:	4313      	orrs	r3, r2
 8000ed0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ed2:	4a04      	ldr	r2, [pc, #16]	@ (8000ee4 <__NVIC_SetPriorityGrouping+0x40>)
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	60d3      	str	r3, [r2, #12]
}
 8000ed8:	bf00      	nop
 8000eda:	3714      	adds	r7, #20
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr
 8000ee4:	e000ed00 	.word	0xe000ed00
 8000ee8:	05fa0000 	.word	0x05fa0000

08000eec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef0:	4b04      	ldr	r3, [pc, #16]	@ (8000f04 <__NVIC_GetPriorityGrouping+0x18>)
 8000ef2:	68db      	ldr	r3, [r3, #12]
 8000ef4:	0a1b      	lsrs	r3, r3, #8
 8000ef6:	f003 0307 	and.w	r3, r3, #7
}
 8000efa:	4618      	mov	r0, r3
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr
 8000f04:	e000ed00 	.word	0xe000ed00

08000f08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	4603      	mov	r3, r0
 8000f10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	db0b      	blt.n	8000f32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	f003 021f 	and.w	r2, r3, #31
 8000f20:	4907      	ldr	r1, [pc, #28]	@ (8000f40 <__NVIC_EnableIRQ+0x38>)
 8000f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f26:	095b      	lsrs	r3, r3, #5
 8000f28:	2001      	movs	r0, #1
 8000f2a:	fa00 f202 	lsl.w	r2, r0, r2
 8000f2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f32:	bf00      	nop
 8000f34:	370c      	adds	r7, #12
 8000f36:	46bd      	mov	sp, r7
 8000f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop
 8000f40:	e000e100 	.word	0xe000e100

08000f44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	6039      	str	r1, [r7, #0]
 8000f4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	db0a      	blt.n	8000f6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	b2da      	uxtb	r2, r3
 8000f5c:	490c      	ldr	r1, [pc, #48]	@ (8000f90 <__NVIC_SetPriority+0x4c>)
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	0112      	lsls	r2, r2, #4
 8000f64:	b2d2      	uxtb	r2, r2
 8000f66:	440b      	add	r3, r1
 8000f68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f6c:	e00a      	b.n	8000f84 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	b2da      	uxtb	r2, r3
 8000f72:	4908      	ldr	r1, [pc, #32]	@ (8000f94 <__NVIC_SetPriority+0x50>)
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	f003 030f 	and.w	r3, r3, #15
 8000f7a:	3b04      	subs	r3, #4
 8000f7c:	0112      	lsls	r2, r2, #4
 8000f7e:	b2d2      	uxtb	r2, r2
 8000f80:	440b      	add	r3, r1
 8000f82:	761a      	strb	r2, [r3, #24]
}
 8000f84:	bf00      	nop
 8000f86:	370c      	adds	r7, #12
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8e:	4770      	bx	lr
 8000f90:	e000e100 	.word	0xe000e100
 8000f94:	e000ed00 	.word	0xe000ed00

08000f98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b089      	sub	sp, #36	@ 0x24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	60f8      	str	r0, [r7, #12]
 8000fa0:	60b9      	str	r1, [r7, #8]
 8000fa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	f003 0307 	and.w	r3, r3, #7
 8000faa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fac:	69fb      	ldr	r3, [r7, #28]
 8000fae:	f1c3 0307 	rsb	r3, r3, #7
 8000fb2:	2b04      	cmp	r3, #4
 8000fb4:	bf28      	it	cs
 8000fb6:	2304      	movcs	r3, #4
 8000fb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	3304      	adds	r3, #4
 8000fbe:	2b06      	cmp	r3, #6
 8000fc0:	d902      	bls.n	8000fc8 <NVIC_EncodePriority+0x30>
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	3b03      	subs	r3, #3
 8000fc6:	e000      	b.n	8000fca <NVIC_EncodePriority+0x32>
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd6:	43da      	mvns	r2, r3
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	401a      	ands	r2, r3
 8000fdc:	697b      	ldr	r3, [r7, #20]
 8000fde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fe0:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8000fea:	43d9      	mvns	r1, r3
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ff0:	4313      	orrs	r3, r2
         );
}
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	3724      	adds	r7, #36	@ 0x24
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
	...

08001000 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3b01      	subs	r3, #1
 800100c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001010:	d301      	bcc.n	8001016 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001012:	2301      	movs	r3, #1
 8001014:	e00f      	b.n	8001036 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001016:	4a0a      	ldr	r2, [pc, #40]	@ (8001040 <SysTick_Config+0x40>)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3b01      	subs	r3, #1
 800101c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800101e:	210f      	movs	r1, #15
 8001020:	f04f 30ff 	mov.w	r0, #4294967295
 8001024:	f7ff ff8e 	bl	8000f44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001028:	4b05      	ldr	r3, [pc, #20]	@ (8001040 <SysTick_Config+0x40>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800102e:	4b04      	ldr	r3, [pc, #16]	@ (8001040 <SysTick_Config+0x40>)
 8001030:	2207      	movs	r2, #7
 8001032:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001034:	2300      	movs	r3, #0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	e000e010 	.word	0xe000e010

08001044 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	b082      	sub	sp, #8
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800104c:	6878      	ldr	r0, [r7, #4]
 800104e:	f7ff ff29 	bl	8000ea4 <__NVIC_SetPriorityGrouping>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800105a:	b580      	push	{r7, lr}
 800105c:	b086      	sub	sp, #24
 800105e:	af00      	add	r7, sp, #0
 8001060:	4603      	mov	r3, r0
 8001062:	60b9      	str	r1, [r7, #8]
 8001064:	607a      	str	r2, [r7, #4]
 8001066:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001068:	2300      	movs	r3, #0
 800106a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800106c:	f7ff ff3e 	bl	8000eec <__NVIC_GetPriorityGrouping>
 8001070:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001072:	687a      	ldr	r2, [r7, #4]
 8001074:	68b9      	ldr	r1, [r7, #8]
 8001076:	6978      	ldr	r0, [r7, #20]
 8001078:	f7ff ff8e 	bl	8000f98 <NVIC_EncodePriority>
 800107c:	4602      	mov	r2, r0
 800107e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001082:	4611      	mov	r1, r2
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff ff5d 	bl	8000f44 <__NVIC_SetPriority>
}
 800108a:	bf00      	nop
 800108c:	3718      	adds	r7, #24
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001092:	b580      	push	{r7, lr}
 8001094:	b082      	sub	sp, #8
 8001096:	af00      	add	r7, sp, #0
 8001098:	4603      	mov	r3, r0
 800109a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800109c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff ff31 	bl	8000f08 <__NVIC_EnableIRQ>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b082      	sub	sp, #8
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f7ff ffa2 	bl	8001000 <SysTick_Config>
 80010bc:	4603      	mov	r3, r0
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3708      	adds	r7, #8
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
	...

080010c8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80010cc:	f3bf 8f5f 	dmb	sy
}
 80010d0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80010d2:	4b07      	ldr	r3, [pc, #28]	@ (80010f0 <HAL_MPU_Disable+0x28>)
 80010d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010d6:	4a06      	ldr	r2, [pc, #24]	@ (80010f0 <HAL_MPU_Disable+0x28>)
 80010d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010dc:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80010de:	4b05      	ldr	r3, [pc, #20]	@ (80010f4 <HAL_MPU_Disable+0x2c>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	605a      	str	r2, [r3, #4]
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	e000ed00 	.word	0xe000ed00
 80010f4:	e000ed90 	.word	0xe000ed90

080010f8 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001100:	4a0b      	ldr	r2, [pc, #44]	@ (8001130 <HAL_MPU_Enable+0x38>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	f043 0301 	orr.w	r3, r3, #1
 8001108:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800110a:	4b0a      	ldr	r3, [pc, #40]	@ (8001134 <HAL_MPU_Enable+0x3c>)
 800110c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800110e:	4a09      	ldr	r2, [pc, #36]	@ (8001134 <HAL_MPU_Enable+0x3c>)
 8001110:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001114:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001116:	f3bf 8f4f 	dsb	sy
}
 800111a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800111c:	f3bf 8f6f 	isb	sy
}
 8001120:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001122:	bf00      	nop
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	e000ed90 	.word	0xe000ed90
 8001134:	e000ed00 	.word	0xe000ed00

08001138 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8001138:	b480      	push	{r7}
 800113a:	b083      	sub	sp, #12
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	785a      	ldrb	r2, [r3, #1]
 8001144:	4b1b      	ldr	r3, [pc, #108]	@ (80011b4 <HAL_MPU_ConfigRegion+0x7c>)
 8001146:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001148:	4b1a      	ldr	r3, [pc, #104]	@ (80011b4 <HAL_MPU_ConfigRegion+0x7c>)
 800114a:	691b      	ldr	r3, [r3, #16]
 800114c:	4a19      	ldr	r2, [pc, #100]	@ (80011b4 <HAL_MPU_ConfigRegion+0x7c>)
 800114e:	f023 0301 	bic.w	r3, r3, #1
 8001152:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001154:	4a17      	ldr	r2, [pc, #92]	@ (80011b4 <HAL_MPU_ConfigRegion+0x7c>)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	7b1b      	ldrb	r3, [r3, #12]
 8001160:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	7adb      	ldrb	r3, [r3, #11]
 8001166:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001168:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	7a9b      	ldrb	r3, [r3, #10]
 800116e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001170:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	7b5b      	ldrb	r3, [r3, #13]
 8001176:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001178:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	7b9b      	ldrb	r3, [r3, #14]
 800117e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001180:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	7bdb      	ldrb	r3, [r3, #15]
 8001186:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001188:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	7a5b      	ldrb	r3, [r3, #9]
 800118e:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001190:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	7a1b      	ldrb	r3, [r3, #8]
 8001196:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001198:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800119a:	687a      	ldr	r2, [r7, #4]
 800119c:	7812      	ldrb	r2, [r2, #0]
 800119e:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80011a0:	4a04      	ldr	r2, [pc, #16]	@ (80011b4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80011a2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80011a4:	6113      	str	r3, [r2, #16]
}
 80011a6:	bf00      	nop
 80011a8:	370c      	adds	r7, #12
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	e000ed90 	.word	0xe000ed90

080011b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b089      	sub	sp, #36	@ 0x24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
 80011c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80011c2:	2300      	movs	r3, #0
 80011c4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80011ca:	2300      	movs	r3, #0
 80011cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80011ce:	2300      	movs	r3, #0
 80011d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80011d2:	2300      	movs	r3, #0
 80011d4:	61fb      	str	r3, [r7, #28]
 80011d6:	e175      	b.n	80014c4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80011d8:	2201      	movs	r2, #1
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	697a      	ldr	r2, [r7, #20]
 80011e8:	4013      	ands	r3, r2
 80011ea:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	429a      	cmp	r2, r3
 80011f2:	f040 8164 	bne.w	80014be <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	f003 0303 	and.w	r3, r3, #3
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d005      	beq.n	800120e <HAL_GPIO_Init+0x56>
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f003 0303 	and.w	r3, r3, #3
 800120a:	2b02      	cmp	r3, #2
 800120c:	d130      	bne.n	8001270 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	689b      	ldr	r3, [r3, #8]
 8001212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	005b      	lsls	r3, r3, #1
 8001218:	2203      	movs	r2, #3
 800121a:	fa02 f303 	lsl.w	r3, r2, r3
 800121e:	43db      	mvns	r3, r3
 8001220:	69ba      	ldr	r2, [r7, #24]
 8001222:	4013      	ands	r3, r2
 8001224:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	68da      	ldr	r2, [r3, #12]
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4313      	orrs	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001244:	2201      	movs	r2, #1
 8001246:	69fb      	ldr	r3, [r7, #28]
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	43db      	mvns	r3, r3
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	4013      	ands	r3, r2
 8001252:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	091b      	lsrs	r3, r3, #4
 800125a:	f003 0201 	and.w	r2, r3, #1
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	fa02 f303 	lsl.w	r3, r2, r3
 8001264:	69ba      	ldr	r2, [r7, #24]
 8001266:	4313      	orrs	r3, r2
 8001268:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	69ba      	ldr	r2, [r7, #24]
 800126e:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f003 0303 	and.w	r3, r3, #3
 8001278:	2b03      	cmp	r3, #3
 800127a:	d017      	beq.n	80012ac <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	2203      	movs	r2, #3
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	43db      	mvns	r3, r3
 800128e:	69ba      	ldr	r2, [r7, #24]
 8001290:	4013      	ands	r3, r2
 8001292:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	689a      	ldr	r2, [r3, #8]
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	fa02 f303 	lsl.w	r3, r2, r3
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	4313      	orrs	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685b      	ldr	r3, [r3, #4]
 80012b0:	f003 0303 	and.w	r3, r3, #3
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	d123      	bne.n	8001300 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	08da      	lsrs	r2, r3, #3
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	3208      	adds	r2, #8
 80012c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	f003 0307 	and.w	r3, r3, #7
 80012cc:	009b      	lsls	r3, r3, #2
 80012ce:	220f      	movs	r2, #15
 80012d0:	fa02 f303 	lsl.w	r3, r2, r3
 80012d4:	43db      	mvns	r3, r3
 80012d6:	69ba      	ldr	r2, [r7, #24]
 80012d8:	4013      	ands	r3, r2
 80012da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80012dc:	683b      	ldr	r3, [r7, #0]
 80012de:	691a      	ldr	r2, [r3, #16]
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	f003 0307 	and.w	r3, r3, #7
 80012e6:	009b      	lsls	r3, r3, #2
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	69ba      	ldr	r2, [r7, #24]
 80012ee:	4313      	orrs	r3, r2
 80012f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80012f2:	69fb      	ldr	r3, [r7, #28]
 80012f4:	08da      	lsrs	r2, r3, #3
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	3208      	adds	r2, #8
 80012fa:	69b9      	ldr	r1, [r7, #24]
 80012fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001306:	69fb      	ldr	r3, [r7, #28]
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	2203      	movs	r2, #3
 800130c:	fa02 f303 	lsl.w	r3, r2, r3
 8001310:	43db      	mvns	r3, r3
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	4013      	ands	r3, r2
 8001316:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f003 0203 	and.w	r2, r3, #3
 8001320:	69fb      	ldr	r3, [r7, #28]
 8001322:	005b      	lsls	r3, r3, #1
 8001324:	fa02 f303 	lsl.w	r3, r2, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4313      	orrs	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	685b      	ldr	r3, [r3, #4]
 8001338:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800133c:	2b00      	cmp	r3, #0
 800133e:	f000 80be 	beq.w	80014be <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001342:	4b66      	ldr	r3, [pc, #408]	@ (80014dc <HAL_GPIO_Init+0x324>)
 8001344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001346:	4a65      	ldr	r2, [pc, #404]	@ (80014dc <HAL_GPIO_Init+0x324>)
 8001348:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800134c:	6453      	str	r3, [r2, #68]	@ 0x44
 800134e:	4b63      	ldr	r3, [pc, #396]	@ (80014dc <HAL_GPIO_Init+0x324>)
 8001350:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001352:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001356:	60fb      	str	r3, [r7, #12]
 8001358:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800135a:	4a61      	ldr	r2, [pc, #388]	@ (80014e0 <HAL_GPIO_Init+0x328>)
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	089b      	lsrs	r3, r3, #2
 8001360:	3302      	adds	r3, #2
 8001362:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001366:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001368:	69fb      	ldr	r3, [r7, #28]
 800136a:	f003 0303 	and.w	r3, r3, #3
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	220f      	movs	r2, #15
 8001372:	fa02 f303 	lsl.w	r3, r2, r3
 8001376:	43db      	mvns	r3, r3
 8001378:	69ba      	ldr	r2, [r7, #24]
 800137a:	4013      	ands	r3, r2
 800137c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	4a58      	ldr	r2, [pc, #352]	@ (80014e4 <HAL_GPIO_Init+0x32c>)
 8001382:	4293      	cmp	r3, r2
 8001384:	d037      	beq.n	80013f6 <HAL_GPIO_Init+0x23e>
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a57      	ldr	r2, [pc, #348]	@ (80014e8 <HAL_GPIO_Init+0x330>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d031      	beq.n	80013f2 <HAL_GPIO_Init+0x23a>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a56      	ldr	r2, [pc, #344]	@ (80014ec <HAL_GPIO_Init+0x334>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d02b      	beq.n	80013ee <HAL_GPIO_Init+0x236>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a55      	ldr	r2, [pc, #340]	@ (80014f0 <HAL_GPIO_Init+0x338>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d025      	beq.n	80013ea <HAL_GPIO_Init+0x232>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a54      	ldr	r2, [pc, #336]	@ (80014f4 <HAL_GPIO_Init+0x33c>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d01f      	beq.n	80013e6 <HAL_GPIO_Init+0x22e>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4a53      	ldr	r2, [pc, #332]	@ (80014f8 <HAL_GPIO_Init+0x340>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d019      	beq.n	80013e2 <HAL_GPIO_Init+0x22a>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a52      	ldr	r2, [pc, #328]	@ (80014fc <HAL_GPIO_Init+0x344>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d013      	beq.n	80013de <HAL_GPIO_Init+0x226>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a51      	ldr	r2, [pc, #324]	@ (8001500 <HAL_GPIO_Init+0x348>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d00d      	beq.n	80013da <HAL_GPIO_Init+0x222>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a50      	ldr	r2, [pc, #320]	@ (8001504 <HAL_GPIO_Init+0x34c>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d007      	beq.n	80013d6 <HAL_GPIO_Init+0x21e>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a4f      	ldr	r2, [pc, #316]	@ (8001508 <HAL_GPIO_Init+0x350>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d101      	bne.n	80013d2 <HAL_GPIO_Init+0x21a>
 80013ce:	2309      	movs	r3, #9
 80013d0:	e012      	b.n	80013f8 <HAL_GPIO_Init+0x240>
 80013d2:	230a      	movs	r3, #10
 80013d4:	e010      	b.n	80013f8 <HAL_GPIO_Init+0x240>
 80013d6:	2308      	movs	r3, #8
 80013d8:	e00e      	b.n	80013f8 <HAL_GPIO_Init+0x240>
 80013da:	2307      	movs	r3, #7
 80013dc:	e00c      	b.n	80013f8 <HAL_GPIO_Init+0x240>
 80013de:	2306      	movs	r3, #6
 80013e0:	e00a      	b.n	80013f8 <HAL_GPIO_Init+0x240>
 80013e2:	2305      	movs	r3, #5
 80013e4:	e008      	b.n	80013f8 <HAL_GPIO_Init+0x240>
 80013e6:	2304      	movs	r3, #4
 80013e8:	e006      	b.n	80013f8 <HAL_GPIO_Init+0x240>
 80013ea:	2303      	movs	r3, #3
 80013ec:	e004      	b.n	80013f8 <HAL_GPIO_Init+0x240>
 80013ee:	2302      	movs	r3, #2
 80013f0:	e002      	b.n	80013f8 <HAL_GPIO_Init+0x240>
 80013f2:	2301      	movs	r3, #1
 80013f4:	e000      	b.n	80013f8 <HAL_GPIO_Init+0x240>
 80013f6:	2300      	movs	r3, #0
 80013f8:	69fa      	ldr	r2, [r7, #28]
 80013fa:	f002 0203 	and.w	r2, r2, #3
 80013fe:	0092      	lsls	r2, r2, #2
 8001400:	4093      	lsls	r3, r2
 8001402:	69ba      	ldr	r2, [r7, #24]
 8001404:	4313      	orrs	r3, r2
 8001406:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001408:	4935      	ldr	r1, [pc, #212]	@ (80014e0 <HAL_GPIO_Init+0x328>)
 800140a:	69fb      	ldr	r3, [r7, #28]
 800140c:	089b      	lsrs	r3, r3, #2
 800140e:	3302      	adds	r3, #2
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001416:	4b3d      	ldr	r3, [pc, #244]	@ (800150c <HAL_GPIO_Init+0x354>)
 8001418:	689b      	ldr	r3, [r3, #8]
 800141a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	43db      	mvns	r3, r3
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	4013      	ands	r3, r2
 8001424:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800142e:	2b00      	cmp	r3, #0
 8001430:	d003      	beq.n	800143a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	693b      	ldr	r3, [r7, #16]
 8001436:	4313      	orrs	r3, r2
 8001438:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800143a:	4a34      	ldr	r2, [pc, #208]	@ (800150c <HAL_GPIO_Init+0x354>)
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001440:	4b32      	ldr	r3, [pc, #200]	@ (800150c <HAL_GPIO_Init+0x354>)
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001446:	693b      	ldr	r3, [r7, #16]
 8001448:	43db      	mvns	r3, r3
 800144a:	69ba      	ldr	r2, [r7, #24]
 800144c:	4013      	ands	r3, r2
 800144e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001458:	2b00      	cmp	r3, #0
 800145a:	d003      	beq.n	8001464 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	693b      	ldr	r3, [r7, #16]
 8001460:	4313      	orrs	r3, r2
 8001462:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001464:	4a29      	ldr	r2, [pc, #164]	@ (800150c <HAL_GPIO_Init+0x354>)
 8001466:	69bb      	ldr	r3, [r7, #24]
 8001468:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800146a:	4b28      	ldr	r3, [pc, #160]	@ (800150c <HAL_GPIO_Init+0x354>)
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001470:	693b      	ldr	r3, [r7, #16]
 8001472:	43db      	mvns	r3, r3
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	4013      	ands	r3, r2
 8001478:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d003      	beq.n	800148e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	4313      	orrs	r3, r2
 800148c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800148e:	4a1f      	ldr	r2, [pc, #124]	@ (800150c <HAL_GPIO_Init+0x354>)
 8001490:	69bb      	ldr	r3, [r7, #24]
 8001492:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001494:	4b1d      	ldr	r3, [pc, #116]	@ (800150c <HAL_GPIO_Init+0x354>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	43db      	mvns	r3, r3
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	4013      	ands	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80014a4:	683b      	ldr	r3, [r7, #0]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d003      	beq.n	80014b8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80014b0:	69ba      	ldr	r2, [r7, #24]
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014b8:	4a14      	ldr	r2, [pc, #80]	@ (800150c <HAL_GPIO_Init+0x354>)
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80014be:	69fb      	ldr	r3, [r7, #28]
 80014c0:	3301      	adds	r3, #1
 80014c2:	61fb      	str	r3, [r7, #28]
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	2b0f      	cmp	r3, #15
 80014c8:	f67f ae86 	bls.w	80011d8 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80014cc:	bf00      	nop
 80014ce:	bf00      	nop
 80014d0:	3724      	adds	r7, #36	@ 0x24
 80014d2:	46bd      	mov	sp, r7
 80014d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d8:	4770      	bx	lr
 80014da:	bf00      	nop
 80014dc:	40023800 	.word	0x40023800
 80014e0:	40013800 	.word	0x40013800
 80014e4:	40020000 	.word	0x40020000
 80014e8:	40020400 	.word	0x40020400
 80014ec:	40020800 	.word	0x40020800
 80014f0:	40020c00 	.word	0x40020c00
 80014f4:	40021000 	.word	0x40021000
 80014f8:	40021400 	.word	0x40021400
 80014fc:	40021800 	.word	0x40021800
 8001500:	40021c00 	.word	0x40021c00
 8001504:	40022000 	.word	0x40022000
 8001508:	40022400 	.word	0x40022400
 800150c:	40013c00 	.word	0x40013c00

08001510 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b082      	sub	sp, #8
 8001514:	af00      	add	r7, sp, #0
 8001516:	4603      	mov	r3, r0
 8001518:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800151a:	4b08      	ldr	r3, [pc, #32]	@ (800153c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800151c:	695a      	ldr	r2, [r3, #20]
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	4013      	ands	r3, r2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d006      	beq.n	8001534 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001526:	4a05      	ldr	r2, [pc, #20]	@ (800153c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001528:	88fb      	ldrh	r3, [r7, #6]
 800152a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800152c:	88fb      	ldrh	r3, [r7, #6]
 800152e:	4618      	mov	r0, r3
 8001530:	f000 f806 	bl	8001540 <HAL_GPIO_EXTI_Callback>
  }
}
 8001534:	bf00      	nop
 8001536:	3708      	adds	r7, #8
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40013c00 	.word	0x40013c00

08001540 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800154a:	bf00      	nop
 800154c:	370c      	adds	r7, #12
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
	...

08001558 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b086      	sub	sp, #24
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8001560:	2300      	movs	r3, #0
 8001562:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d101      	bne.n	800156e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e291      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0301 	and.w	r3, r3, #1
 8001576:	2b00      	cmp	r3, #0
 8001578:	f000 8087 	beq.w	800168a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800157c:	4b96      	ldr	r3, [pc, #600]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	f003 030c 	and.w	r3, r3, #12
 8001584:	2b04      	cmp	r3, #4
 8001586:	d00c      	beq.n	80015a2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001588:	4b93      	ldr	r3, [pc, #588]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f003 030c 	and.w	r3, r3, #12
 8001590:	2b08      	cmp	r3, #8
 8001592:	d112      	bne.n	80015ba <HAL_RCC_OscConfig+0x62>
 8001594:	4b90      	ldr	r3, [pc, #576]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800159c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80015a0:	d10b      	bne.n	80015ba <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a2:	4b8d      	ldr	r3, [pc, #564]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d06c      	beq.n	8001688 <HAL_RCC_OscConfig+0x130>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d168      	bne.n	8001688 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e26b      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015c2:	d106      	bne.n	80015d2 <HAL_RCC_OscConfig+0x7a>
 80015c4:	4b84      	ldr	r3, [pc, #528]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a83      	ldr	r2, [pc, #524]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80015ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015ce:	6013      	str	r3, [r2, #0]
 80015d0:	e02e      	b.n	8001630 <HAL_RCC_OscConfig+0xd8>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	685b      	ldr	r3, [r3, #4]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d10c      	bne.n	80015f4 <HAL_RCC_OscConfig+0x9c>
 80015da:	4b7f      	ldr	r3, [pc, #508]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4a7e      	ldr	r2, [pc, #504]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80015e0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015e4:	6013      	str	r3, [r2, #0]
 80015e6:	4b7c      	ldr	r3, [pc, #496]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	4a7b      	ldr	r2, [pc, #492]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80015ec:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015f0:	6013      	str	r3, [r2, #0]
 80015f2:	e01d      	b.n	8001630 <HAL_RCC_OscConfig+0xd8>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80015fc:	d10c      	bne.n	8001618 <HAL_RCC_OscConfig+0xc0>
 80015fe:	4b76      	ldr	r3, [pc, #472]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	4a75      	ldr	r2, [pc, #468]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001604:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001608:	6013      	str	r3, [r2, #0]
 800160a:	4b73      	ldr	r3, [pc, #460]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	4a72      	ldr	r2, [pc, #456]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001610:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001614:	6013      	str	r3, [r2, #0]
 8001616:	e00b      	b.n	8001630 <HAL_RCC_OscConfig+0xd8>
 8001618:	4b6f      	ldr	r3, [pc, #444]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4a6e      	ldr	r2, [pc, #440]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 800161e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001622:	6013      	str	r3, [r2, #0]
 8001624:	4b6c      	ldr	r3, [pc, #432]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	4a6b      	ldr	r2, [pc, #428]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 800162a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800162e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d013      	beq.n	8001660 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001638:	f7ff fc28 	bl	8000e8c <HAL_GetTick>
 800163c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800163e:	e008      	b.n	8001652 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001640:	f7ff fc24 	bl	8000e8c <HAL_GetTick>
 8001644:	4602      	mov	r2, r0
 8001646:	693b      	ldr	r3, [r7, #16]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b64      	cmp	r3, #100	@ 0x64
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e21f      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001652:	4b61      	ldr	r3, [pc, #388]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d0f0      	beq.n	8001640 <HAL_RCC_OscConfig+0xe8>
 800165e:	e014      	b.n	800168a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001660:	f7ff fc14 	bl	8000e8c <HAL_GetTick>
 8001664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001666:	e008      	b.n	800167a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001668:	f7ff fc10 	bl	8000e8c <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	2b64      	cmp	r3, #100	@ 0x64
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e20b      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800167a:	4b57      	ldr	r3, [pc, #348]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1f0      	bne.n	8001668 <HAL_RCC_OscConfig+0x110>
 8001686:	e000      	b.n	800168a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001688:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f003 0302 	and.w	r3, r3, #2
 8001692:	2b00      	cmp	r3, #0
 8001694:	d069      	beq.n	800176a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001696:	4b50      	ldr	r3, [pc, #320]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001698:	689b      	ldr	r3, [r3, #8]
 800169a:	f003 030c 	and.w	r3, r3, #12
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d00b      	beq.n	80016ba <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016a2:	4b4d      	ldr	r3, [pc, #308]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 030c 	and.w	r3, r3, #12
 80016aa:	2b08      	cmp	r3, #8
 80016ac:	d11c      	bne.n	80016e8 <HAL_RCC_OscConfig+0x190>
 80016ae:	4b4a      	ldr	r3, [pc, #296]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d116      	bne.n	80016e8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016ba:	4b47      	ldr	r3, [pc, #284]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 0302 	and.w	r3, r3, #2
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d005      	beq.n	80016d2 <HAL_RCC_OscConfig+0x17a>
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	68db      	ldr	r3, [r3, #12]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d001      	beq.n	80016d2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e1df      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016d2:	4b41      	ldr	r3, [pc, #260]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	691b      	ldr	r3, [r3, #16]
 80016de:	00db      	lsls	r3, r3, #3
 80016e0:	493d      	ldr	r1, [pc, #244]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016e6:	e040      	b.n	800176a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	68db      	ldr	r3, [r3, #12]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d023      	beq.n	8001738 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016f0:	4b39      	ldr	r3, [pc, #228]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4a38      	ldr	r2, [pc, #224]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80016f6:	f043 0301 	orr.w	r3, r3, #1
 80016fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016fc:	f7ff fbc6 	bl	8000e8c <HAL_GetTick>
 8001700:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001702:	e008      	b.n	8001716 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001704:	f7ff fbc2 	bl	8000e8c <HAL_GetTick>
 8001708:	4602      	mov	r2, r0
 800170a:	693b      	ldr	r3, [r7, #16]
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	2b02      	cmp	r3, #2
 8001710:	d901      	bls.n	8001716 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001712:	2303      	movs	r3, #3
 8001714:	e1bd      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001716:	4b30      	ldr	r3, [pc, #192]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	2b00      	cmp	r3, #0
 8001720:	d0f0      	beq.n	8001704 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001722:	4b2d      	ldr	r3, [pc, #180]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	691b      	ldr	r3, [r3, #16]
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	4929      	ldr	r1, [pc, #164]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001732:	4313      	orrs	r3, r2
 8001734:	600b      	str	r3, [r1, #0]
 8001736:	e018      	b.n	800176a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001738:	4b27      	ldr	r3, [pc, #156]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a26      	ldr	r2, [pc, #152]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 800173e:	f023 0301 	bic.w	r3, r3, #1
 8001742:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001744:	f7ff fba2 	bl	8000e8c <HAL_GetTick>
 8001748:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800174a:	e008      	b.n	800175e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800174c:	f7ff fb9e 	bl	8000e8c <HAL_GetTick>
 8001750:	4602      	mov	r2, r0
 8001752:	693b      	ldr	r3, [r7, #16]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	2b02      	cmp	r3, #2
 8001758:	d901      	bls.n	800175e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800175a:	2303      	movs	r3, #3
 800175c:	e199      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800175e:	4b1e      	ldr	r3, [pc, #120]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0302 	and.w	r3, r3, #2
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1f0      	bne.n	800174c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 0308 	and.w	r3, r3, #8
 8001772:	2b00      	cmp	r3, #0
 8001774:	d038      	beq.n	80017e8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	695b      	ldr	r3, [r3, #20]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d019      	beq.n	80017b2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800177e:	4b16      	ldr	r3, [pc, #88]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001780:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001782:	4a15      	ldr	r2, [pc, #84]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800178a:	f7ff fb7f 	bl	8000e8c <HAL_GetTick>
 800178e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001790:	e008      	b.n	80017a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001792:	f7ff fb7b 	bl	8000e8c <HAL_GetTick>
 8001796:	4602      	mov	r2, r0
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d901      	bls.n	80017a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e176      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017a4:	4b0c      	ldr	r3, [pc, #48]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80017a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d0f0      	beq.n	8001792 <HAL_RCC_OscConfig+0x23a>
 80017b0:	e01a      	b.n	80017e8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017b2:	4b09      	ldr	r3, [pc, #36]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80017b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017b6:	4a08      	ldr	r2, [pc, #32]	@ (80017d8 <HAL_RCC_OscConfig+0x280>)
 80017b8:	f023 0301 	bic.w	r3, r3, #1
 80017bc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017be:	f7ff fb65 	bl	8000e8c <HAL_GetTick>
 80017c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017c4:	e00a      	b.n	80017dc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80017c6:	f7ff fb61 	bl	8000e8c <HAL_GetTick>
 80017ca:	4602      	mov	r2, r0
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d903      	bls.n	80017dc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80017d4:	2303      	movs	r3, #3
 80017d6:	e15c      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
 80017d8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017dc:	4b91      	ldr	r3, [pc, #580]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80017de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d1ee      	bne.n	80017c6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 0304 	and.w	r3, r3, #4
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	f000 80a4 	beq.w	800193e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017f6:	4b8b      	ldr	r3, [pc, #556]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80017f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d10d      	bne.n	800181e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001802:	4b88      	ldr	r3, [pc, #544]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001806:	4a87      	ldr	r2, [pc, #540]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001808:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800180c:	6413      	str	r3, [r2, #64]	@ 0x40
 800180e:	4b85      	ldr	r3, [pc, #532]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001812:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001816:	60bb      	str	r3, [r7, #8]
 8001818:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800181a:	2301      	movs	r3, #1
 800181c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800181e:	4b82      	ldr	r3, [pc, #520]	@ (8001a28 <HAL_RCC_OscConfig+0x4d0>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001826:	2b00      	cmp	r3, #0
 8001828:	d118      	bne.n	800185c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800182a:	4b7f      	ldr	r3, [pc, #508]	@ (8001a28 <HAL_RCC_OscConfig+0x4d0>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a7e      	ldr	r2, [pc, #504]	@ (8001a28 <HAL_RCC_OscConfig+0x4d0>)
 8001830:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001834:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001836:	f7ff fb29 	bl	8000e8c <HAL_GetTick>
 800183a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800183c:	e008      	b.n	8001850 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800183e:	f7ff fb25 	bl	8000e8c <HAL_GetTick>
 8001842:	4602      	mov	r2, r0
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	2b64      	cmp	r3, #100	@ 0x64
 800184a:	d901      	bls.n	8001850 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800184c:	2303      	movs	r3, #3
 800184e:	e120      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001850:	4b75      	ldr	r3, [pc, #468]	@ (8001a28 <HAL_RCC_OscConfig+0x4d0>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001858:	2b00      	cmp	r3, #0
 800185a:	d0f0      	beq.n	800183e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	2b01      	cmp	r3, #1
 8001862:	d106      	bne.n	8001872 <HAL_RCC_OscConfig+0x31a>
 8001864:	4b6f      	ldr	r3, [pc, #444]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001868:	4a6e      	ldr	r2, [pc, #440]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 800186a:	f043 0301 	orr.w	r3, r3, #1
 800186e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001870:	e02d      	b.n	80018ce <HAL_RCC_OscConfig+0x376>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	689b      	ldr	r3, [r3, #8]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d10c      	bne.n	8001894 <HAL_RCC_OscConfig+0x33c>
 800187a:	4b6a      	ldr	r3, [pc, #424]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 800187c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800187e:	4a69      	ldr	r2, [pc, #420]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001880:	f023 0301 	bic.w	r3, r3, #1
 8001884:	6713      	str	r3, [r2, #112]	@ 0x70
 8001886:	4b67      	ldr	r3, [pc, #412]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800188a:	4a66      	ldr	r2, [pc, #408]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 800188c:	f023 0304 	bic.w	r3, r3, #4
 8001890:	6713      	str	r3, [r2, #112]	@ 0x70
 8001892:	e01c      	b.n	80018ce <HAL_RCC_OscConfig+0x376>
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	2b05      	cmp	r3, #5
 800189a:	d10c      	bne.n	80018b6 <HAL_RCC_OscConfig+0x35e>
 800189c:	4b61      	ldr	r3, [pc, #388]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 800189e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018a0:	4a60      	ldr	r2, [pc, #384]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80018a2:	f043 0304 	orr.w	r3, r3, #4
 80018a6:	6713      	str	r3, [r2, #112]	@ 0x70
 80018a8:	4b5e      	ldr	r3, [pc, #376]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80018aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ac:	4a5d      	ldr	r2, [pc, #372]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80018ae:	f043 0301 	orr.w	r3, r3, #1
 80018b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80018b4:	e00b      	b.n	80018ce <HAL_RCC_OscConfig+0x376>
 80018b6:	4b5b      	ldr	r3, [pc, #364]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80018b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ba:	4a5a      	ldr	r2, [pc, #360]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80018bc:	f023 0301 	bic.w	r3, r3, #1
 80018c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80018c2:	4b58      	ldr	r3, [pc, #352]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80018c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018c6:	4a57      	ldr	r2, [pc, #348]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80018c8:	f023 0304 	bic.w	r3, r3, #4
 80018cc:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	689b      	ldr	r3, [r3, #8]
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d015      	beq.n	8001902 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018d6:	f7ff fad9 	bl	8000e8c <HAL_GetTick>
 80018da:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018dc:	e00a      	b.n	80018f4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018de:	f7ff fad5 	bl	8000e8c <HAL_GetTick>
 80018e2:	4602      	mov	r2, r0
 80018e4:	693b      	ldr	r3, [r7, #16]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018ec:	4293      	cmp	r3, r2
 80018ee:	d901      	bls.n	80018f4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80018f0:	2303      	movs	r3, #3
 80018f2:	e0ce      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018f4:	4b4b      	ldr	r3, [pc, #300]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80018f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018f8:	f003 0302 	and.w	r3, r3, #2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d0ee      	beq.n	80018de <HAL_RCC_OscConfig+0x386>
 8001900:	e014      	b.n	800192c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001902:	f7ff fac3 	bl	8000e8c <HAL_GetTick>
 8001906:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001908:	e00a      	b.n	8001920 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800190a:	f7ff fabf 	bl	8000e8c <HAL_GetTick>
 800190e:	4602      	mov	r2, r0
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001918:	4293      	cmp	r3, r2
 800191a:	d901      	bls.n	8001920 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800191c:	2303      	movs	r3, #3
 800191e:	e0b8      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001920:	4b40      	ldr	r3, [pc, #256]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001922:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001924:	f003 0302 	and.w	r3, r3, #2
 8001928:	2b00      	cmp	r3, #0
 800192a:	d1ee      	bne.n	800190a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800192c:	7dfb      	ldrb	r3, [r7, #23]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d105      	bne.n	800193e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001932:	4b3c      	ldr	r3, [pc, #240]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001936:	4a3b      	ldr	r2, [pc, #236]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001938:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800193c:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	699b      	ldr	r3, [r3, #24]
 8001942:	2b00      	cmp	r3, #0
 8001944:	f000 80a4 	beq.w	8001a90 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001948:	4b36      	ldr	r3, [pc, #216]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f003 030c 	and.w	r3, r3, #12
 8001950:	2b08      	cmp	r3, #8
 8001952:	d06b      	beq.n	8001a2c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	699b      	ldr	r3, [r3, #24]
 8001958:	2b02      	cmp	r3, #2
 800195a:	d149      	bne.n	80019f0 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800195c:	4b31      	ldr	r3, [pc, #196]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a30      	ldr	r2, [pc, #192]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001962:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001966:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001968:	f7ff fa90 	bl	8000e8c <HAL_GetTick>
 800196c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800196e:	e008      	b.n	8001982 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001970:	f7ff fa8c 	bl	8000e8c <HAL_GetTick>
 8001974:	4602      	mov	r2, r0
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	2b02      	cmp	r3, #2
 800197c:	d901      	bls.n	8001982 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800197e:	2303      	movs	r3, #3
 8001980:	e087      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001982:	4b28      	ldr	r3, [pc, #160]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d1f0      	bne.n	8001970 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	69da      	ldr	r2, [r3, #28]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	6a1b      	ldr	r3, [r3, #32]
 8001996:	431a      	orrs	r2, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800199c:	019b      	lsls	r3, r3, #6
 800199e:	431a      	orrs	r2, r3
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a4:	085b      	lsrs	r3, r3, #1
 80019a6:	3b01      	subs	r3, #1
 80019a8:	041b      	lsls	r3, r3, #16
 80019aa:	431a      	orrs	r2, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b0:	061b      	lsls	r3, r3, #24
 80019b2:	4313      	orrs	r3, r2
 80019b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80019b6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80019ba:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019bc:	4b19      	ldr	r3, [pc, #100]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	4a18      	ldr	r2, [pc, #96]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80019c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80019c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c8:	f7ff fa60 	bl	8000e8c <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019d0:	f7ff fa5c 	bl	8000e8c <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e057      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019e2:	4b10      	ldr	r3, [pc, #64]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d0f0      	beq.n	80019d0 <HAL_RCC_OscConfig+0x478>
 80019ee:	e04f      	b.n	8001a90 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a0b      	ldr	r2, [pc, #44]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 80019f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80019fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019fc:	f7ff fa46 	bl	8000e8c <HAL_GetTick>
 8001a00:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a02:	e008      	b.n	8001a16 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a04:	f7ff fa42 	bl	8000e8c <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e03d      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a16:	4b03      	ldr	r3, [pc, #12]	@ (8001a24 <HAL_RCC_OscConfig+0x4cc>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1f0      	bne.n	8001a04 <HAL_RCC_OscConfig+0x4ac>
 8001a22:	e035      	b.n	8001a90 <HAL_RCC_OscConfig+0x538>
 8001a24:	40023800 	.word	0x40023800
 8001a28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8001a2c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a9c <HAL_RCC_OscConfig+0x544>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	699b      	ldr	r3, [r3, #24]
 8001a36:	2b01      	cmp	r3, #1
 8001a38:	d028      	beq.n	8001a8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d121      	bne.n	8001a8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d11a      	bne.n	8001a8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a62:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a64:	4293      	cmp	r3, r2
 8001a66:	d111      	bne.n	8001a8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a72:	085b      	lsrs	r3, r3, #1
 8001a74:	3b01      	subs	r3, #1
 8001a76:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d107      	bne.n	8001a8c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a86:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d001      	beq.n	8001a90 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e000      	b.n	8001a92 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8001a90:	2300      	movs	r3, #0
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	3718      	adds	r7, #24
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40023800 	.word	0x40023800

08001aa0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
 8001aa8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d101      	bne.n	8001ab8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e0d0      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ab8:	4b6a      	ldr	r3, [pc, #424]	@ (8001c64 <HAL_RCC_ClockConfig+0x1c4>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 030f 	and.w	r3, r3, #15
 8001ac0:	683a      	ldr	r2, [r7, #0]
 8001ac2:	429a      	cmp	r2, r3
 8001ac4:	d910      	bls.n	8001ae8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ac6:	4b67      	ldr	r3, [pc, #412]	@ (8001c64 <HAL_RCC_ClockConfig+0x1c4>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f023 020f 	bic.w	r2, r3, #15
 8001ace:	4965      	ldr	r1, [pc, #404]	@ (8001c64 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ad6:	4b63      	ldr	r3, [pc, #396]	@ (8001c64 <HAL_RCC_ClockConfig+0x1c4>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 030f 	and.w	r3, r3, #15
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d001      	beq.n	8001ae8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0b8      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0302 	and.w	r3, r3, #2
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d020      	beq.n	8001b36 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0304 	and.w	r3, r3, #4
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d005      	beq.n	8001b0c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b00:	4b59      	ldr	r3, [pc, #356]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	4a58      	ldr	r2, [pc, #352]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b06:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001b0a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0308 	and.w	r3, r3, #8
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d005      	beq.n	8001b24 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b18:	4b53      	ldr	r3, [pc, #332]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	4a52      	ldr	r2, [pc, #328]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b1e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001b22:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b24:	4b50      	ldr	r3, [pc, #320]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	494d      	ldr	r1, [pc, #308]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d040      	beq.n	8001bc4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d107      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b4a:	4b47      	ldr	r3, [pc, #284]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d115      	bne.n	8001b82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e07f      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d107      	bne.n	8001b72 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b62:	4b41      	ldr	r3, [pc, #260]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d109      	bne.n	8001b82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e073      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b72:	4b3d      	ldr	r3, [pc, #244]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d101      	bne.n	8001b82 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e06b      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b82:	4b39      	ldr	r3, [pc, #228]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f023 0203 	bic.w	r2, r3, #3
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	4936      	ldr	r1, [pc, #216]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001b90:	4313      	orrs	r3, r2
 8001b92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b94:	f7ff f97a 	bl	8000e8c <HAL_GetTick>
 8001b98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b9a:	e00a      	b.n	8001bb2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b9c:	f7ff f976 	bl	8000e8c <HAL_GetTick>
 8001ba0:	4602      	mov	r2, r0
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	1ad3      	subs	r3, r2, r3
 8001ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d901      	bls.n	8001bb2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8001bae:	2303      	movs	r3, #3
 8001bb0:	e053      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bb2:	4b2d      	ldr	r3, [pc, #180]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	f003 020c 	and.w	r2, r3, #12
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d1eb      	bne.n	8001b9c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001bc4:	4b27      	ldr	r3, [pc, #156]	@ (8001c64 <HAL_RCC_ClockConfig+0x1c4>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 030f 	and.w	r3, r3, #15
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d210      	bcs.n	8001bf4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bd2:	4b24      	ldr	r3, [pc, #144]	@ (8001c64 <HAL_RCC_ClockConfig+0x1c4>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f023 020f 	bic.w	r2, r3, #15
 8001bda:	4922      	ldr	r1, [pc, #136]	@ (8001c64 <HAL_RCC_ClockConfig+0x1c4>)
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be2:	4b20      	ldr	r3, [pc, #128]	@ (8001c64 <HAL_RCC_ClockConfig+0x1c4>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 030f 	and.w	r3, r3, #15
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d001      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e032      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d008      	beq.n	8001c12 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c00:	4b19      	ldr	r3, [pc, #100]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	4916      	ldr	r1, [pc, #88]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d009      	beq.n	8001c32 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001c1e:	4b12      	ldr	r3, [pc, #72]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	490e      	ldr	r1, [pc, #56]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001c32:	f000 f821 	bl	8001c78 <HAL_RCC_GetSysClockFreq>
 8001c36:	4602      	mov	r2, r0
 8001c38:	4b0b      	ldr	r3, [pc, #44]	@ (8001c68 <HAL_RCC_ClockConfig+0x1c8>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	091b      	lsrs	r3, r3, #4
 8001c3e:	f003 030f 	and.w	r3, r3, #15
 8001c42:	490a      	ldr	r1, [pc, #40]	@ (8001c6c <HAL_RCC_ClockConfig+0x1cc>)
 8001c44:	5ccb      	ldrb	r3, [r1, r3]
 8001c46:	fa22 f303 	lsr.w	r3, r2, r3
 8001c4a:	4a09      	ldr	r2, [pc, #36]	@ (8001c70 <HAL_RCC_ClockConfig+0x1d0>)
 8001c4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001c4e:	4b09      	ldr	r3, [pc, #36]	@ (8001c74 <HAL_RCC_ClockConfig+0x1d4>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff f8d6 	bl	8000e04 <HAL_InitTick>

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40023c00 	.word	0x40023c00
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	08003180 	.word	0x08003180
 8001c70:	20000000 	.word	0x20000000
 8001c74:	20000004 	.word	0x20000004

08001c78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c7c:	b090      	sub	sp, #64	@ 0x40
 8001c7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001c80:	2300      	movs	r3, #0
 8001c82:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c84:	2300      	movs	r3, #0
 8001c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c88:	2300      	movs	r3, #0
 8001c8a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c90:	4b59      	ldr	r3, [pc, #356]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	f003 030c 	and.w	r3, r3, #12
 8001c98:	2b08      	cmp	r3, #8
 8001c9a:	d00d      	beq.n	8001cb8 <HAL_RCC_GetSysClockFreq+0x40>
 8001c9c:	2b08      	cmp	r3, #8
 8001c9e:	f200 80a1 	bhi.w	8001de4 <HAL_RCC_GetSysClockFreq+0x16c>
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d002      	beq.n	8001cac <HAL_RCC_GetSysClockFreq+0x34>
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	d003      	beq.n	8001cb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001caa:	e09b      	b.n	8001de4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cac:	4b53      	ldr	r3, [pc, #332]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x184>)
 8001cae:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cb0:	e09b      	b.n	8001dea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cb2:	4b53      	ldr	r3, [pc, #332]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0x188>)
 8001cb4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cb6:	e098      	b.n	8001dea <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cb8:	4b4f      	ldr	r3, [pc, #316]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001cc0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001cc2:	4b4d      	ldr	r3, [pc, #308]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d028      	beq.n	8001d20 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cce:	4b4a      	ldr	r3, [pc, #296]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	099b      	lsrs	r3, r3, #6
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	623b      	str	r3, [r7, #32]
 8001cd8:	627a      	str	r2, [r7, #36]	@ 0x24
 8001cda:	6a3b      	ldr	r3, [r7, #32]
 8001cdc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001ce0:	2100      	movs	r1, #0
 8001ce2:	4b47      	ldr	r3, [pc, #284]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0x188>)
 8001ce4:	fb03 f201 	mul.w	r2, r3, r1
 8001ce8:	2300      	movs	r3, #0
 8001cea:	fb00 f303 	mul.w	r3, r0, r3
 8001cee:	4413      	add	r3, r2
 8001cf0:	4a43      	ldr	r2, [pc, #268]	@ (8001e00 <HAL_RCC_GetSysClockFreq+0x188>)
 8001cf2:	fba0 1202 	umull	r1, r2, r0, r2
 8001cf6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001cf8:	460a      	mov	r2, r1
 8001cfa:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001cfc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001cfe:	4413      	add	r3, r2
 8001d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d04:	2200      	movs	r2, #0
 8001d06:	61bb      	str	r3, [r7, #24]
 8001d08:	61fa      	str	r2, [r7, #28]
 8001d0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d0e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001d12:	f7fe fa9f 	bl	8000254 <__aeabi_uldivmod>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4613      	mov	r3, r2
 8001d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001d1e:	e053      	b.n	8001dc8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d20:	4b35      	ldr	r3, [pc, #212]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	099b      	lsrs	r3, r3, #6
 8001d26:	2200      	movs	r2, #0
 8001d28:	613b      	str	r3, [r7, #16]
 8001d2a:	617a      	str	r2, [r7, #20]
 8001d2c:	693b      	ldr	r3, [r7, #16]
 8001d2e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001d32:	f04f 0b00 	mov.w	fp, #0
 8001d36:	4652      	mov	r2, sl
 8001d38:	465b      	mov	r3, fp
 8001d3a:	f04f 0000 	mov.w	r0, #0
 8001d3e:	f04f 0100 	mov.w	r1, #0
 8001d42:	0159      	lsls	r1, r3, #5
 8001d44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d48:	0150      	lsls	r0, r2, #5
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	ebb2 080a 	subs.w	r8, r2, sl
 8001d52:	eb63 090b 	sbc.w	r9, r3, fp
 8001d56:	f04f 0200 	mov.w	r2, #0
 8001d5a:	f04f 0300 	mov.w	r3, #0
 8001d5e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d62:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d66:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001d6a:	ebb2 0408 	subs.w	r4, r2, r8
 8001d6e:	eb63 0509 	sbc.w	r5, r3, r9
 8001d72:	f04f 0200 	mov.w	r2, #0
 8001d76:	f04f 0300 	mov.w	r3, #0
 8001d7a:	00eb      	lsls	r3, r5, #3
 8001d7c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d80:	00e2      	lsls	r2, r4, #3
 8001d82:	4614      	mov	r4, r2
 8001d84:	461d      	mov	r5, r3
 8001d86:	eb14 030a 	adds.w	r3, r4, sl
 8001d8a:	603b      	str	r3, [r7, #0]
 8001d8c:	eb45 030b 	adc.w	r3, r5, fp
 8001d90:	607b      	str	r3, [r7, #4]
 8001d92:	f04f 0200 	mov.w	r2, #0
 8001d96:	f04f 0300 	mov.w	r3, #0
 8001d9a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d9e:	4629      	mov	r1, r5
 8001da0:	028b      	lsls	r3, r1, #10
 8001da2:	4621      	mov	r1, r4
 8001da4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001da8:	4621      	mov	r1, r4
 8001daa:	028a      	lsls	r2, r1, #10
 8001dac:	4610      	mov	r0, r2
 8001dae:	4619      	mov	r1, r3
 8001db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001db2:	2200      	movs	r2, #0
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	60fa      	str	r2, [r7, #12]
 8001db8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001dbc:	f7fe fa4a 	bl	8000254 <__aeabi_uldivmod>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <HAL_RCC_GetSysClockFreq+0x180>)
 8001dca:	685b      	ldr	r3, [r3, #4]
 8001dcc:	0c1b      	lsrs	r3, r3, #16
 8001dce:	f003 0303 	and.w	r3, r3, #3
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001dd8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ddc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001de0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001de2:	e002      	b.n	8001dea <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001de4:	4b05      	ldr	r3, [pc, #20]	@ (8001dfc <HAL_RCC_GetSysClockFreq+0x184>)
 8001de6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001de8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3740      	adds	r7, #64	@ 0x40
 8001df0:	46bd      	mov	sp, r7
 8001df2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001df6:	bf00      	nop
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	00f42400 	.word	0x00f42400
 8001e00:	017d7840 	.word	0x017d7840

08001e04 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e08:	4b03      	ldr	r3, [pc, #12]	@ (8001e18 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	20000000 	.word	0x20000000

08001e1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e20:	f7ff fff0 	bl	8001e04 <HAL_RCC_GetHCLKFreq>
 8001e24:	4602      	mov	r2, r0
 8001e26:	4b05      	ldr	r3, [pc, #20]	@ (8001e3c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	0a9b      	lsrs	r3, r3, #10
 8001e2c:	f003 0307 	and.w	r3, r3, #7
 8001e30:	4903      	ldr	r1, [pc, #12]	@ (8001e40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e32:	5ccb      	ldrb	r3, [r1, r3]
 8001e34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	bd80      	pop	{r7, pc}
 8001e3c:	40023800 	.word	0x40023800
 8001e40:	08003190 	.word	0x08003190

08001e44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e48:	f7ff ffdc 	bl	8001e04 <HAL_RCC_GetHCLKFreq>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	0b5b      	lsrs	r3, r3, #13
 8001e54:	f003 0307 	and.w	r3, r3, #7
 8001e58:	4903      	ldr	r1, [pc, #12]	@ (8001e68 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e5a:	5ccb      	ldrb	r3, [r1, r3]
 8001e5c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40023800 	.word	0x40023800
 8001e68:	08003190 	.word	0x08003190

08001e6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b088      	sub	sp, #32
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001e80:	2300      	movs	r3, #0
 8001e82:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001e84:	2300      	movs	r3, #0
 8001e86:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0301 	and.w	r3, r3, #1
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d012      	beq.n	8001eba <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001e94:	4b69      	ldr	r3, [pc, #420]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	4a68      	ldr	r2, [pc, #416]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001e9a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001e9e:	6093      	str	r3, [r2, #8]
 8001ea0:	4b66      	ldr	r3, [pc, #408]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ea2:	689a      	ldr	r2, [r3, #8]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ea8:	4964      	ldr	r1, [pc, #400]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d101      	bne.n	8001eba <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d017      	beq.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001ec6:	4b5d      	ldr	r3, [pc, #372]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ec8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ecc:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ed4:	4959      	ldr	r1, [pc, #356]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ee0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001ee4:	d101      	bne.n	8001eea <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d101      	bne.n	8001ef6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d017      	beq.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001f02:	4b4e      	ldr	r3, [pc, #312]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f04:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f08:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f10:	494a      	ldr	r1, [pc, #296]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f12:	4313      	orrs	r3, r2
 8001f14:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001f20:	d101      	bne.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001f22:	2301      	movs	r3, #1
 8001f24:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d101      	bne.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f003 0320 	and.w	r3, r3, #32
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f000 808b 	beq.w	8002066 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f50:	4b3a      	ldr	r3, [pc, #232]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f54:	4a39      	ldr	r2, [pc, #228]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f5a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f5c:	4b37      	ldr	r3, [pc, #220]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f64:	60bb      	str	r3, [r7, #8]
 8001f66:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001f68:	4b35      	ldr	r3, [pc, #212]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a34      	ldr	r2, [pc, #208]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f72:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f74:	f7fe ff8a 	bl	8000e8c <HAL_GetTick>
 8001f78:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f7a:	e008      	b.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f7c:	f7fe ff86 	bl	8000e8c <HAL_GetTick>
 8001f80:	4602      	mov	r2, r0
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	2b64      	cmp	r3, #100	@ 0x64
 8001f88:	d901      	bls.n	8001f8e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	e357      	b.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001f8e:	4b2c      	ldr	r3, [pc, #176]	@ (8002040 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d0f0      	beq.n	8001f7c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f9a:	4b28      	ldr	r3, [pc, #160]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fa2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d035      	beq.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	d02e      	beq.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001fb8:	4b20      	ldr	r3, [pc, #128]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001fc0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fc2:	4b1e      	ldr	r3, [pc, #120]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fc6:	4a1d      	ldr	r2, [pc, #116]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001fcc:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fce:	4b1b      	ldr	r3, [pc, #108]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fd2:	4a1a      	ldr	r2, [pc, #104]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001fd8:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001fda:	4a18      	ldr	r2, [pc, #96]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fdc:	693b      	ldr	r3, [r7, #16]
 8001fde:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001fe0:	4b16      	ldr	r3, [pc, #88]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001fe4:	f003 0301 	and.w	r3, r3, #1
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d114      	bne.n	8002016 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fec:	f7fe ff4e 	bl	8000e8c <HAL_GetTick>
 8001ff0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ff2:	e00a      	b.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ff4:	f7fe ff4a 	bl	8000e8c <HAL_GetTick>
 8001ff8:	4602      	mov	r2, r0
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002002:	4293      	cmp	r3, r2
 8002004:	d901      	bls.n	800200a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002006:	2303      	movs	r3, #3
 8002008:	e319      	b.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800200a:	4b0c      	ldr	r3, [pc, #48]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800200c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	2b00      	cmp	r3, #0
 8002014:	d0ee      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800201e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002022:	d111      	bne.n	8002048 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002024:	4b05      	ldr	r3, [pc, #20]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002030:	4b04      	ldr	r3, [pc, #16]	@ (8002044 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002032:	400b      	ands	r3, r1
 8002034:	4901      	ldr	r1, [pc, #4]	@ (800203c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002036:	4313      	orrs	r3, r2
 8002038:	608b      	str	r3, [r1, #8]
 800203a:	e00b      	b.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800203c:	40023800 	.word	0x40023800
 8002040:	40007000 	.word	0x40007000
 8002044:	0ffffcff 	.word	0x0ffffcff
 8002048:	4baa      	ldr	r3, [pc, #680]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	4aa9      	ldr	r2, [pc, #676]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800204e:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002052:	6093      	str	r3, [r2, #8]
 8002054:	4ba7      	ldr	r3, [pc, #668]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002056:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800205c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002060:	49a4      	ldr	r1, [pc, #656]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002062:	4313      	orrs	r3, r2
 8002064:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0310 	and.w	r3, r3, #16
 800206e:	2b00      	cmp	r3, #0
 8002070:	d010      	beq.n	8002094 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002072:	4ba0      	ldr	r3, [pc, #640]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002074:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002078:	4a9e      	ldr	r2, [pc, #632]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800207a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800207e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002082:	4b9c      	ldr	r3, [pc, #624]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002084:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800208c:	4999      	ldr	r1, [pc, #612]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800208e:	4313      	orrs	r3, r2
 8002090:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d00a      	beq.n	80020b6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80020a0:	4b94      	ldr	r3, [pc, #592]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020a6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80020ae:	4991      	ldr	r1, [pc, #580]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020b0:	4313      	orrs	r3, r2
 80020b2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d00a      	beq.n	80020d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80020c2:	4b8c      	ldr	r3, [pc, #560]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80020d0:	4988      	ldr	r1, [pc, #544]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020d2:	4313      	orrs	r3, r2
 80020d4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d00a      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80020e4:	4b83      	ldr	r3, [pc, #524]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80020f2:	4980      	ldr	r1, [pc, #512]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00a      	beq.n	800211c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002106:	4b7b      	ldr	r3, [pc, #492]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800210c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002114:	4977      	ldr	r1, [pc, #476]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002116:	4313      	orrs	r3, r2
 8002118:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002124:	2b00      	cmp	r3, #0
 8002126:	d00a      	beq.n	800213e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002128:	4b72      	ldr	r3, [pc, #456]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800212a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800212e:	f023 0203 	bic.w	r2, r3, #3
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002136:	496f      	ldr	r1, [pc, #444]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002138:	4313      	orrs	r3, r2
 800213a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00a      	beq.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800214a:	4b6a      	ldr	r3, [pc, #424]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800214c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002150:	f023 020c 	bic.w	r2, r3, #12
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002158:	4966      	ldr	r1, [pc, #408]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800215a:	4313      	orrs	r3, r2
 800215c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002168:	2b00      	cmp	r3, #0
 800216a:	d00a      	beq.n	8002182 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800216c:	4b61      	ldr	r3, [pc, #388]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800216e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002172:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800217a:	495e      	ldr	r1, [pc, #376]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800217c:	4313      	orrs	r3, r2
 800217e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800218a:	2b00      	cmp	r3, #0
 800218c:	d00a      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800218e:	4b59      	ldr	r3, [pc, #356]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002190:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002194:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800219c:	4955      	ldr	r1, [pc, #340]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800219e:	4313      	orrs	r3, r2
 80021a0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d00a      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80021b0:	4b50      	ldr	r3, [pc, #320]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021b6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021be:	494d      	ldr	r1, [pc, #308]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021c0:	4313      	orrs	r3, r2
 80021c2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d00a      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80021d2:	4b48      	ldr	r3, [pc, #288]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021d8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e0:	4944      	ldr	r1, [pc, #272]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d00a      	beq.n	800220a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80021f4:	4b3f      	ldr	r3, [pc, #252]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80021f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021fa:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002202:	493c      	ldr	r1, [pc, #240]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002204:	4313      	orrs	r3, r2
 8002206:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d00a      	beq.n	800222c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002216:	4b37      	ldr	r3, [pc, #220]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800221c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002224:	4933      	ldr	r1, [pc, #204]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002226:	4313      	orrs	r3, r2
 8002228:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002234:	2b00      	cmp	r3, #0
 8002236:	d00a      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002238:	4b2e      	ldr	r3, [pc, #184]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800223a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800223e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002246:	492b      	ldr	r1, [pc, #172]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8002248:	4313      	orrs	r3, r2
 800224a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d011      	beq.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800225a:	4b26      	ldr	r3, [pc, #152]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800225c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002260:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002268:	4922      	ldr	r1, [pc, #136]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800226a:	4313      	orrs	r3, r2
 800226c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002274:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002278:	d101      	bne.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800227a:	2301      	movs	r3, #1
 800227c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f003 0308 	and.w	r3, r3, #8
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800228a:	2301      	movs	r3, #1
 800228c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002296:	2b00      	cmp	r3, #0
 8002298:	d00a      	beq.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800229a:	4b16      	ldr	r3, [pc, #88]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800229c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022a0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80022a8:	4912      	ldr	r1, [pc, #72]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d00b      	beq.n	80022d4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80022bc:	4b0d      	ldr	r3, [pc, #52]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80022c2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80022cc:	4909      	ldr	r1, [pc, #36]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022ce:	4313      	orrs	r3, r2
 80022d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d006      	beq.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	f000 80d9 	beq.w	800249a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80022e8:	4b02      	ldr	r3, [pc, #8]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a01      	ldr	r2, [pc, #4]	@ (80022f4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80022ee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80022f2:	e001      	b.n	80022f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80022f4:	40023800 	.word	0x40023800
 80022f8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022fa:	f7fe fdc7 	bl	8000e8c <HAL_GetTick>
 80022fe:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002300:	e008      	b.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002302:	f7fe fdc3 	bl	8000e8c <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b64      	cmp	r3, #100	@ 0x64
 800230e:	d901      	bls.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e194      	b.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002314:	4b6c      	ldr	r3, [pc, #432]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d1f0      	bne.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f003 0301 	and.w	r3, r3, #1
 8002328:	2b00      	cmp	r3, #0
 800232a:	d021      	beq.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002330:	2b00      	cmp	r3, #0
 8002332:	d11d      	bne.n	8002370 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002334:	4b64      	ldr	r3, [pc, #400]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002336:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800233a:	0c1b      	lsrs	r3, r3, #16
 800233c:	f003 0303 	and.w	r3, r3, #3
 8002340:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002342:	4b61      	ldr	r3, [pc, #388]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002344:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002348:	0e1b      	lsrs	r3, r3, #24
 800234a:	f003 030f 	and.w	r3, r3, #15
 800234e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	019a      	lsls	r2, r3, #6
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	041b      	lsls	r3, r3, #16
 800235a:	431a      	orrs	r2, r3
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	061b      	lsls	r3, r3, #24
 8002360:	431a      	orrs	r2, r3
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	071b      	lsls	r3, r3, #28
 8002368:	4957      	ldr	r1, [pc, #348]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800236a:	4313      	orrs	r3, r2
 800236c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d004      	beq.n	8002386 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002380:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002384:	d00a      	beq.n	800239c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800238e:	2b00      	cmp	r3, #0
 8002390:	d02e      	beq.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002396:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800239a:	d129      	bne.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800239c:	4b4a      	ldr	r3, [pc, #296]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800239e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023a2:	0c1b      	lsrs	r3, r3, #16
 80023a4:	f003 0303 	and.w	r3, r3, #3
 80023a8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80023aa:	4b47      	ldr	r3, [pc, #284]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80023b0:	0f1b      	lsrs	r3, r3, #28
 80023b2:	f003 0307 	and.w	r3, r3, #7
 80023b6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	019a      	lsls	r2, r3, #6
 80023be:	693b      	ldr	r3, [r7, #16]
 80023c0:	041b      	lsls	r3, r3, #16
 80023c2:	431a      	orrs	r2, r3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	68db      	ldr	r3, [r3, #12]
 80023c8:	061b      	lsls	r3, r3, #24
 80023ca:	431a      	orrs	r2, r3
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	071b      	lsls	r3, r3, #28
 80023d0:	493d      	ldr	r1, [pc, #244]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80023d8:	4b3b      	ldr	r3, [pc, #236]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023de:	f023 021f 	bic.w	r2, r3, #31
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e6:	3b01      	subs	r3, #1
 80023e8:	4937      	ldr	r1, [pc, #220]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d01d      	beq.n	8002438 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80023fc:	4b32      	ldr	r3, [pc, #200]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80023fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002402:	0e1b      	lsrs	r3, r3, #24
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800240a:	4b2f      	ldr	r3, [pc, #188]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800240c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002410:	0f1b      	lsrs	r3, r3, #28
 8002412:	f003 0307 	and.w	r3, r3, #7
 8002416:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	019a      	lsls	r2, r3, #6
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	691b      	ldr	r3, [r3, #16]
 8002422:	041b      	lsls	r3, r3, #16
 8002424:	431a      	orrs	r2, r3
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	061b      	lsls	r3, r3, #24
 800242a:	431a      	orrs	r2, r3
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	071b      	lsls	r3, r3, #28
 8002430:	4925      	ldr	r1, [pc, #148]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002432:	4313      	orrs	r3, r2
 8002434:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002440:	2b00      	cmp	r3, #0
 8002442:	d011      	beq.n	8002468 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	019a      	lsls	r2, r3, #6
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	691b      	ldr	r3, [r3, #16]
 800244e:	041b      	lsls	r3, r3, #16
 8002450:	431a      	orrs	r2, r3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	061b      	lsls	r3, r3, #24
 8002458:	431a      	orrs	r2, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	071b      	lsls	r3, r3, #28
 8002460:	4919      	ldr	r1, [pc, #100]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002462:	4313      	orrs	r3, r2
 8002464:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002468:	4b17      	ldr	r3, [pc, #92]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a16      	ldr	r2, [pc, #88]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800246e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002472:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002474:	f7fe fd0a 	bl	8000e8c <HAL_GetTick>
 8002478:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800247a:	e008      	b.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800247c:	f7fe fd06 	bl	8000e8c <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b64      	cmp	r3, #100	@ 0x64
 8002488:	d901      	bls.n	800248e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e0d7      	b.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800248e:	4b0e      	ldr	r3, [pc, #56]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d0f0      	beq.n	800247c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800249a:	69bb      	ldr	r3, [r7, #24]
 800249c:	2b01      	cmp	r3, #1
 800249e:	f040 80cd 	bne.w	800263c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80024a2:	4b09      	ldr	r3, [pc, #36]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	4a08      	ldr	r2, [pc, #32]	@ (80024c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80024a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80024ac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024ae:	f7fe fced 	bl	8000e8c <HAL_GetTick>
 80024b2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024b4:	e00a      	b.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80024b6:	f7fe fce9 	bl	8000e8c <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b64      	cmp	r3, #100	@ 0x64
 80024c2:	d903      	bls.n	80024cc <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e0ba      	b.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80024c8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80024cc:	4b5e      	ldr	r3, [pc, #376]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80024d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80024d8:	d0ed      	beq.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d003      	beq.n	80024ee <HAL_RCCEx_PeriphCLKConfig+0x682>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d009      	beq.n	8002502 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d02e      	beq.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d12a      	bne.n	8002558 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002502:	4b51      	ldr	r3, [pc, #324]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002508:	0c1b      	lsrs	r3, r3, #16
 800250a:	f003 0303 	and.w	r3, r3, #3
 800250e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002510:	4b4d      	ldr	r3, [pc, #308]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002516:	0f1b      	lsrs	r3, r3, #28
 8002518:	f003 0307 	and.w	r3, r3, #7
 800251c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	019a      	lsls	r2, r3, #6
 8002524:	693b      	ldr	r3, [r7, #16]
 8002526:	041b      	lsls	r3, r3, #16
 8002528:	431a      	orrs	r2, r3
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	061b      	lsls	r3, r3, #24
 8002530:	431a      	orrs	r2, r3
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	071b      	lsls	r3, r3, #28
 8002536:	4944      	ldr	r1, [pc, #272]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002538:	4313      	orrs	r3, r2
 800253a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800253e:	4b42      	ldr	r3, [pc, #264]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002540:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002544:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800254c:	3b01      	subs	r3, #1
 800254e:	021b      	lsls	r3, r3, #8
 8002550:	493d      	ldr	r1, [pc, #244]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002552:	4313      	orrs	r3, r2
 8002554:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002560:	2b00      	cmp	r3, #0
 8002562:	d022      	beq.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002568:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800256c:	d11d      	bne.n	80025aa <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800256e:	4b36      	ldr	r3, [pc, #216]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002574:	0e1b      	lsrs	r3, r3, #24
 8002576:	f003 030f 	and.w	r3, r3, #15
 800257a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800257c:	4b32      	ldr	r3, [pc, #200]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800257e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002582:	0f1b      	lsrs	r3, r3, #28
 8002584:	f003 0307 	and.w	r3, r3, #7
 8002588:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	695b      	ldr	r3, [r3, #20]
 800258e:	019a      	lsls	r2, r3, #6
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	041b      	lsls	r3, r3, #16
 8002596:	431a      	orrs	r2, r3
 8002598:	693b      	ldr	r3, [r7, #16]
 800259a:	061b      	lsls	r3, r3, #24
 800259c:	431a      	orrs	r2, r3
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	071b      	lsls	r3, r3, #28
 80025a2:	4929      	ldr	r1, [pc, #164]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025a4:	4313      	orrs	r3, r2
 80025a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f003 0308 	and.w	r3, r3, #8
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d028      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80025b6:	4b24      	ldr	r3, [pc, #144]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025bc:	0e1b      	lsrs	r3, r3, #24
 80025be:	f003 030f 	and.w	r3, r3, #15
 80025c2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80025c4:	4b20      	ldr	r3, [pc, #128]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025ca:	0c1b      	lsrs	r3, r3, #16
 80025cc:	f003 0303 	and.w	r3, r3, #3
 80025d0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	695b      	ldr	r3, [r3, #20]
 80025d6:	019a      	lsls	r2, r3, #6
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	041b      	lsls	r3, r3, #16
 80025dc:	431a      	orrs	r2, r3
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	061b      	lsls	r3, r3, #24
 80025e2:	431a      	orrs	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	69db      	ldr	r3, [r3, #28]
 80025e8:	071b      	lsls	r3, r3, #28
 80025ea:	4917      	ldr	r1, [pc, #92]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025ec:	4313      	orrs	r3, r2
 80025ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80025f2:	4b15      	ldr	r3, [pc, #84]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80025f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80025f8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002600:	4911      	ldr	r1, [pc, #68]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002602:	4313      	orrs	r3, r2
 8002604:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002608:	4b0f      	ldr	r3, [pc, #60]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a0e      	ldr	r2, [pc, #56]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800260e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002612:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002614:	f7fe fc3a 	bl	8000e8c <HAL_GetTick>
 8002618:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800261a:	e008      	b.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800261c:	f7fe fc36 	bl	8000e8c <HAL_GetTick>
 8002620:	4602      	mov	r2, r0
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	1ad3      	subs	r3, r2, r3
 8002626:	2b64      	cmp	r3, #100	@ 0x64
 8002628:	d901      	bls.n	800262e <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800262a:	2303      	movs	r3, #3
 800262c:	e007      	b.n	800263e <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800262e:	4b06      	ldr	r3, [pc, #24]	@ (8002648 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002636:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800263a:	d1ef      	bne.n	800261c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	3720      	adds	r7, #32
 8002642:	46bd      	mov	sp, r7
 8002644:	bd80      	pop	{r7, pc}
 8002646:	bf00      	nop
 8002648:	40023800 	.word	0x40023800

0800264c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d101      	bne.n	800265e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e040      	b.n	80026e0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002662:	2b00      	cmp	r3, #0
 8002664:	d106      	bne.n	8002674 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f7fe f942 	bl	80008f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2224      	movs	r2, #36	@ 0x24
 8002678:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f022 0201 	bic.w	r2, r2, #1
 8002688:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268e:	2b00      	cmp	r3, #0
 8002690:	d002      	beq.n	8002698 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 fb16 	bl	8002cc4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f000 f8af 	bl	80027fc <UART_SetConfig>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d101      	bne.n	80026a8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e01b      	b.n	80026e0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80026b6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	689a      	ldr	r2, [r3, #8]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80026c6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f042 0201 	orr.w	r2, r2, #1
 80026d6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f000 fb95 	bl	8002e08 <UART_CheckIdleState>
 80026de:	4603      	mov	r3, r0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3708      	adds	r7, #8
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b08a      	sub	sp, #40	@ 0x28
 80026ec:	af02      	add	r7, sp, #8
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	603b      	str	r3, [r7, #0]
 80026f4:	4613      	mov	r3, r2
 80026f6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80026fc:	2b20      	cmp	r3, #32
 80026fe:	d177      	bne.n	80027f0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d002      	beq.n	800270c <HAL_UART_Transmit+0x24>
 8002706:	88fb      	ldrh	r3, [r7, #6]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d101      	bne.n	8002710 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e070      	b.n	80027f2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2200      	movs	r2, #0
 8002714:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2221      	movs	r2, #33	@ 0x21
 800271c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800271e:	f7fe fbb5 	bl	8000e8c <HAL_GetTick>
 8002722:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	88fa      	ldrh	r2, [r7, #6]
 8002728:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	88fa      	ldrh	r2, [r7, #6]
 8002730:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	689b      	ldr	r3, [r3, #8]
 8002738:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800273c:	d108      	bne.n	8002750 <HAL_UART_Transmit+0x68>
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	691b      	ldr	r3, [r3, #16]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d104      	bne.n	8002750 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8002746:	2300      	movs	r3, #0
 8002748:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	61bb      	str	r3, [r7, #24]
 800274e:	e003      	b.n	8002758 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002754:	2300      	movs	r3, #0
 8002756:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002758:	e02f      	b.n	80027ba <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	9300      	str	r3, [sp, #0]
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2200      	movs	r2, #0
 8002762:	2180      	movs	r1, #128	@ 0x80
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f000 fba6 	bl	8002eb6 <UART_WaitOnFlagUntilTimeout>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d004      	beq.n	800277a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2220      	movs	r2, #32
 8002774:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8002776:	2303      	movs	r3, #3
 8002778:	e03b      	b.n	80027f2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d10b      	bne.n	8002798 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	461a      	mov	r2, r3
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800278e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	3302      	adds	r3, #2
 8002794:	61bb      	str	r3, [r7, #24]
 8002796:	e007      	b.n	80027a8 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	781a      	ldrb	r2, [r3, #0]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	3301      	adds	r3, #1
 80027a6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	3b01      	subs	r3, #1
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d1c9      	bne.n	800275a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	9300      	str	r3, [sp, #0]
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	2200      	movs	r2, #0
 80027ce:	2140      	movs	r1, #64	@ 0x40
 80027d0:	68f8      	ldr	r0, [r7, #12]
 80027d2:	f000 fb70 	bl	8002eb6 <UART_WaitOnFlagUntilTimeout>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d004      	beq.n	80027e6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2220      	movs	r2, #32
 80027e0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e005      	b.n	80027f2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2220      	movs	r2, #32
 80027ea:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80027ec:	2300      	movs	r3, #0
 80027ee:	e000      	b.n	80027f2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80027f0:	2302      	movs	r3, #2
  }
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3720      	adds	r7, #32
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
	...

080027fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b088      	sub	sp, #32
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002804:	2300      	movs	r3, #0
 8002806:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	691b      	ldr	r3, [r3, #16]
 8002810:	431a      	orrs	r2, r3
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	695b      	ldr	r3, [r3, #20]
 8002816:	431a      	orrs	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	69db      	ldr	r3, [r3, #28]
 800281c:	4313      	orrs	r3, r2
 800281e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	4ba6      	ldr	r3, [pc, #664]	@ (8002ac0 <UART_SetConfig+0x2c4>)
 8002828:	4013      	ands	r3, r2
 800282a:	687a      	ldr	r2, [r7, #4]
 800282c:	6812      	ldr	r2, [r2, #0]
 800282e:	6979      	ldr	r1, [r7, #20]
 8002830:	430b      	orrs	r3, r1
 8002832:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	68da      	ldr	r2, [r3, #12]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	430a      	orrs	r2, r1
 8002848:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	699b      	ldr	r3, [r3, #24]
 800284e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6a1b      	ldr	r3, [r3, #32]
 8002854:	697a      	ldr	r2, [r7, #20]
 8002856:	4313      	orrs	r3, r2
 8002858:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	697a      	ldr	r2, [r7, #20]
 800286a:	430a      	orrs	r2, r1
 800286c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a94      	ldr	r2, [pc, #592]	@ (8002ac4 <UART_SetConfig+0x2c8>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d120      	bne.n	80028ba <UART_SetConfig+0xbe>
 8002878:	4b93      	ldr	r3, [pc, #588]	@ (8002ac8 <UART_SetConfig+0x2cc>)
 800287a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800287e:	f003 0303 	and.w	r3, r3, #3
 8002882:	2b03      	cmp	r3, #3
 8002884:	d816      	bhi.n	80028b4 <UART_SetConfig+0xb8>
 8002886:	a201      	add	r2, pc, #4	@ (adr r2, 800288c <UART_SetConfig+0x90>)
 8002888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800288c:	0800289d 	.word	0x0800289d
 8002890:	080028a9 	.word	0x080028a9
 8002894:	080028a3 	.word	0x080028a3
 8002898:	080028af 	.word	0x080028af
 800289c:	2301      	movs	r3, #1
 800289e:	77fb      	strb	r3, [r7, #31]
 80028a0:	e150      	b.n	8002b44 <UART_SetConfig+0x348>
 80028a2:	2302      	movs	r3, #2
 80028a4:	77fb      	strb	r3, [r7, #31]
 80028a6:	e14d      	b.n	8002b44 <UART_SetConfig+0x348>
 80028a8:	2304      	movs	r3, #4
 80028aa:	77fb      	strb	r3, [r7, #31]
 80028ac:	e14a      	b.n	8002b44 <UART_SetConfig+0x348>
 80028ae:	2308      	movs	r3, #8
 80028b0:	77fb      	strb	r3, [r7, #31]
 80028b2:	e147      	b.n	8002b44 <UART_SetConfig+0x348>
 80028b4:	2310      	movs	r3, #16
 80028b6:	77fb      	strb	r3, [r7, #31]
 80028b8:	e144      	b.n	8002b44 <UART_SetConfig+0x348>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a83      	ldr	r2, [pc, #524]	@ (8002acc <UART_SetConfig+0x2d0>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d132      	bne.n	800292a <UART_SetConfig+0x12e>
 80028c4:	4b80      	ldr	r3, [pc, #512]	@ (8002ac8 <UART_SetConfig+0x2cc>)
 80028c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ca:	f003 030c 	and.w	r3, r3, #12
 80028ce:	2b0c      	cmp	r3, #12
 80028d0:	d828      	bhi.n	8002924 <UART_SetConfig+0x128>
 80028d2:	a201      	add	r2, pc, #4	@ (adr r2, 80028d8 <UART_SetConfig+0xdc>)
 80028d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d8:	0800290d 	.word	0x0800290d
 80028dc:	08002925 	.word	0x08002925
 80028e0:	08002925 	.word	0x08002925
 80028e4:	08002925 	.word	0x08002925
 80028e8:	08002919 	.word	0x08002919
 80028ec:	08002925 	.word	0x08002925
 80028f0:	08002925 	.word	0x08002925
 80028f4:	08002925 	.word	0x08002925
 80028f8:	08002913 	.word	0x08002913
 80028fc:	08002925 	.word	0x08002925
 8002900:	08002925 	.word	0x08002925
 8002904:	08002925 	.word	0x08002925
 8002908:	0800291f 	.word	0x0800291f
 800290c:	2300      	movs	r3, #0
 800290e:	77fb      	strb	r3, [r7, #31]
 8002910:	e118      	b.n	8002b44 <UART_SetConfig+0x348>
 8002912:	2302      	movs	r3, #2
 8002914:	77fb      	strb	r3, [r7, #31]
 8002916:	e115      	b.n	8002b44 <UART_SetConfig+0x348>
 8002918:	2304      	movs	r3, #4
 800291a:	77fb      	strb	r3, [r7, #31]
 800291c:	e112      	b.n	8002b44 <UART_SetConfig+0x348>
 800291e:	2308      	movs	r3, #8
 8002920:	77fb      	strb	r3, [r7, #31]
 8002922:	e10f      	b.n	8002b44 <UART_SetConfig+0x348>
 8002924:	2310      	movs	r3, #16
 8002926:	77fb      	strb	r3, [r7, #31]
 8002928:	e10c      	b.n	8002b44 <UART_SetConfig+0x348>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a68      	ldr	r2, [pc, #416]	@ (8002ad0 <UART_SetConfig+0x2d4>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d120      	bne.n	8002976 <UART_SetConfig+0x17a>
 8002934:	4b64      	ldr	r3, [pc, #400]	@ (8002ac8 <UART_SetConfig+0x2cc>)
 8002936:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800293a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800293e:	2b30      	cmp	r3, #48	@ 0x30
 8002940:	d013      	beq.n	800296a <UART_SetConfig+0x16e>
 8002942:	2b30      	cmp	r3, #48	@ 0x30
 8002944:	d814      	bhi.n	8002970 <UART_SetConfig+0x174>
 8002946:	2b20      	cmp	r3, #32
 8002948:	d009      	beq.n	800295e <UART_SetConfig+0x162>
 800294a:	2b20      	cmp	r3, #32
 800294c:	d810      	bhi.n	8002970 <UART_SetConfig+0x174>
 800294e:	2b00      	cmp	r3, #0
 8002950:	d002      	beq.n	8002958 <UART_SetConfig+0x15c>
 8002952:	2b10      	cmp	r3, #16
 8002954:	d006      	beq.n	8002964 <UART_SetConfig+0x168>
 8002956:	e00b      	b.n	8002970 <UART_SetConfig+0x174>
 8002958:	2300      	movs	r3, #0
 800295a:	77fb      	strb	r3, [r7, #31]
 800295c:	e0f2      	b.n	8002b44 <UART_SetConfig+0x348>
 800295e:	2302      	movs	r3, #2
 8002960:	77fb      	strb	r3, [r7, #31]
 8002962:	e0ef      	b.n	8002b44 <UART_SetConfig+0x348>
 8002964:	2304      	movs	r3, #4
 8002966:	77fb      	strb	r3, [r7, #31]
 8002968:	e0ec      	b.n	8002b44 <UART_SetConfig+0x348>
 800296a:	2308      	movs	r3, #8
 800296c:	77fb      	strb	r3, [r7, #31]
 800296e:	e0e9      	b.n	8002b44 <UART_SetConfig+0x348>
 8002970:	2310      	movs	r3, #16
 8002972:	77fb      	strb	r3, [r7, #31]
 8002974:	e0e6      	b.n	8002b44 <UART_SetConfig+0x348>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4a56      	ldr	r2, [pc, #344]	@ (8002ad4 <UART_SetConfig+0x2d8>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d120      	bne.n	80029c2 <UART_SetConfig+0x1c6>
 8002980:	4b51      	ldr	r3, [pc, #324]	@ (8002ac8 <UART_SetConfig+0x2cc>)
 8002982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002986:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800298a:	2bc0      	cmp	r3, #192	@ 0xc0
 800298c:	d013      	beq.n	80029b6 <UART_SetConfig+0x1ba>
 800298e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002990:	d814      	bhi.n	80029bc <UART_SetConfig+0x1c0>
 8002992:	2b80      	cmp	r3, #128	@ 0x80
 8002994:	d009      	beq.n	80029aa <UART_SetConfig+0x1ae>
 8002996:	2b80      	cmp	r3, #128	@ 0x80
 8002998:	d810      	bhi.n	80029bc <UART_SetConfig+0x1c0>
 800299a:	2b00      	cmp	r3, #0
 800299c:	d002      	beq.n	80029a4 <UART_SetConfig+0x1a8>
 800299e:	2b40      	cmp	r3, #64	@ 0x40
 80029a0:	d006      	beq.n	80029b0 <UART_SetConfig+0x1b4>
 80029a2:	e00b      	b.n	80029bc <UART_SetConfig+0x1c0>
 80029a4:	2300      	movs	r3, #0
 80029a6:	77fb      	strb	r3, [r7, #31]
 80029a8:	e0cc      	b.n	8002b44 <UART_SetConfig+0x348>
 80029aa:	2302      	movs	r3, #2
 80029ac:	77fb      	strb	r3, [r7, #31]
 80029ae:	e0c9      	b.n	8002b44 <UART_SetConfig+0x348>
 80029b0:	2304      	movs	r3, #4
 80029b2:	77fb      	strb	r3, [r7, #31]
 80029b4:	e0c6      	b.n	8002b44 <UART_SetConfig+0x348>
 80029b6:	2308      	movs	r3, #8
 80029b8:	77fb      	strb	r3, [r7, #31]
 80029ba:	e0c3      	b.n	8002b44 <UART_SetConfig+0x348>
 80029bc:	2310      	movs	r3, #16
 80029be:	77fb      	strb	r3, [r7, #31]
 80029c0:	e0c0      	b.n	8002b44 <UART_SetConfig+0x348>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a44      	ldr	r2, [pc, #272]	@ (8002ad8 <UART_SetConfig+0x2dc>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d125      	bne.n	8002a18 <UART_SetConfig+0x21c>
 80029cc:	4b3e      	ldr	r3, [pc, #248]	@ (8002ac8 <UART_SetConfig+0x2cc>)
 80029ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80029da:	d017      	beq.n	8002a0c <UART_SetConfig+0x210>
 80029dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80029e0:	d817      	bhi.n	8002a12 <UART_SetConfig+0x216>
 80029e2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029e6:	d00b      	beq.n	8002a00 <UART_SetConfig+0x204>
 80029e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029ec:	d811      	bhi.n	8002a12 <UART_SetConfig+0x216>
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d003      	beq.n	80029fa <UART_SetConfig+0x1fe>
 80029f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80029f6:	d006      	beq.n	8002a06 <UART_SetConfig+0x20a>
 80029f8:	e00b      	b.n	8002a12 <UART_SetConfig+0x216>
 80029fa:	2300      	movs	r3, #0
 80029fc:	77fb      	strb	r3, [r7, #31]
 80029fe:	e0a1      	b.n	8002b44 <UART_SetConfig+0x348>
 8002a00:	2302      	movs	r3, #2
 8002a02:	77fb      	strb	r3, [r7, #31]
 8002a04:	e09e      	b.n	8002b44 <UART_SetConfig+0x348>
 8002a06:	2304      	movs	r3, #4
 8002a08:	77fb      	strb	r3, [r7, #31]
 8002a0a:	e09b      	b.n	8002b44 <UART_SetConfig+0x348>
 8002a0c:	2308      	movs	r3, #8
 8002a0e:	77fb      	strb	r3, [r7, #31]
 8002a10:	e098      	b.n	8002b44 <UART_SetConfig+0x348>
 8002a12:	2310      	movs	r3, #16
 8002a14:	77fb      	strb	r3, [r7, #31]
 8002a16:	e095      	b.n	8002b44 <UART_SetConfig+0x348>
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a2f      	ldr	r2, [pc, #188]	@ (8002adc <UART_SetConfig+0x2e0>)
 8002a1e:	4293      	cmp	r3, r2
 8002a20:	d125      	bne.n	8002a6e <UART_SetConfig+0x272>
 8002a22:	4b29      	ldr	r3, [pc, #164]	@ (8002ac8 <UART_SetConfig+0x2cc>)
 8002a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a28:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002a2c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002a30:	d017      	beq.n	8002a62 <UART_SetConfig+0x266>
 8002a32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002a36:	d817      	bhi.n	8002a68 <UART_SetConfig+0x26c>
 8002a38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a3c:	d00b      	beq.n	8002a56 <UART_SetConfig+0x25a>
 8002a3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002a42:	d811      	bhi.n	8002a68 <UART_SetConfig+0x26c>
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d003      	beq.n	8002a50 <UART_SetConfig+0x254>
 8002a48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a4c:	d006      	beq.n	8002a5c <UART_SetConfig+0x260>
 8002a4e:	e00b      	b.n	8002a68 <UART_SetConfig+0x26c>
 8002a50:	2301      	movs	r3, #1
 8002a52:	77fb      	strb	r3, [r7, #31]
 8002a54:	e076      	b.n	8002b44 <UART_SetConfig+0x348>
 8002a56:	2302      	movs	r3, #2
 8002a58:	77fb      	strb	r3, [r7, #31]
 8002a5a:	e073      	b.n	8002b44 <UART_SetConfig+0x348>
 8002a5c:	2304      	movs	r3, #4
 8002a5e:	77fb      	strb	r3, [r7, #31]
 8002a60:	e070      	b.n	8002b44 <UART_SetConfig+0x348>
 8002a62:	2308      	movs	r3, #8
 8002a64:	77fb      	strb	r3, [r7, #31]
 8002a66:	e06d      	b.n	8002b44 <UART_SetConfig+0x348>
 8002a68:	2310      	movs	r3, #16
 8002a6a:	77fb      	strb	r3, [r7, #31]
 8002a6c:	e06a      	b.n	8002b44 <UART_SetConfig+0x348>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a1b      	ldr	r2, [pc, #108]	@ (8002ae0 <UART_SetConfig+0x2e4>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d138      	bne.n	8002aea <UART_SetConfig+0x2ee>
 8002a78:	4b13      	ldr	r3, [pc, #76]	@ (8002ac8 <UART_SetConfig+0x2cc>)
 8002a7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a7e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8002a82:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002a86:	d017      	beq.n	8002ab8 <UART_SetConfig+0x2bc>
 8002a88:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002a8c:	d82a      	bhi.n	8002ae4 <UART_SetConfig+0x2e8>
 8002a8e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a92:	d00b      	beq.n	8002aac <UART_SetConfig+0x2b0>
 8002a94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a98:	d824      	bhi.n	8002ae4 <UART_SetConfig+0x2e8>
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <UART_SetConfig+0x2aa>
 8002a9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002aa2:	d006      	beq.n	8002ab2 <UART_SetConfig+0x2b6>
 8002aa4:	e01e      	b.n	8002ae4 <UART_SetConfig+0x2e8>
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	77fb      	strb	r3, [r7, #31]
 8002aaa:	e04b      	b.n	8002b44 <UART_SetConfig+0x348>
 8002aac:	2302      	movs	r3, #2
 8002aae:	77fb      	strb	r3, [r7, #31]
 8002ab0:	e048      	b.n	8002b44 <UART_SetConfig+0x348>
 8002ab2:	2304      	movs	r3, #4
 8002ab4:	77fb      	strb	r3, [r7, #31]
 8002ab6:	e045      	b.n	8002b44 <UART_SetConfig+0x348>
 8002ab8:	2308      	movs	r3, #8
 8002aba:	77fb      	strb	r3, [r7, #31]
 8002abc:	e042      	b.n	8002b44 <UART_SetConfig+0x348>
 8002abe:	bf00      	nop
 8002ac0:	efff69f3 	.word	0xefff69f3
 8002ac4:	40011000 	.word	0x40011000
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	40004400 	.word	0x40004400
 8002ad0:	40004800 	.word	0x40004800
 8002ad4:	40004c00 	.word	0x40004c00
 8002ad8:	40005000 	.word	0x40005000
 8002adc:	40011400 	.word	0x40011400
 8002ae0:	40007800 	.word	0x40007800
 8002ae4:	2310      	movs	r3, #16
 8002ae6:	77fb      	strb	r3, [r7, #31]
 8002ae8:	e02c      	b.n	8002b44 <UART_SetConfig+0x348>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a72      	ldr	r2, [pc, #456]	@ (8002cb8 <UART_SetConfig+0x4bc>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d125      	bne.n	8002b40 <UART_SetConfig+0x344>
 8002af4:	4b71      	ldr	r3, [pc, #452]	@ (8002cbc <UART_SetConfig+0x4c0>)
 8002af6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002afa:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002afe:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002b02:	d017      	beq.n	8002b34 <UART_SetConfig+0x338>
 8002b04:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002b08:	d817      	bhi.n	8002b3a <UART_SetConfig+0x33e>
 8002b0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b0e:	d00b      	beq.n	8002b28 <UART_SetConfig+0x32c>
 8002b10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b14:	d811      	bhi.n	8002b3a <UART_SetConfig+0x33e>
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d003      	beq.n	8002b22 <UART_SetConfig+0x326>
 8002b1a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b1e:	d006      	beq.n	8002b2e <UART_SetConfig+0x332>
 8002b20:	e00b      	b.n	8002b3a <UART_SetConfig+0x33e>
 8002b22:	2300      	movs	r3, #0
 8002b24:	77fb      	strb	r3, [r7, #31]
 8002b26:	e00d      	b.n	8002b44 <UART_SetConfig+0x348>
 8002b28:	2302      	movs	r3, #2
 8002b2a:	77fb      	strb	r3, [r7, #31]
 8002b2c:	e00a      	b.n	8002b44 <UART_SetConfig+0x348>
 8002b2e:	2304      	movs	r3, #4
 8002b30:	77fb      	strb	r3, [r7, #31]
 8002b32:	e007      	b.n	8002b44 <UART_SetConfig+0x348>
 8002b34:	2308      	movs	r3, #8
 8002b36:	77fb      	strb	r3, [r7, #31]
 8002b38:	e004      	b.n	8002b44 <UART_SetConfig+0x348>
 8002b3a:	2310      	movs	r3, #16
 8002b3c:	77fb      	strb	r3, [r7, #31]
 8002b3e:	e001      	b.n	8002b44 <UART_SetConfig+0x348>
 8002b40:	2310      	movs	r3, #16
 8002b42:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	69db      	ldr	r3, [r3, #28]
 8002b48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b4c:	d15b      	bne.n	8002c06 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8002b4e:	7ffb      	ldrb	r3, [r7, #31]
 8002b50:	2b08      	cmp	r3, #8
 8002b52:	d828      	bhi.n	8002ba6 <UART_SetConfig+0x3aa>
 8002b54:	a201      	add	r2, pc, #4	@ (adr r2, 8002b5c <UART_SetConfig+0x360>)
 8002b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b5a:	bf00      	nop
 8002b5c:	08002b81 	.word	0x08002b81
 8002b60:	08002b89 	.word	0x08002b89
 8002b64:	08002b91 	.word	0x08002b91
 8002b68:	08002ba7 	.word	0x08002ba7
 8002b6c:	08002b97 	.word	0x08002b97
 8002b70:	08002ba7 	.word	0x08002ba7
 8002b74:	08002ba7 	.word	0x08002ba7
 8002b78:	08002ba7 	.word	0x08002ba7
 8002b7c:	08002b9f 	.word	0x08002b9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b80:	f7ff f94c 	bl	8001e1c <HAL_RCC_GetPCLK1Freq>
 8002b84:	61b8      	str	r0, [r7, #24]
        break;
 8002b86:	e013      	b.n	8002bb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002b88:	f7ff f95c 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 8002b8c:	61b8      	str	r0, [r7, #24]
        break;
 8002b8e:	e00f      	b.n	8002bb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002b90:	4b4b      	ldr	r3, [pc, #300]	@ (8002cc0 <UART_SetConfig+0x4c4>)
 8002b92:	61bb      	str	r3, [r7, #24]
        break;
 8002b94:	e00c      	b.n	8002bb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002b96:	f7ff f86f 	bl	8001c78 <HAL_RCC_GetSysClockFreq>
 8002b9a:	61b8      	str	r0, [r7, #24]
        break;
 8002b9c:	e008      	b.n	8002bb0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ba2:	61bb      	str	r3, [r7, #24]
        break;
 8002ba4:	e004      	b.n	8002bb0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	77bb      	strb	r3, [r7, #30]
        break;
 8002bae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d074      	beq.n	8002ca0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	005a      	lsls	r2, r3, #1
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	085b      	lsrs	r3, r3, #1
 8002bc0:	441a      	add	r2, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bca:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	2b0f      	cmp	r3, #15
 8002bd0:	d916      	bls.n	8002c00 <UART_SetConfig+0x404>
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bd8:	d212      	bcs.n	8002c00 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002bda:	693b      	ldr	r3, [r7, #16]
 8002bdc:	b29b      	uxth	r3, r3
 8002bde:	f023 030f 	bic.w	r3, r3, #15
 8002be2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	085b      	lsrs	r3, r3, #1
 8002be8:	b29b      	uxth	r3, r3
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	89fb      	ldrh	r3, [r7, #14]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	89fa      	ldrh	r2, [r7, #14]
 8002bfc:	60da      	str	r2, [r3, #12]
 8002bfe:	e04f      	b.n	8002ca0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	77bb      	strb	r3, [r7, #30]
 8002c04:	e04c      	b.n	8002ca0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002c06:	7ffb      	ldrb	r3, [r7, #31]
 8002c08:	2b08      	cmp	r3, #8
 8002c0a:	d828      	bhi.n	8002c5e <UART_SetConfig+0x462>
 8002c0c:	a201      	add	r2, pc, #4	@ (adr r2, 8002c14 <UART_SetConfig+0x418>)
 8002c0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c12:	bf00      	nop
 8002c14:	08002c39 	.word	0x08002c39
 8002c18:	08002c41 	.word	0x08002c41
 8002c1c:	08002c49 	.word	0x08002c49
 8002c20:	08002c5f 	.word	0x08002c5f
 8002c24:	08002c4f 	.word	0x08002c4f
 8002c28:	08002c5f 	.word	0x08002c5f
 8002c2c:	08002c5f 	.word	0x08002c5f
 8002c30:	08002c5f 	.word	0x08002c5f
 8002c34:	08002c57 	.word	0x08002c57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c38:	f7ff f8f0 	bl	8001e1c <HAL_RCC_GetPCLK1Freq>
 8002c3c:	61b8      	str	r0, [r7, #24]
        break;
 8002c3e:	e013      	b.n	8002c68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c40:	f7ff f900 	bl	8001e44 <HAL_RCC_GetPCLK2Freq>
 8002c44:	61b8      	str	r0, [r7, #24]
        break;
 8002c46:	e00f      	b.n	8002c68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c48:	4b1d      	ldr	r3, [pc, #116]	@ (8002cc0 <UART_SetConfig+0x4c4>)
 8002c4a:	61bb      	str	r3, [r7, #24]
        break;
 8002c4c:	e00c      	b.n	8002c68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c4e:	f7ff f813 	bl	8001c78 <HAL_RCC_GetSysClockFreq>
 8002c52:	61b8      	str	r0, [r7, #24]
        break;
 8002c54:	e008      	b.n	8002c68 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c5a:	61bb      	str	r3, [r7, #24]
        break;
 8002c5c:	e004      	b.n	8002c68 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	77bb      	strb	r3, [r7, #30]
        break;
 8002c66:	bf00      	nop
    }

    if (pclk != 0U)
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d018      	beq.n	8002ca0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	085a      	lsrs	r2, r3, #1
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	441a      	add	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c80:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	2b0f      	cmp	r3, #15
 8002c86:	d909      	bls.n	8002c9c <UART_SetConfig+0x4a0>
 8002c88:	693b      	ldr	r3, [r7, #16]
 8002c8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c8e:	d205      	bcs.n	8002c9c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	b29a      	uxth	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	60da      	str	r2, [r3, #12]
 8002c9a:	e001      	b.n	8002ca0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8002cac:	7fbb      	ldrb	r3, [r7, #30]
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3720      	adds	r7, #32
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	40007c00 	.word	0x40007c00
 8002cbc:	40023800 	.word	0x40023800
 8002cc0:	00f42400 	.word	0x00f42400

08002cc4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cd0:	f003 0308 	and.w	r3, r3, #8
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00a      	beq.n	8002cee <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	430a      	orrs	r2, r1
 8002cec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cf2:	f003 0301 	and.w	r3, r3, #1
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00a      	beq.n	8002d10 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	430a      	orrs	r2, r1
 8002d0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d14:	f003 0302 	and.w	r3, r3, #2
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d00a      	beq.n	8002d32 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d36:	f003 0304 	and.w	r3, r3, #4
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d00a      	beq.n	8002d54 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	430a      	orrs	r2, r1
 8002d52:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d58:	f003 0310 	and.w	r3, r3, #16
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d00a      	beq.n	8002d76 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	430a      	orrs	r2, r1
 8002d74:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d7a:	f003 0320 	and.w	r3, r3, #32
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d00a      	beq.n	8002d98 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	430a      	orrs	r2, r1
 8002d96:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d9c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d01a      	beq.n	8002dda <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	430a      	orrs	r2, r1
 8002db8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dbe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002dc2:	d10a      	bne.n	8002dda <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	430a      	orrs	r2, r1
 8002dd8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00a      	beq.n	8002dfc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	430a      	orrs	r2, r1
 8002dfa:	605a      	str	r2, [r3, #4]
  }
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b08c      	sub	sp, #48	@ 0x30
 8002e0c:	af02      	add	r7, sp, #8
 8002e0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002e18:	f7fe f838 	bl	8000e8c <HAL_GetTick>
 8002e1c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 0308 	and.w	r3, r3, #8
 8002e28:	2b08      	cmp	r3, #8
 8002e2a:	d12e      	bne.n	8002e8a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002e2c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e34:	2200      	movs	r2, #0
 8002e36:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	f000 f83b 	bl	8002eb6 <UART_WaitOnFlagUntilTimeout>
 8002e40:	4603      	mov	r3, r0
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d021      	beq.n	8002e8a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e4c:	693b      	ldr	r3, [r7, #16]
 8002e4e:	e853 3f00 	ldrex	r3, [r3]
 8002e52:	60fb      	str	r3, [r7, #12]
   return(result);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e5a:	623b      	str	r3, [r7, #32]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	461a      	mov	r2, r3
 8002e62:	6a3b      	ldr	r3, [r7, #32]
 8002e64:	61fb      	str	r3, [r7, #28]
 8002e66:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e68:	69b9      	ldr	r1, [r7, #24]
 8002e6a:	69fa      	ldr	r2, [r7, #28]
 8002e6c:	e841 2300 	strex	r3, r2, [r1]
 8002e70:	617b      	str	r3, [r7, #20]
   return(result);
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d1e6      	bne.n	8002e46 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2220      	movs	r2, #32
 8002e7c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e011      	b.n	8002eae <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2220      	movs	r2, #32
 8002e94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3728      	adds	r7, #40	@ 0x28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}

08002eb6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b084      	sub	sp, #16
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	60f8      	str	r0, [r7, #12]
 8002ebe:	60b9      	str	r1, [r7, #8]
 8002ec0:	603b      	str	r3, [r7, #0]
 8002ec2:	4613      	mov	r3, r2
 8002ec4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ec6:	e04f      	b.n	8002f68 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ec8:	69bb      	ldr	r3, [r7, #24]
 8002eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ece:	d04b      	beq.n	8002f68 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ed0:	f7fd ffdc 	bl	8000e8c <HAL_GetTick>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	1ad3      	subs	r3, r2, r3
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d302      	bcc.n	8002ee6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ee0:	69bb      	ldr	r3, [r7, #24]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d101      	bne.n	8002eea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ee6:	2303      	movs	r3, #3
 8002ee8:	e04e      	b.n	8002f88 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0304 	and.w	r3, r3, #4
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d037      	beq.n	8002f68 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002ef8:	68bb      	ldr	r3, [r7, #8]
 8002efa:	2b80      	cmp	r3, #128	@ 0x80
 8002efc:	d034      	beq.n	8002f68 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002efe:	68bb      	ldr	r3, [r7, #8]
 8002f00:	2b40      	cmp	r3, #64	@ 0x40
 8002f02:	d031      	beq.n	8002f68 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	69db      	ldr	r3, [r3, #28]
 8002f0a:	f003 0308 	and.w	r3, r3, #8
 8002f0e:	2b08      	cmp	r3, #8
 8002f10:	d110      	bne.n	8002f34 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	2208      	movs	r2, #8
 8002f18:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f000 f838 	bl	8002f90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2208      	movs	r2, #8
 8002f24:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002f30:	2301      	movs	r3, #1
 8002f32:	e029      	b.n	8002f88 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	69db      	ldr	r3, [r3, #28]
 8002f3a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002f42:	d111      	bne.n	8002f68 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002f4c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f4e:	68f8      	ldr	r0, [r7, #12]
 8002f50:	f000 f81e 	bl	8002f90 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	2220      	movs	r2, #32
 8002f58:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8002f64:	2303      	movs	r3, #3
 8002f66:	e00f      	b.n	8002f88 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	69da      	ldr	r2, [r3, #28]
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	4013      	ands	r3, r2
 8002f72:	68ba      	ldr	r2, [r7, #8]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	bf0c      	ite	eq
 8002f78:	2301      	moveq	r3, #1
 8002f7a:	2300      	movne	r3, #0
 8002f7c:	b2db      	uxtb	r3, r3
 8002f7e:	461a      	mov	r2, r3
 8002f80:	79fb      	ldrb	r3, [r7, #7]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d0a0      	beq.n	8002ec8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f86:	2300      	movs	r3, #0
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3710      	adds	r7, #16
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}

08002f90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b095      	sub	sp, #84	@ 0x54
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fa0:	e853 3f00 	ldrex	r3, [r3]
 8002fa4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002fa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002fb6:	643b      	str	r3, [r7, #64]	@ 0x40
 8002fb8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002fbc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002fbe:	e841 2300 	strex	r3, r2, [r1]
 8002fc2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002fc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d1e6      	bne.n	8002f98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	3308      	adds	r3, #8
 8002fd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fd2:	6a3b      	ldr	r3, [r7, #32]
 8002fd4:	e853 3f00 	ldrex	r3, [r3]
 8002fd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	f023 0301 	bic.w	r3, r3, #1
 8002fe0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	3308      	adds	r3, #8
 8002fe8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002fea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ff0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ff2:	e841 2300 	strex	r3, r2, [r1]
 8002ff6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ff8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d1e5      	bne.n	8002fca <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003002:	2b01      	cmp	r3, #1
 8003004:	d118      	bne.n	8003038 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	e853 3f00 	ldrex	r3, [r3]
 8003012:	60bb      	str	r3, [r7, #8]
   return(result);
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	f023 0310 	bic.w	r3, r3, #16
 800301a:	647b      	str	r3, [r7, #68]	@ 0x44
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	461a      	mov	r2, r3
 8003022:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003024:	61bb      	str	r3, [r7, #24]
 8003026:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003028:	6979      	ldr	r1, [r7, #20]
 800302a:	69ba      	ldr	r2, [r7, #24]
 800302c:	e841 2300 	strex	r3, r2, [r1]
 8003030:	613b      	str	r3, [r7, #16]
   return(result);
 8003032:	693b      	ldr	r3, [r7, #16]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d1e6      	bne.n	8003006 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2220      	movs	r2, #32
 800303c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2200      	movs	r2, #0
 800304a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800304c:	bf00      	nop
 800304e:	3754      	adds	r7, #84	@ 0x54
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <memset>:
 8003058:	4402      	add	r2, r0
 800305a:	4603      	mov	r3, r0
 800305c:	4293      	cmp	r3, r2
 800305e:	d100      	bne.n	8003062 <memset+0xa>
 8003060:	4770      	bx	lr
 8003062:	f803 1b01 	strb.w	r1, [r3], #1
 8003066:	e7f9      	b.n	800305c <memset+0x4>

08003068 <__libc_init_array>:
 8003068:	b570      	push	{r4, r5, r6, lr}
 800306a:	4d0d      	ldr	r5, [pc, #52]	@ (80030a0 <__libc_init_array+0x38>)
 800306c:	4c0d      	ldr	r4, [pc, #52]	@ (80030a4 <__libc_init_array+0x3c>)
 800306e:	1b64      	subs	r4, r4, r5
 8003070:	10a4      	asrs	r4, r4, #2
 8003072:	2600      	movs	r6, #0
 8003074:	42a6      	cmp	r6, r4
 8003076:	d109      	bne.n	800308c <__libc_init_array+0x24>
 8003078:	4d0b      	ldr	r5, [pc, #44]	@ (80030a8 <__libc_init_array+0x40>)
 800307a:	4c0c      	ldr	r4, [pc, #48]	@ (80030ac <__libc_init_array+0x44>)
 800307c:	f000 f818 	bl	80030b0 <_init>
 8003080:	1b64      	subs	r4, r4, r5
 8003082:	10a4      	asrs	r4, r4, #2
 8003084:	2600      	movs	r6, #0
 8003086:	42a6      	cmp	r6, r4
 8003088:	d105      	bne.n	8003096 <__libc_init_array+0x2e>
 800308a:	bd70      	pop	{r4, r5, r6, pc}
 800308c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003090:	4798      	blx	r3
 8003092:	3601      	adds	r6, #1
 8003094:	e7ee      	b.n	8003074 <__libc_init_array+0xc>
 8003096:	f855 3b04 	ldr.w	r3, [r5], #4
 800309a:	4798      	blx	r3
 800309c:	3601      	adds	r6, #1
 800309e:	e7f2      	b.n	8003086 <__libc_init_array+0x1e>
 80030a0:	080031a0 	.word	0x080031a0
 80030a4:	080031a0 	.word	0x080031a0
 80030a8:	080031a0 	.word	0x080031a0
 80030ac:	080031a4 	.word	0x080031a4

080030b0 <_init>:
 80030b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030b2:	bf00      	nop
 80030b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030b6:	bc08      	pop	{r3}
 80030b8:	469e      	mov	lr, r3
 80030ba:	4770      	bx	lr

080030bc <_fini>:
 80030bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030be:	bf00      	nop
 80030c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80030c2:	bc08      	pop	{r3}
 80030c4:	469e      	mov	lr, r3
 80030c6:	4770      	bx	lr
