strict digraph "compose( ,  )" {
	node [label="\N"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f157b1b1250>",
		fillcolor=turquoise,
		label="19:BL
ram[addr] = data;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f157b1bdc50>]",
		style=filled,
		typ=Block];
	"Leaf_16:AL"	[def_var="['ram']",
		label="Leaf_16:AL"];
	"19:BL" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f157b1a3610>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="12:AS
q = (we)? data : ram[addr];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['we', 'data', 'ram', 'addr']"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f157b1b1450>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f157b14e4d0>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"18:IF" -> "19:BL"	[cond="['we']",
		label=we,
		lineno=18];
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f157b1b1150>",
		clk_sens=True,
		fillcolor=gold,
		label="16:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['we', 'data']"];
	"16:AL" -> "17:BL"	[cond="[]",
		lineno=None];
	"Leaf_16:AL" -> "12:AS";
}
