#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed May 26 11:05:19 2021
# Process ID: 14464
# Current directory: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12212 C:\Users\Menino\Desktop\MEU\4ano\2semestre\CR\Aula77777\CustomDisplay\CustomDisplay.xpr
# Log file: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/vivado.log
# Journal file: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 999.750 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/mb_design.bd}
Reading block design file <C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/mb_design.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding component instance block -- xilinx.com:user:CustomDisplay:1.0 - CustomDisplay
Successfully read diagram <mb_design> from block design file <C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 999.750 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name CustomDisplay_v1_0_project -directory C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.tmp/CustomDisplay_v1_0_project c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/menino/desktop/meu/4ano/2semestre/cr/aula77777/customdisplay/customdisplay.tmp/customdisplay_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 999.750 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1000.082 ; gain = 0.332
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/src {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula3/test/test.srcs/sources_1/new/89185_88861/Nexys4DispDriver.vhd C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula3/test/test.srcs/sources_1/new/89185_88861/pulseeGenerator.vhd C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula3/test/test.srcs/sources_1/new/89185_88861/hex2seg.vhd}
ERROR: [Vivado 12-3630] The destination file 'c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/src/Nexys4DispDriver.vhd' already exists, please use -force if you want to overwrite!
close_project
ipx::edit_ip_in_project -upgrade true -name CustomDisplay_v1_0_project -directory C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.tmp/CustomDisplay_v1_0_project c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/menino/desktop/meu/4ano/2semestre/cr/aula77777/customdisplay/customdisplay.tmp/customdisplay_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.355 ; gain = 9.387
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1042.355 ; gain = 9.387
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/src {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/88861_89185/Nexys4DispDriver.vhd C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/88861_89185/hex2seg.vhd C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/88861_89185/pulseeGenerator.vhd}
ERROR: [Vivado 12-3630] The destination file 'c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/src/Nexys4DispDriver.vhd' already exists, please use -force if you want to overwrite!
add_files -norecurse -copy_to c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/src {C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/88861_89185/Nexys4DispDriver.vhd C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/88861_89185/hex2seg.vhd C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula4/countDownTimerPart2/countDownTimerPart2.srcs/sources_1/new/88861_89185/pulseeGenerator.vhd}
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/component.xml' ignored by IP packager.
launch_runs synth_1 -jobs 4
[Wed May 26 11:50:40 2021] Launched synth_1...
Run output will be captured here: c:/users/menino/desktop/meu/4ano/2semestre/cr/aula77777/customdisplay/customdisplay.tmp/customdisplay_v1_0_project/CustomDisplay_v1_0_project.runs/synth_1/runme.log
set_property file_type {VHDL 2008} [get_files  c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/src/Nexys4DispDriver.vhd]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 26 11:52:14 2021] Launched synth_1...
Run output will be captured here: c:/users/menino/desktop/meu/4ano/2semestre/cr/aula77777/customdisplay/customdisplay.tmp/customdisplay_v1_0_project/CustomDisplay_v1_0_project.runs/synth_1/runme.log
set_property core_revision 3 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:CustomDisplay:1.0 [get_ips  mb_design_CustomDisplay_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/mb_design.bd'
INFO: [IP_Flow 19-3422] Upgraded mb_design_CustomDisplay_0_0 (CustomDisplay_v1.0 1.0) from revision 2 to revision 3
Wrote  : <C:\Users\Menino\Desktop\MEU\4ano\2semestre\CR\Aula77777\CustomDisplay\CustomDisplay.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips mb_design_CustomDisplay_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
Wrote  : <C:\Users\Menino\Desktop\MEU\4ano\2semestre\CR\Aula77777\CustomDisplay\CustomDisplay.srcs\sources_1\bd\mb_design\mb_design.bd> 
VHDL Output written to : c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block CustomDisplay .
Exporting to file c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/synth/mb_design.hwdef
generate_target: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1258.535 ; gain = 155.805
export_ip_user_files -of_objects [get_files C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.ip_user_files -ipstatic_source_dir C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.cache/compile_simlib/modelsim} {questa=C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.cache/compile_simlib/questa} {riviera=C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.cache/compile_simlib/riviera} {activehdl=C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
validate_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1259.719 ; gain = 0.000
generate_target all [get_files  C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/mb_design.bd]
INFO: [BD 41-1662] The design 'mb_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\Menino\Desktop\MEU\4ano\2semestre\CR\Aula77777\CustomDisplay\CustomDisplay.srcs\sources_1\bd\mb_design\mb_design.bd> 
Wrote  : <C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/ui/bd_db273ea8.ui> 
VHDL Output written to : c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/synth/mb_design.vhd
VHDL Output written to : c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/sim/mb_design.vhd
VHDL Output written to : c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
Exporting to file c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/hw_handoff/mb_design.hwh
Generated Block Design Tcl file c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/hw_handoff/mb_design_bd.tcl
Generated Hardware Definition File c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/synth/mb_design.hwdef
export_ip_user_files -of_objects [get_files C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/mb_design.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/mb_design.bd] -directory C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.ip_user_files -ipstatic_source_dir C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.cache/compile_simlib/modelsim} {questa=C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.cache/compile_simlib/questa} {riviera=C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.cache/compile_simlib/riviera} {activehdl=C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.srcs/sources_1/bd/mb_design/mb_design.bd] -top
add_files -norecurse c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.gen/sources_1/bd/mb_design/hdl/mb_design_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed May 26 11:59:36 2021] Launched synth_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.runs/synth_1/runme.log
[Wed May 26 11:59:36 2021] Launched impl_1...
Run output will be captured here: C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name CustomDisplay_v1_0_project -directory C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.tmp/CustomDisplay_v1_0_project c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/menino/desktop/meu/4ano/2semestre/cr/aula77777/customdisplay/customdisplay.tmp/customdisplay_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1274.059 ; gain = 14.340
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1278.719 ; gain = 19.000
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/src/Nexys4DispDriver.vhd]
launch_runs synth_1 -jobs 4
[Wed May 26 12:13:23 2021] Launched synth_1...
Run output will be captured here: c:/users/menino/desktop/meu/4ano/2semestre/cr/aula77777/customdisplay/customdisplay.tmp/customdisplay_v1_0_project/CustomDisplay_v1_0_project.runs/synth_1/runme.log
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 26 12:15:08 2021] Launched synth_1...
Run output will be captured here: c:/users/menino/desktop/meu/4ano/2semestre/cr/aula77777/customdisplay/customdisplay.tmp/customdisplay_v1_0_project/CustomDisplay_v1_0_project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 26 12:15:44 2021] Launched synth_1...
Run output will be captured here: c:/users/menino/desktop/meu/4ano/2semestre/cr/aula77777/customdisplay/customdisplay.tmp/customdisplay_v1_0_project/CustomDisplay_v1_0_project.runs/synth_1/runme.log
ipx::unload_core c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/component.xml
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed May 26 12:20:00 2021] Launched synth_1...
Run output will be captured here: c:/users/menino/desktop/meu/4ano/2semestre/cr/aula77777/customdisplay/customdisplay.tmp/customdisplay_v1_0_project/CustomDisplay_v1_0_project.runs/synth_1/runme.log
close_project
ipx::edit_ip_in_project -upgrade true -name CustomDisplay_v1_0_project -directory C:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/CustomDisplay/CustomDisplay.tmp/CustomDisplay_v1_0_project c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/menino/desktop/meu/4ano/2semestre/cr/aula77777/customdisplay/customdisplay.tmp/customdisplay_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1356.137 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1356.137 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Menino/Desktop/MEU/4ano/2semestre/CR/Aula77777/ip_repo/CustomDisplay_1.0'
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 26 12:24:14 2021...
