[2025-09-17 06:28:03] START suite=qualcomm_srv trace=srv152_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv152_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2637441 heartbeat IPC: 3.792 cumulative IPC: 3.792 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5058264 heartbeat IPC: 4.131 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 15 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5058264 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5058264 cumulative IPC: 3.954 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13582242 heartbeat IPC: 1.173 cumulative IPC: 1.173 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 22109217 heartbeat IPC: 1.173 cumulative IPC: 1.173 (Simulation time: 00 hr 03 min 27 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 30611711 heartbeat IPC: 1.176 cumulative IPC: 1.174 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 39224353 heartbeat IPC: 1.161 cumulative IPC: 1.171 (Simulation time: 00 hr 05 min 40 sec)
Heartbeat CPU 0 instructions: 70000019 cycles: 47955415 heartbeat IPC: 1.145 cumulative IPC: 1.166 (Simulation time: 00 hr 06 min 46 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 56515555 heartbeat IPC: 1.168 cumulative IPC: 1.166 (Simulation time: 00 hr 07 min 50 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 63703536 heartbeat IPC: 1.391 cumulative IPC: 1.194 (Simulation time: 00 hr 08 min 48 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 72123861 heartbeat IPC: 1.188 cumulative IPC: 1.193 (Simulation time: 00 hr 09 min 55 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv152_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000026 cycles: 80937148 heartbeat IPC: 1.135 cumulative IPC: 1.186 (Simulation time: 00 hr 11 min 19 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 84204109 cumulative IPC: 1.188 (Simulation time: 00 hr 12 min 37 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 84204109 cumulative IPC: 1.188 (Simulation time: 00 hr 12 min 37 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv152_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.188 instructions: 100000001 cycles: 84204109
CPU 0 Branch Prediction Accuracy: 91.51% MPKI: 14.98 Average ROB Occupancy at Mispredict: 27.52
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2846
BRANCH_INDIRECT: 0.4115
BRANCH_CONDITIONAL: 12.58
BRANCH_DIRECT_CALL: 0.7176
BRANCH_INDIRECT_CALL: 0.5069
BRANCH_RETURN: 0.4759


====Backend Stall Breakdown====
ROB_STALL: 205702
LQ_STALL: 0
SQ_STALL: 538413


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 117.63158
REPLAY_LOAD: 80.99152
NON_REPLAY_LOAD: 18.35222

== Total ==
ADDR_TRANS: 20115
REPLAY_LOAD: 19114
NON_REPLAY_LOAD: 166473

== Counts ==
ADDR_TRANS: 171
REPLAY_LOAD: 236
NON_REPLAY_LOAD: 9071

cpu0->cpu0_STLB TOTAL        ACCESS:    1728948 HIT:    1723582 MISS:       5366 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1728948 HIT:    1723582 MISS:       5366 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 223.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    7546777 HIT:    6641421 MISS:     905356 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6107919 HIT:    5386134 MISS:     721785 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     530216 HIT:     367813 MISS:     162403 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     898741 HIT:     886236 MISS:      12505 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       9901 HIT:       1238 MISS:       8663 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.76 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14462134 HIT:    8239223 MISS:    6222911 MSHR_MERGE:    1488881
cpu0->cpu0_L1I LOAD         ACCESS:   14462134 HIT:    8239223 MISS:    6222911 MSHR_MERGE:    1488881
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.43 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29637076 HIT:   26358130 MISS:    3278946 MSHR_MERGE:    1364894
cpu0->cpu0_L1D LOAD         ACCESS:   16794773 HIT:   15087000 MISS:    1707773 MSHR_MERGE:     333852
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12831181 HIT:   11269928 MISS:    1561253 MSHR_MERGE:    1031023
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11122 HIT:       1202 MISS:       9920 MSHR_MERGE:         19
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.71 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12016147 HIT:   10321594 MISS:    1694553 MSHR_MERGE:     853403
cpu0->cpu0_ITLB LOAD         ACCESS:   12016147 HIT:   10321594 MISS:    1694553 MSHR_MERGE:     853403
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.193 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28036247 HIT:   26851189 MISS:    1185058 MSHR_MERGE:     297260
cpu0->cpu0_DTLB LOAD         ACCESS:   28036247 HIT:   26851189 MISS:    1185058 MSHR_MERGE:     297260
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.173 cycles
cpu0->LLC TOTAL        ACCESS:    1119987 HIT:    1048576 MISS:      71411 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     721785 HIT:     692440 MISS:      29345 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     162403 HIT:     125648 MISS:      36755 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     227136 HIT:     226903 MISS:        233 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8663 HIT:       3585 MISS:       5078 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 119.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3621
  ROW_BUFFER_MISS:      67553
  AVG DBUS CONGESTED CYCLE: 3.864
Channel 0 WQ ROW_BUFFER_HIT:       2088
  ROW_BUFFER_MISS:      33706
  FULL:          0
Channel 0 REFRESHES ISSUED:       7017

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       525624       399570        73965         5214
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           11          143          430          357
  STLB miss resolved @ L2C                0          298          238          634          168
  STLB miss resolved @ LLC                0          106          360         1813          887
  STLB miss resolved @ MEM                0            7          270         1997         2901

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             152893        49535      1137062       102197          663
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          183          128           94
  STLB miss resolved @ L2C                1          175          208           68           16
  STLB miss resolved @ LLC                0           45          162          483           88
  STLB miss resolved @ MEM                1            1           89          329          359
[2025-09-17 06:40:40] END   suite=qualcomm_srv trace=srv152_ap (rc=0)
