from Verilog_VCD import Verilog_VCD

signal_list = ['TOP.TestHarness.dut.tile.dcache.meta.tag_array_0__T_107_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_0__T_107_addr_pipe_0[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_0__T_107_addr_en', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_0__T_107_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_0__T_81_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_1__T_81_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_2__T_81_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_3__T_81_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_4__T_81_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_5__T_81_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_6__T_81_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_7__T_81_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_0__T_81_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_1__T_81_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_2__T_81_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_3__T_81_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_4__T_81_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_5__T_81_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_6__T_81_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_7__T_81_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_0__T_81_en', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_1__T_81_en', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_2__T_81_en', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_3__T_81_en', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_4__T_81_en', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_5__T_81_en', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_6__T_81_en', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_7__T_81_en', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_0__T_81_mask', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_1__T_107_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_1__T_107_addr_pipe_0[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_1__T_107_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_1__T_81_mask', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_2__T_107_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_2__T_107_addr_pipe_0[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_2__T_107_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_2__T_81_mask', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_3__T_107_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_3__T_107_addr_pipe_0[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_3__T_107_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_3__T_81_mask', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_4__T_107_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_4__T_107_addr_pipe_0[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_4__T_107_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_4__T_81_mask', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_5__T_107_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_5__T_107_addr_pipe_0[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_5__T_107_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_5__T_81_mask', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_6__T_107_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_6__T_107_addr_pipe_0[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_6__T_107_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_6__T_81_mask', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_7__T_107_addr[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_7__T_107_addr_pipe_0[5:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_7__T_107_data[22:0]', 'TOP.TestHarness.dut.tile.dcache.meta.tag_array_7__T_81_mask']

vcd = Verilog_VCD.parse_vcd('./hello.vcd', siglist=signal_list)
print(vcd) 
