#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 28 10:49:06 2025
# Process ID: 25700
# Current directory: D:/ZynqProject/SDK/axi_gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1812 D:\ZynqProject\SDK\axi_gpio\axi_gpio.xpr
# Log file: D:/ZynqProject/SDK/axi_gpio/vivado.log
# Journal file: D:/ZynqProject/SDK/axi_gpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ZynqProject/SDK/axi_gpio/axi_gpio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd}
Successfully read diagram <axi_gpio> from BD file <D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
set_property -dict [list CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} CONFIG.PCW_USB_RESET_ENABLE {0} CONFIG.PCW_I2C_RESET_ENABLE {0} CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1}] [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {1 54 -202} [get_bd_cells axi_gpio_0]
save_bd_design
Wrote  : <D:\ZynqProject\SDK\axi_gpio\axi_gpio.srcs\sources_1\bd\axi_gpio\axi_gpio.bd> 
Wrote  : <D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/ui/bd_7189275c.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 28 11:44:52 2025...
