https://www.referencedesigner.com/tutorials/verilog/verilog_15.php
