# MIPS32-3-Stage
A Verilog implementation of a 32 bit MIPS processor using a 3 stage pipeline.

The design outline is shown in the "Project 6" documents, and more info on the opcode and ALU fucntions can be found in the "Project 5" document.
