Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Thu Feb 13 19:43:23 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing_summary -file ./report/fir_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  156         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (51)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (51)
-------------------------------
 There are 51 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.128        0.000                      0                16681        0.028        0.000                      0                16681        1.968        0.000                       0                  5850  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.128        0.000                      0                16681        0.028        0.000                      0                16681        1.968        0.000                       0                  5850  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.128ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/reg_14_reg_469_pp0_iter23_reg_reg[16]_srl8/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.479ns (13.051%)  route 3.191ns (86.949%))
  Logic Levels:           4  (BUFGCE=1 LUT2=1 LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 5.043 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6139, unset)         0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X66Y103        FDRE                                         r  bd_0_i/hls_inst/inst/ap_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y103        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.108 f  bd_0_i/hls_inst/inst/ap_done_reg_reg/Q
                         net (fo=7, routed)           0.206     0.314    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_done_reg
    SLICE_X64Y103        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     0.462 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/ce_r_i_3/O
                         net (fo=1, routed)           0.041     0.503    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ce_r_i_3_n_0
    SLICE_X64Y103        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.065     0.568 f  bd_0_i/hls_inst/inst/regslice_both_out_r_U/ce_r_i_2/O
                         net (fo=7, routed)           0.198     0.766    bd_0_i/hls_inst/inst/regslice_both_out_r_U/ap_loop_exit_ready_pp0_iter86_reg_reg
    SLICE_X64Y101        LUT2 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.160     0.926 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/ce_r_i_1/O
                         net (fo=15, routed)          1.415     2.340    bd_0_i/hls_inst/inst/regslice_both_out_r_U/grp_fu_123_ce_bufg_place
    BUFGCE_X0Y62         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.368 r  bd_0_i/hls_inst/inst/regslice_both_out_r_U/ce_r_i_1_bufg_place/O
                         net (fo=1792, routed)        1.332     3.700    bd_0_i/hls_inst/inst/grp_fu_123_ce
    SLICE_X56Y92         SRL16E                                       r  bd_0_i/hls_inst/inst/reg_14_reg_469_pp0_iter23_reg_reg[16]_srl8/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6139, unset)         0.043     5.043    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X56Y92         SRL16E                                       r  bd_0_i/hls_inst/inst/reg_14_reg_469_pp0_iter23_reg_reg[16]_srl8/CLK
                         clock pessimism              0.000     5.043    
                         clock uncertainty           -0.035     5.008    
    SLICE_X56Y92         SRL16E (Setup_A6LUT_SLICEM_CLK_CE)
                                                     -0.180     4.828    bd_0_i/hls_inst/inst/reg_14_reg_469_pp0_iter23_reg_reg[16]_srl8
  -------------------------------------------------------------------
                         required time                          4.828    
                         arrival time                          -3.700    
  -------------------------------------------------------------------
                         slack                                  1.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/reg_16_reg_433_pp0_iter7_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_5_max_dsp_1_U12/din0_buf1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.039ns (48.337%)  route 0.042ns (51.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6139, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/reg_16_reg_433_pp0_iter7_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/reg_16_reg_433_pp0_iter7_reg_reg[10]/Q
                         net (fo=2, routed)           0.042     0.094    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_5_max_dsp_1_U12/D[10]
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_5_max_dsp_1_U12/din0_buf1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6139, unset)         0.019     0.019    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_5_max_dsp_1_U12/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_5_max_dsp_1_U12/din0_buf1_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X54Y81         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/fmul_32ns_32ns_32_5_max_dsp_1_U12/din0_buf1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SRLC32E/CLK  n/a            1.064         5.000       3.936      SLICE_X66Y101  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter32_reg_reg_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.532         2.500       1.968      SLICE_X66Y101  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter32_reg_reg_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.532         2.500       1.968      SLICE_X66Y101  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage0_pp0_iter32_reg_reg_srl32/CLK



