
*** Running vivado
    with args -log system_xlconcat_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_xlconcat_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_xlconcat_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 253.004 ; gain = 44.691
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 354.305 ; gain = 86.066
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_0_0' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (1#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_xlconcat_0_0' (2#1) [c:/xup/fpga_flow/TFMV2/TFM_GE/TFM_GE.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 403.766 ; gain = 135.527
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 403.766 ; gain = 135.527
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.583 . Memory (MB): peak = 629.863 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 629.863 ; gain = 361.625
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 629.863 ; gain = 361.625
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 629.863 ; gain = 361.625
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 629.863 ; gain = 361.625
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 629.863 ; gain = 361.625
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:41 . Memory (MB): peak = 702.441 ; gain = 434.203
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:41 . Memory (MB): peak = 702.441 ; gain = 434.203
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:41 . Memory (MB): peak = 711.973 ; gain = 443.734
Finished IO Insertion : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 711.973 ; gain = 443.734
Finished Renaming Generated Instances : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 711.973 ; gain = 443.734
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 711.973 ; gain = 443.734
Finished Renaming Generated Ports : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 711.973 ; gain = 443.734
Finished Handling Custom Attributes : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 711.973 ; gain = 443.734
Finished Renaming Generated Nets : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 711.973 ; gain = 443.734

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:28 ; elapsed = 00:01:43 . Memory (MB): peak = 711.973 ; gain = 443.734
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:49 . Memory (MB): peak = 725.738 ; gain = 459.008
