m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/gerard/Desktop/clase/TFG/proyecto/pruebas_y_quartus/ensamblado_placa/QUARTUS/simulation/modelsim
vdisenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1581783607
!i10b 1
!s100 e@KRKf_2N0OLz30Lidk<91
IXVo2=>SfK966RWn[8HY:>1
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0_sv_unit
S1
R0
Z4 w1581778891
8/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
F/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
Z5 L0 66
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1581783607.000000
!s107 /home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|-work|error_adapter_0|
!i113 1
Z8 o-sv -work error_adapter_0
Z9 tCvgOpt 0
vdisenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R1
R2
!i10b 1
!s100 A9eTIKY`98Q`O6QBD3f9P1
IHMD=4a2@zjzH7@7XXXdRI2
R3
!s105 disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0_sv_unit
S1
R0
R4
8/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
F/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
R5
R6
r1
!s85 0
31
R7
!s107 /home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-sv|/home/gerard/Desktop/clase/TFG/proyecto/CODIGO/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/simulation/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|-work|error_adapter_0|
!i113 1
R8
R9
