Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun May 25 10:58:18 2025
| Host         : PC running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1590)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3722)
5. checking no_input_delay (13)
6. checking no_output_delay (40)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1590)
---------------------------
 There are 1552 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: im/scan_seg_1/clkout_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: top/if_id_0/inst_out_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3722)
---------------------------------------------------
 There are 3722 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (40)
--------------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3762          inf        0.000                      0                 3762           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3762 Endpoints
Min Delay          3762 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.587ns  (logic 14.273ns (20.810%)  route 54.314ns (79.190%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=18 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          2.249     2.767    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.124     2.891 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.391    10.282    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.406 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         3.220    13.626    top/mem_wb_0/regs_reg[351][3]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    13.750 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.750    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.297 r  top/mem_wb_0/g0_b0_i_1769/O[2]
                         net (fo=88, routed)          4.727    19.024    top/mem_wb_0/im/data_to_display0[7]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.302    19.326 r  top/mem_wb_0/g0_b0_i_937/O
                         net (fo=67, routed)          3.036    22.363    top/mem_wb_0/im/p_0_in[7]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.487 r  top/mem_wb_0/g0_b0_i_7930/O
                         net (fo=1, routed)           0.000    22.487    top/mem_wb_0/g0_b0_i_7930_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.888 r  top/mem_wb_0/g0_b0_i_7032/CO[3]
                         net (fo=1, routed)           0.000    22.888    top/mem_wb_0/g0_b0_i_7032_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.002    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.116    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    23.230    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  top/mem_wb_0/g0_b0_i_1733/CO[3]
                         net (fo=1, routed)           0.000    23.344    top/mem_wb_0/g0_b0_i_1733_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.566 r  top/mem_wb_0/g0_b0_i_931/O[0]
                         net (fo=3, routed)           1.124    24.690    top/mem_wb_0/g0_b0_i_931_n_7
    SLICE_X36Y56         LUT3 (Prop_lut3_I2_O)        0.299    24.989 r  top/mem_wb_0/g0_b0_i_936/O
                         net (fo=2, routed)           0.655    25.644    top/mem_wb_0/g0_b0_i_936_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.124    25.768 r  top/mem_wb_0/g0_b0_i_498/O
                         net (fo=2, routed)           1.169    26.937    top/mem_wb_0/g0_b0_i_498_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    27.061 r  top/mem_wb_0/g0_b0_i_502/O
                         net (fo=1, routed)           0.000    27.061    top/mem_wb_0/g0_b0_i_502_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.611 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.611    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.725    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.839 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.839    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.953 r  top/mem_wb_0/g0_b0_i_2912/CO[3]
                         net (fo=1, routed)           0.000    27.953    top/mem_wb_0/g0_b0_i_2912_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.287 r  top/mem_wb_0/g0_b0_i_1807/O[1]
                         net (fo=20, routed)          2.018    30.304    top/mem_wb_0/g0_b0_i_1807_n_6
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.303    30.607 r  top/mem_wb_0/g0_b0_i_5835/O
                         net (fo=1, routed)           0.684    31.291    top/mem_wb_0/g0_b0_i_5835_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.798 r  top/mem_wb_0/g0_b0_i_4383/CO[3]
                         net (fo=1, routed)           0.000    31.798    top/mem_wb_0/g0_b0_i_4383_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.132 r  top/mem_wb_0/g0_b0_i_2911/O[1]
                         net (fo=3, routed)           0.991    33.123    top/mem_wb_0/g0_b0_i_2911_n_6
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.303    33.426 r  top/mem_wb_0/g0_b0_i_1801/O
                         net (fo=1, routed)           0.528    33.954    top/mem_wb_0/g0_b0_i_1801_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    34.361 r  top/mem_wb_0/g0_b0_i_944/O[1]
                         net (fo=3, routed)           1.778    36.139    top/mem_wb_0/g0_b0_i_944_n_6
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.303    36.442 r  top/mem_wb_0/g0_b0_i_964/O
                         net (fo=1, routed)           0.000    36.442    top/mem_wb_0/g0_b0_i_964_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.955 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    36.955    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.072 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.471    39.543    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I4_O)        0.124    39.667 r  top/mem_wb_0/g0_b0_i_8788/O
                         net (fo=6, routed)           0.823    40.490    top/mem_wb_0/im/content_42[19]
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.124    40.614 r  top/mem_wb_0/g0_b0_i_8789/O
                         net (fo=4, routed)           0.822    41.436    top/mem_wb_0/g0_b0_i_8789_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I0_O)        0.124    41.560 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.797    42.357    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.481 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.987    43.468    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.592 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    44.257    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.124    44.381 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.053    45.434    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.124    45.558 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.867    46.425    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I3_O)        0.124    46.549 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.849    47.398    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.124    47.522 r  top/mem_wb_0/g0_b0_i_7119/O
                         net (fo=1, routed)           0.668    48.190    top/mem_wb_0/g0_b0_i_7119_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.314 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           0.681    48.995    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    49.119 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.882    50.001    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.125 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.696    50.821    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I4_O)        0.124    50.945 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.668    51.613    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124    51.737 r  top/mem_wb_0/g0_b0_i_1978/O
                         net (fo=1, routed)           0.822    52.559    top/mem_wb_0/g0_b0_i_1978_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I3_O)        0.124    52.683 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           1.035    53.717    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.124    53.841 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.811    54.653    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.124    54.777 r  top/mem_wb_0/g0_b0_i_551/O
                         net (fo=1, routed)           0.596    55.372    top/mem_wb_0/g0_b0_i_551_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124    55.496 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.992    56.488    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    56.612 r  top/mem_wb_0/g0_b0_i_252/O
                         net (fo=1, routed)           0.658    57.271    top/mem_wb_0/g0_b0_i_252_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.124    57.395 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.255    58.650    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.150    58.800 f  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           0.817    59.617    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    59.949 f  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.649    60.598    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.722 f  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           1.993    62.714    im/n_array[5]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    62.838 r  im/g0_b6/O
                         net (fo=2, routed)           2.188    65.026    E3_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.561    68.587 r  A4_OBUF_inst/O
                         net (fo=0)                   0.000    68.587    A4
    A4                                                                r  A4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.525ns  (logic 14.275ns (20.832%)  route 54.250ns (79.169%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=18 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          2.249     2.767    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.124     2.891 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.391    10.282    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.406 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         3.220    13.626    top/mem_wb_0/regs_reg[351][3]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    13.750 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.750    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.297 r  top/mem_wb_0/g0_b0_i_1769/O[2]
                         net (fo=88, routed)          4.727    19.024    top/mem_wb_0/im/data_to_display0[7]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.302    19.326 r  top/mem_wb_0/g0_b0_i_937/O
                         net (fo=67, routed)          3.036    22.363    top/mem_wb_0/im/p_0_in[7]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.487 r  top/mem_wb_0/g0_b0_i_7930/O
                         net (fo=1, routed)           0.000    22.487    top/mem_wb_0/g0_b0_i_7930_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.888 r  top/mem_wb_0/g0_b0_i_7032/CO[3]
                         net (fo=1, routed)           0.000    22.888    top/mem_wb_0/g0_b0_i_7032_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.002    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.116    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    23.230    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  top/mem_wb_0/g0_b0_i_1733/CO[3]
                         net (fo=1, routed)           0.000    23.344    top/mem_wb_0/g0_b0_i_1733_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.566 r  top/mem_wb_0/g0_b0_i_931/O[0]
                         net (fo=3, routed)           1.124    24.690    top/mem_wb_0/g0_b0_i_931_n_7
    SLICE_X36Y56         LUT3 (Prop_lut3_I2_O)        0.299    24.989 r  top/mem_wb_0/g0_b0_i_936/O
                         net (fo=2, routed)           0.655    25.644    top/mem_wb_0/g0_b0_i_936_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.124    25.768 r  top/mem_wb_0/g0_b0_i_498/O
                         net (fo=2, routed)           1.169    26.937    top/mem_wb_0/g0_b0_i_498_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    27.061 r  top/mem_wb_0/g0_b0_i_502/O
                         net (fo=1, routed)           0.000    27.061    top/mem_wb_0/g0_b0_i_502_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.611 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.611    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.725    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.839 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.839    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.953 r  top/mem_wb_0/g0_b0_i_2912/CO[3]
                         net (fo=1, routed)           0.000    27.953    top/mem_wb_0/g0_b0_i_2912_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.287 r  top/mem_wb_0/g0_b0_i_1807/O[1]
                         net (fo=20, routed)          2.018    30.304    top/mem_wb_0/g0_b0_i_1807_n_6
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.303    30.607 r  top/mem_wb_0/g0_b0_i_5835/O
                         net (fo=1, routed)           0.684    31.291    top/mem_wb_0/g0_b0_i_5835_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.798 r  top/mem_wb_0/g0_b0_i_4383/CO[3]
                         net (fo=1, routed)           0.000    31.798    top/mem_wb_0/g0_b0_i_4383_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.132 r  top/mem_wb_0/g0_b0_i_2911/O[1]
                         net (fo=3, routed)           0.991    33.123    top/mem_wb_0/g0_b0_i_2911_n_6
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.303    33.426 r  top/mem_wb_0/g0_b0_i_1801/O
                         net (fo=1, routed)           0.528    33.954    top/mem_wb_0/g0_b0_i_1801_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    34.361 r  top/mem_wb_0/g0_b0_i_944/O[1]
                         net (fo=3, routed)           1.778    36.139    top/mem_wb_0/g0_b0_i_944_n_6
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.303    36.442 r  top/mem_wb_0/g0_b0_i_964/O
                         net (fo=1, routed)           0.000    36.442    top/mem_wb_0/g0_b0_i_964_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.955 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    36.955    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.072 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.471    39.543    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I4_O)        0.124    39.667 r  top/mem_wb_0/g0_b0_i_8788/O
                         net (fo=6, routed)           0.823    40.490    top/mem_wb_0/im/content_42[19]
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.124    40.614 r  top/mem_wb_0/g0_b0_i_8789/O
                         net (fo=4, routed)           0.822    41.436    top/mem_wb_0/g0_b0_i_8789_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I0_O)        0.124    41.560 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.797    42.357    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.481 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.987    43.468    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.592 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    44.257    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.124    44.381 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.053    45.434    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.124    45.558 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.867    46.425    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I3_O)        0.124    46.549 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.849    47.398    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.124    47.522 r  top/mem_wb_0/g0_b0_i_7119/O
                         net (fo=1, routed)           0.668    48.190    top/mem_wb_0/g0_b0_i_7119_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.314 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           0.681    48.995    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    49.119 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.882    50.001    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.125 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.696    50.821    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I4_O)        0.124    50.945 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.668    51.613    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124    51.737 r  top/mem_wb_0/g0_b0_i_1978/O
                         net (fo=1, routed)           0.822    52.559    top/mem_wb_0/g0_b0_i_1978_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I3_O)        0.124    52.683 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           1.035    53.717    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.124    53.841 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.811    54.653    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.124    54.777 r  top/mem_wb_0/g0_b0_i_551/O
                         net (fo=1, routed)           0.596    55.372    top/mem_wb_0/g0_b0_i_551_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124    55.496 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.992    56.488    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    56.612 r  top/mem_wb_0/g0_b0_i_252/O
                         net (fo=1, routed)           0.658    57.271    top/mem_wb_0/g0_b0_i_252_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.124    57.395 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.255    58.650    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.150    58.800 f  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           0.817    59.617    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    59.949 f  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.649    60.598    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.722 f  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.007    62.728    im/n_array[5]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    62.852 r  im/g0_b7/O
                         net (fo=2, routed)           2.110    64.962    D4_OBUF
    B4                   OBUF (Prop_obuf_I_O)         3.563    68.525 r  B4_OBUF_inst/O
                         net (fo=0)                   0.000    68.525    B4
    B4                                                                r  B4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.352ns  (logic 14.271ns (20.879%)  route 54.081ns (79.121%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=18 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          2.249     2.767    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.124     2.891 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.391    10.282    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.406 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         3.220    13.626    top/mem_wb_0/regs_reg[351][3]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    13.750 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.750    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.297 r  top/mem_wb_0/g0_b0_i_1769/O[2]
                         net (fo=88, routed)          4.727    19.024    top/mem_wb_0/im/data_to_display0[7]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.302    19.326 r  top/mem_wb_0/g0_b0_i_937/O
                         net (fo=67, routed)          3.036    22.363    top/mem_wb_0/im/p_0_in[7]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.487 r  top/mem_wb_0/g0_b0_i_7930/O
                         net (fo=1, routed)           0.000    22.487    top/mem_wb_0/g0_b0_i_7930_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.888 r  top/mem_wb_0/g0_b0_i_7032/CO[3]
                         net (fo=1, routed)           0.000    22.888    top/mem_wb_0/g0_b0_i_7032_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.002    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.116    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    23.230    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  top/mem_wb_0/g0_b0_i_1733/CO[3]
                         net (fo=1, routed)           0.000    23.344    top/mem_wb_0/g0_b0_i_1733_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.566 r  top/mem_wb_0/g0_b0_i_931/O[0]
                         net (fo=3, routed)           1.124    24.690    top/mem_wb_0/g0_b0_i_931_n_7
    SLICE_X36Y56         LUT3 (Prop_lut3_I2_O)        0.299    24.989 r  top/mem_wb_0/g0_b0_i_936/O
                         net (fo=2, routed)           0.655    25.644    top/mem_wb_0/g0_b0_i_936_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.124    25.768 r  top/mem_wb_0/g0_b0_i_498/O
                         net (fo=2, routed)           1.169    26.937    top/mem_wb_0/g0_b0_i_498_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    27.061 r  top/mem_wb_0/g0_b0_i_502/O
                         net (fo=1, routed)           0.000    27.061    top/mem_wb_0/g0_b0_i_502_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.611 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.611    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.725    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.839 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.839    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.953 r  top/mem_wb_0/g0_b0_i_2912/CO[3]
                         net (fo=1, routed)           0.000    27.953    top/mem_wb_0/g0_b0_i_2912_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.287 r  top/mem_wb_0/g0_b0_i_1807/O[1]
                         net (fo=20, routed)          2.018    30.304    top/mem_wb_0/g0_b0_i_1807_n_6
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.303    30.607 r  top/mem_wb_0/g0_b0_i_5835/O
                         net (fo=1, routed)           0.684    31.291    top/mem_wb_0/g0_b0_i_5835_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.798 r  top/mem_wb_0/g0_b0_i_4383/CO[3]
                         net (fo=1, routed)           0.000    31.798    top/mem_wb_0/g0_b0_i_4383_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.132 r  top/mem_wb_0/g0_b0_i_2911/O[1]
                         net (fo=3, routed)           0.991    33.123    top/mem_wb_0/g0_b0_i_2911_n_6
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.303    33.426 r  top/mem_wb_0/g0_b0_i_1801/O
                         net (fo=1, routed)           0.528    33.954    top/mem_wb_0/g0_b0_i_1801_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    34.361 r  top/mem_wb_0/g0_b0_i_944/O[1]
                         net (fo=3, routed)           1.778    36.139    top/mem_wb_0/g0_b0_i_944_n_6
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.303    36.442 r  top/mem_wb_0/g0_b0_i_964/O
                         net (fo=1, routed)           0.000    36.442    top/mem_wb_0/g0_b0_i_964_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.955 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    36.955    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.072 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.471    39.543    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I4_O)        0.124    39.667 r  top/mem_wb_0/g0_b0_i_8788/O
                         net (fo=6, routed)           0.823    40.490    top/mem_wb_0/im/content_42[19]
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.124    40.614 r  top/mem_wb_0/g0_b0_i_8789/O
                         net (fo=4, routed)           0.822    41.436    top/mem_wb_0/g0_b0_i_8789_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I0_O)        0.124    41.560 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.797    42.357    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.481 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.987    43.468    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.592 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    44.257    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.124    44.381 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.053    45.434    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.124    45.558 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.867    46.425    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I3_O)        0.124    46.549 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.849    47.398    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.124    47.522 r  top/mem_wb_0/g0_b0_i_7119/O
                         net (fo=1, routed)           0.668    48.190    top/mem_wb_0/g0_b0_i_7119_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.314 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           0.681    48.995    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    49.119 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.882    50.001    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.125 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.696    50.821    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I4_O)        0.124    50.945 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.668    51.613    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124    51.737 r  top/mem_wb_0/g0_b0_i_1978/O
                         net (fo=1, routed)           0.822    52.559    top/mem_wb_0/g0_b0_i_1978_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I3_O)        0.124    52.683 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           1.035    53.717    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.124    53.841 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.811    54.653    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.124    54.777 r  top/mem_wb_0/g0_b0_i_551/O
                         net (fo=1, routed)           0.596    55.372    top/mem_wb_0/g0_b0_i_551_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124    55.496 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.992    56.488    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    56.612 r  top/mem_wb_0/g0_b0_i_252/O
                         net (fo=1, routed)           0.658    57.271    top/mem_wb_0/g0_b0_i_252_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.124    57.395 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.255    58.650    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.150    58.800 f  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           0.817    59.617    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    59.949 f  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.649    60.598    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.722 f  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           1.758    62.479    im/n_array[5]
    SLICE_X64Y73         LUT6 (Prop_lut6_I5_O)        0.124    62.603 r  im/g0_b4/O
                         net (fo=2, routed)           2.190    64.793    F4_OBUF
    B1                   OBUF (Prop_obuf_I_O)         3.559    68.352 r  B1_OBUF_inst/O
                         net (fo=0)                   0.000    68.352    B1
    B1                                                                r  B1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.312ns  (logic 14.258ns (20.872%)  route 54.054ns (79.128%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=18 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          2.249     2.767    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.124     2.891 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.391    10.282    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.406 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         3.220    13.626    top/mem_wb_0/regs_reg[351][3]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    13.750 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.750    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.297 r  top/mem_wb_0/g0_b0_i_1769/O[2]
                         net (fo=88, routed)          4.727    19.024    top/mem_wb_0/im/data_to_display0[7]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.302    19.326 r  top/mem_wb_0/g0_b0_i_937/O
                         net (fo=67, routed)          3.036    22.363    top/mem_wb_0/im/p_0_in[7]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.487 r  top/mem_wb_0/g0_b0_i_7930/O
                         net (fo=1, routed)           0.000    22.487    top/mem_wb_0/g0_b0_i_7930_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.888 r  top/mem_wb_0/g0_b0_i_7032/CO[3]
                         net (fo=1, routed)           0.000    22.888    top/mem_wb_0/g0_b0_i_7032_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.002    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.116    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    23.230    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  top/mem_wb_0/g0_b0_i_1733/CO[3]
                         net (fo=1, routed)           0.000    23.344    top/mem_wb_0/g0_b0_i_1733_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.566 r  top/mem_wb_0/g0_b0_i_931/O[0]
                         net (fo=3, routed)           1.124    24.690    top/mem_wb_0/g0_b0_i_931_n_7
    SLICE_X36Y56         LUT3 (Prop_lut3_I2_O)        0.299    24.989 r  top/mem_wb_0/g0_b0_i_936/O
                         net (fo=2, routed)           0.655    25.644    top/mem_wb_0/g0_b0_i_936_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.124    25.768 r  top/mem_wb_0/g0_b0_i_498/O
                         net (fo=2, routed)           1.169    26.937    top/mem_wb_0/g0_b0_i_498_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    27.061 r  top/mem_wb_0/g0_b0_i_502/O
                         net (fo=1, routed)           0.000    27.061    top/mem_wb_0/g0_b0_i_502_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.611 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.611    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.725    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.839 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.839    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.953 r  top/mem_wb_0/g0_b0_i_2912/CO[3]
                         net (fo=1, routed)           0.000    27.953    top/mem_wb_0/g0_b0_i_2912_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.287 r  top/mem_wb_0/g0_b0_i_1807/O[1]
                         net (fo=20, routed)          2.018    30.304    top/mem_wb_0/g0_b0_i_1807_n_6
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.303    30.607 r  top/mem_wb_0/g0_b0_i_5835/O
                         net (fo=1, routed)           0.684    31.291    top/mem_wb_0/g0_b0_i_5835_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.798 r  top/mem_wb_0/g0_b0_i_4383/CO[3]
                         net (fo=1, routed)           0.000    31.798    top/mem_wb_0/g0_b0_i_4383_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.132 r  top/mem_wb_0/g0_b0_i_2911/O[1]
                         net (fo=3, routed)           0.991    33.123    top/mem_wb_0/g0_b0_i_2911_n_6
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.303    33.426 r  top/mem_wb_0/g0_b0_i_1801/O
                         net (fo=1, routed)           0.528    33.954    top/mem_wb_0/g0_b0_i_1801_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    34.361 r  top/mem_wb_0/g0_b0_i_944/O[1]
                         net (fo=3, routed)           1.778    36.139    top/mem_wb_0/g0_b0_i_944_n_6
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.303    36.442 r  top/mem_wb_0/g0_b0_i_964/O
                         net (fo=1, routed)           0.000    36.442    top/mem_wb_0/g0_b0_i_964_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.955 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    36.955    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.072 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.471    39.543    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I4_O)        0.124    39.667 r  top/mem_wb_0/g0_b0_i_8788/O
                         net (fo=6, routed)           0.823    40.490    top/mem_wb_0/im/content_42[19]
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.124    40.614 r  top/mem_wb_0/g0_b0_i_8789/O
                         net (fo=4, routed)           0.822    41.436    top/mem_wb_0/g0_b0_i_8789_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I0_O)        0.124    41.560 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.797    42.357    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.481 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.987    43.468    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.592 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    44.257    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.124    44.381 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.053    45.434    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.124    45.558 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.867    46.425    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I3_O)        0.124    46.549 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.849    47.398    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.124    47.522 r  top/mem_wb_0/g0_b0_i_7119/O
                         net (fo=1, routed)           0.668    48.190    top/mem_wb_0/g0_b0_i_7119_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.314 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           0.681    48.995    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    49.119 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.882    50.001    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.125 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.696    50.821    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I4_O)        0.124    50.945 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.668    51.613    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124    51.737 r  top/mem_wb_0/g0_b0_i_1978/O
                         net (fo=1, routed)           0.822    52.559    top/mem_wb_0/g0_b0_i_1978_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I3_O)        0.124    52.683 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           1.035    53.717    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.124    53.841 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.811    54.653    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.124    54.777 r  top/mem_wb_0/g0_b0_i_551/O
                         net (fo=1, routed)           0.596    55.372    top/mem_wb_0/g0_b0_i_551_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124    55.496 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.992    56.488    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    56.612 r  top/mem_wb_0/g0_b0_i_252/O
                         net (fo=1, routed)           0.658    57.271    top/mem_wb_0/g0_b0_i_252_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.124    57.395 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.255    58.650    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.150    58.800 f  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           0.817    59.617    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    59.949 f  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.649    60.598    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.722 f  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           2.007    62.728    im/n_array[5]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    62.852 r  im/g0_b7/O
                         net (fo=2, routed)           1.914    64.766    D4_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546    68.312 r  D4_OBUF_inst/O
                         net (fo=0)                   0.000    68.312    D4
    D4                                                                r  D4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            E3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.228ns  (logic 14.256ns (20.894%)  route 53.972ns (79.106%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=18 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          2.249     2.767    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.124     2.891 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.391    10.282    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.406 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         3.220    13.626    top/mem_wb_0/regs_reg[351][3]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    13.750 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.750    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.297 r  top/mem_wb_0/g0_b0_i_1769/O[2]
                         net (fo=88, routed)          4.727    19.024    top/mem_wb_0/im/data_to_display0[7]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.302    19.326 r  top/mem_wb_0/g0_b0_i_937/O
                         net (fo=67, routed)          3.036    22.363    top/mem_wb_0/im/p_0_in[7]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.487 r  top/mem_wb_0/g0_b0_i_7930/O
                         net (fo=1, routed)           0.000    22.487    top/mem_wb_0/g0_b0_i_7930_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.888 r  top/mem_wb_0/g0_b0_i_7032/CO[3]
                         net (fo=1, routed)           0.000    22.888    top/mem_wb_0/g0_b0_i_7032_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.002    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.116    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    23.230    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  top/mem_wb_0/g0_b0_i_1733/CO[3]
                         net (fo=1, routed)           0.000    23.344    top/mem_wb_0/g0_b0_i_1733_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.566 r  top/mem_wb_0/g0_b0_i_931/O[0]
                         net (fo=3, routed)           1.124    24.690    top/mem_wb_0/g0_b0_i_931_n_7
    SLICE_X36Y56         LUT3 (Prop_lut3_I2_O)        0.299    24.989 r  top/mem_wb_0/g0_b0_i_936/O
                         net (fo=2, routed)           0.655    25.644    top/mem_wb_0/g0_b0_i_936_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.124    25.768 r  top/mem_wb_0/g0_b0_i_498/O
                         net (fo=2, routed)           1.169    26.937    top/mem_wb_0/g0_b0_i_498_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    27.061 r  top/mem_wb_0/g0_b0_i_502/O
                         net (fo=1, routed)           0.000    27.061    top/mem_wb_0/g0_b0_i_502_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.611 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.611    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.725    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.839 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.839    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.953 r  top/mem_wb_0/g0_b0_i_2912/CO[3]
                         net (fo=1, routed)           0.000    27.953    top/mem_wb_0/g0_b0_i_2912_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.287 r  top/mem_wb_0/g0_b0_i_1807/O[1]
                         net (fo=20, routed)          2.018    30.304    top/mem_wb_0/g0_b0_i_1807_n_6
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.303    30.607 r  top/mem_wb_0/g0_b0_i_5835/O
                         net (fo=1, routed)           0.684    31.291    top/mem_wb_0/g0_b0_i_5835_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.798 r  top/mem_wb_0/g0_b0_i_4383/CO[3]
                         net (fo=1, routed)           0.000    31.798    top/mem_wb_0/g0_b0_i_4383_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.132 r  top/mem_wb_0/g0_b0_i_2911/O[1]
                         net (fo=3, routed)           0.991    33.123    top/mem_wb_0/g0_b0_i_2911_n_6
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.303    33.426 r  top/mem_wb_0/g0_b0_i_1801/O
                         net (fo=1, routed)           0.528    33.954    top/mem_wb_0/g0_b0_i_1801_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    34.361 r  top/mem_wb_0/g0_b0_i_944/O[1]
                         net (fo=3, routed)           1.778    36.139    top/mem_wb_0/g0_b0_i_944_n_6
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.303    36.442 r  top/mem_wb_0/g0_b0_i_964/O
                         net (fo=1, routed)           0.000    36.442    top/mem_wb_0/g0_b0_i_964_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.955 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    36.955    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.072 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.471    39.543    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I4_O)        0.124    39.667 r  top/mem_wb_0/g0_b0_i_8788/O
                         net (fo=6, routed)           0.823    40.490    top/mem_wb_0/im/content_42[19]
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.124    40.614 r  top/mem_wb_0/g0_b0_i_8789/O
                         net (fo=4, routed)           0.822    41.436    top/mem_wb_0/g0_b0_i_8789_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I0_O)        0.124    41.560 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.797    42.357    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.481 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.987    43.468    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.592 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    44.257    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.124    44.381 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.053    45.434    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.124    45.558 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.867    46.425    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I3_O)        0.124    46.549 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.849    47.398    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.124    47.522 r  top/mem_wb_0/g0_b0_i_7119/O
                         net (fo=1, routed)           0.668    48.190    top/mem_wb_0/g0_b0_i_7119_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.314 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           0.681    48.995    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    49.119 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.882    50.001    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.125 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.696    50.821    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I4_O)        0.124    50.945 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.668    51.613    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124    51.737 r  top/mem_wb_0/g0_b0_i_1978/O
                         net (fo=1, routed)           0.822    52.559    top/mem_wb_0/g0_b0_i_1978_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I3_O)        0.124    52.683 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           1.035    53.717    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.124    53.841 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.811    54.653    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.124    54.777 r  top/mem_wb_0/g0_b0_i_551/O
                         net (fo=1, routed)           0.596    55.372    top/mem_wb_0/g0_b0_i_551_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124    55.496 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.992    56.488    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    56.612 r  top/mem_wb_0/g0_b0_i_252/O
                         net (fo=1, routed)           0.658    57.271    top/mem_wb_0/g0_b0_i_252_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.124    57.395 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.255    58.650    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.150    58.800 f  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           0.817    59.617    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    59.949 f  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.649    60.598    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.722 f  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           1.993    62.714    im/n_array[5]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    62.838 r  im/g0_b6/O
                         net (fo=2, routed)           1.846    64.684    E3_OBUF
    E3                   OBUF (Prop_obuf_I_O)         3.544    68.228 r  E3_OBUF_inst/O
                         net (fo=0)                   0.000    68.228    E3
    E3                                                                r  E3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.201ns  (logic 14.272ns (20.927%)  route 53.929ns (79.073%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=18 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          2.249     2.767    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.124     2.891 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.391    10.282    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.406 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         3.220    13.626    top/mem_wb_0/regs_reg[351][3]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    13.750 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.750    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.297 r  top/mem_wb_0/g0_b0_i_1769/O[2]
                         net (fo=88, routed)          4.727    19.024    top/mem_wb_0/im/data_to_display0[7]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.302    19.326 r  top/mem_wb_0/g0_b0_i_937/O
                         net (fo=67, routed)          3.036    22.363    top/mem_wb_0/im/p_0_in[7]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.487 r  top/mem_wb_0/g0_b0_i_7930/O
                         net (fo=1, routed)           0.000    22.487    top/mem_wb_0/g0_b0_i_7930_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.888 r  top/mem_wb_0/g0_b0_i_7032/CO[3]
                         net (fo=1, routed)           0.000    22.888    top/mem_wb_0/g0_b0_i_7032_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.002    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.116    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    23.230    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  top/mem_wb_0/g0_b0_i_1733/CO[3]
                         net (fo=1, routed)           0.000    23.344    top/mem_wb_0/g0_b0_i_1733_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.566 r  top/mem_wb_0/g0_b0_i_931/O[0]
                         net (fo=3, routed)           1.124    24.690    top/mem_wb_0/g0_b0_i_931_n_7
    SLICE_X36Y56         LUT3 (Prop_lut3_I2_O)        0.299    24.989 r  top/mem_wb_0/g0_b0_i_936/O
                         net (fo=2, routed)           0.655    25.644    top/mem_wb_0/g0_b0_i_936_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.124    25.768 r  top/mem_wb_0/g0_b0_i_498/O
                         net (fo=2, routed)           1.169    26.937    top/mem_wb_0/g0_b0_i_498_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    27.061 r  top/mem_wb_0/g0_b0_i_502/O
                         net (fo=1, routed)           0.000    27.061    top/mem_wb_0/g0_b0_i_502_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.611 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.611    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.725    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.839 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.839    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.953 r  top/mem_wb_0/g0_b0_i_2912/CO[3]
                         net (fo=1, routed)           0.000    27.953    top/mem_wb_0/g0_b0_i_2912_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.287 r  top/mem_wb_0/g0_b0_i_1807/O[1]
                         net (fo=20, routed)          2.018    30.304    top/mem_wb_0/g0_b0_i_1807_n_6
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.303    30.607 r  top/mem_wb_0/g0_b0_i_5835/O
                         net (fo=1, routed)           0.684    31.291    top/mem_wb_0/g0_b0_i_5835_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.798 r  top/mem_wb_0/g0_b0_i_4383/CO[3]
                         net (fo=1, routed)           0.000    31.798    top/mem_wb_0/g0_b0_i_4383_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.132 r  top/mem_wb_0/g0_b0_i_2911/O[1]
                         net (fo=3, routed)           0.991    33.123    top/mem_wb_0/g0_b0_i_2911_n_6
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.303    33.426 r  top/mem_wb_0/g0_b0_i_1801/O
                         net (fo=1, routed)           0.528    33.954    top/mem_wb_0/g0_b0_i_1801_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    34.361 r  top/mem_wb_0/g0_b0_i_944/O[1]
                         net (fo=3, routed)           1.778    36.139    top/mem_wb_0/g0_b0_i_944_n_6
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.303    36.442 r  top/mem_wb_0/g0_b0_i_964/O
                         net (fo=1, routed)           0.000    36.442    top/mem_wb_0/g0_b0_i_964_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.955 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    36.955    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.072 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.471    39.543    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I4_O)        0.124    39.667 r  top/mem_wb_0/g0_b0_i_8788/O
                         net (fo=6, routed)           0.823    40.490    top/mem_wb_0/im/content_42[19]
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.124    40.614 r  top/mem_wb_0/g0_b0_i_8789/O
                         net (fo=4, routed)           0.822    41.436    top/mem_wb_0/g0_b0_i_8789_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I0_O)        0.124    41.560 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.797    42.357    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.481 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.987    43.468    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.592 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    44.257    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.124    44.381 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.053    45.434    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.124    45.558 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.867    46.425    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I3_O)        0.124    46.549 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.849    47.398    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.124    47.522 r  top/mem_wb_0/g0_b0_i_7119/O
                         net (fo=1, routed)           0.668    48.190    top/mem_wb_0/g0_b0_i_7119_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.314 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           0.681    48.995    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    49.119 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.882    50.001    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.125 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.696    50.821    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I4_O)        0.124    50.945 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.668    51.613    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124    51.737 r  top/mem_wb_0/g0_b0_i_1978/O
                         net (fo=1, routed)           0.822    52.559    top/mem_wb_0/g0_b0_i_1978_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I3_O)        0.124    52.683 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           1.035    53.717    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.124    53.841 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.811    54.653    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.124    54.777 r  top/mem_wb_0/g0_b0_i_551/O
                         net (fo=1, routed)           0.596    55.372    top/mem_wb_0/g0_b0_i_551_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124    55.496 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.992    56.488    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    56.612 r  top/mem_wb_0/g0_b0_i_252/O
                         net (fo=1, routed)           0.658    57.271    top/mem_wb_0/g0_b0_i_252_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.124    57.395 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.255    58.650    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.150    58.800 r  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           0.817    59.617    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    59.949 r  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.649    60.598    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.722 r  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           1.749    62.470    im/n_array[5]
    SLICE_X64Y73         LUT6 (Prop_lut6_I5_O)        0.124    62.594 r  im/g0_b3/O
                         net (fo=2, routed)           2.047    64.641    F3_OBUF
    A1                   OBUF (Prop_obuf_I_O)         3.560    68.201 r  A1_OBUF_inst/O
                         net (fo=0)                   0.000    68.201    A1
    A1                                                                r  A1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.003ns  (logic 14.275ns (20.992%)  route 53.728ns (79.008%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=18 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          2.249     2.767    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.124     2.891 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.391    10.282    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.406 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         3.220    13.626    top/mem_wb_0/regs_reg[351][3]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    13.750 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.750    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.297 r  top/mem_wb_0/g0_b0_i_1769/O[2]
                         net (fo=88, routed)          4.727    19.024    top/mem_wb_0/im/data_to_display0[7]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.302    19.326 r  top/mem_wb_0/g0_b0_i_937/O
                         net (fo=67, routed)          3.036    22.363    top/mem_wb_0/im/p_0_in[7]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.487 r  top/mem_wb_0/g0_b0_i_7930/O
                         net (fo=1, routed)           0.000    22.487    top/mem_wb_0/g0_b0_i_7930_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.888 r  top/mem_wb_0/g0_b0_i_7032/CO[3]
                         net (fo=1, routed)           0.000    22.888    top/mem_wb_0/g0_b0_i_7032_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.002    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.116    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    23.230    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  top/mem_wb_0/g0_b0_i_1733/CO[3]
                         net (fo=1, routed)           0.000    23.344    top/mem_wb_0/g0_b0_i_1733_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.566 r  top/mem_wb_0/g0_b0_i_931/O[0]
                         net (fo=3, routed)           1.124    24.690    top/mem_wb_0/g0_b0_i_931_n_7
    SLICE_X36Y56         LUT3 (Prop_lut3_I2_O)        0.299    24.989 r  top/mem_wb_0/g0_b0_i_936/O
                         net (fo=2, routed)           0.655    25.644    top/mem_wb_0/g0_b0_i_936_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.124    25.768 r  top/mem_wb_0/g0_b0_i_498/O
                         net (fo=2, routed)           1.169    26.937    top/mem_wb_0/g0_b0_i_498_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    27.061 r  top/mem_wb_0/g0_b0_i_502/O
                         net (fo=1, routed)           0.000    27.061    top/mem_wb_0/g0_b0_i_502_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.611 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.611    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.725    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.839 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.839    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.953 r  top/mem_wb_0/g0_b0_i_2912/CO[3]
                         net (fo=1, routed)           0.000    27.953    top/mem_wb_0/g0_b0_i_2912_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.287 r  top/mem_wb_0/g0_b0_i_1807/O[1]
                         net (fo=20, routed)          2.018    30.304    top/mem_wb_0/g0_b0_i_1807_n_6
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.303    30.607 r  top/mem_wb_0/g0_b0_i_5835/O
                         net (fo=1, routed)           0.684    31.291    top/mem_wb_0/g0_b0_i_5835_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.798 r  top/mem_wb_0/g0_b0_i_4383/CO[3]
                         net (fo=1, routed)           0.000    31.798    top/mem_wb_0/g0_b0_i_4383_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.132 r  top/mem_wb_0/g0_b0_i_2911/O[1]
                         net (fo=3, routed)           0.991    33.123    top/mem_wb_0/g0_b0_i_2911_n_6
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.303    33.426 r  top/mem_wb_0/g0_b0_i_1801/O
                         net (fo=1, routed)           0.528    33.954    top/mem_wb_0/g0_b0_i_1801_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    34.361 r  top/mem_wb_0/g0_b0_i_944/O[1]
                         net (fo=3, routed)           1.778    36.139    top/mem_wb_0/g0_b0_i_944_n_6
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.303    36.442 r  top/mem_wb_0/g0_b0_i_964/O
                         net (fo=1, routed)           0.000    36.442    top/mem_wb_0/g0_b0_i_964_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.955 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    36.955    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.072 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.471    39.543    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I4_O)        0.124    39.667 r  top/mem_wb_0/g0_b0_i_8788/O
                         net (fo=6, routed)           0.823    40.490    top/mem_wb_0/im/content_42[19]
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.124    40.614 r  top/mem_wb_0/g0_b0_i_8789/O
                         net (fo=4, routed)           0.822    41.436    top/mem_wb_0/g0_b0_i_8789_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I0_O)        0.124    41.560 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.797    42.357    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.481 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.987    43.468    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.592 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    44.257    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.124    44.381 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.053    45.434    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.124    45.558 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.867    46.425    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I3_O)        0.124    46.549 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.849    47.398    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.124    47.522 r  top/mem_wb_0/g0_b0_i_7119/O
                         net (fo=1, routed)           0.668    48.190    top/mem_wb_0/g0_b0_i_7119_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.314 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           0.681    48.995    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    49.119 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.882    50.001    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.125 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.696    50.821    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I4_O)        0.124    50.945 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.668    51.613    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124    51.737 r  top/mem_wb_0/g0_b0_i_1978/O
                         net (fo=1, routed)           0.822    52.559    top/mem_wb_0/g0_b0_i_1978_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I3_O)        0.124    52.683 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           1.035    53.717    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.124    53.841 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.811    54.653    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.124    54.777 r  top/mem_wb_0/g0_b0_i_551/O
                         net (fo=1, routed)           0.596    55.372    top/mem_wb_0/g0_b0_i_551_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124    55.496 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.992    56.488    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    56.612 r  top/mem_wb_0/g0_b0_i_252/O
                         net (fo=1, routed)           0.658    57.271    top/mem_wb_0/g0_b0_i_252_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.124    57.395 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.255    58.650    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.150    58.800 r  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           0.817    59.617    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    59.949 r  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.649    60.598    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.722 r  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           1.692    62.413    im/n_array[5]
    SLICE_X64Y73         LUT6 (Prop_lut6_I5_O)        0.124    62.537 r  im/g0_b1/O
                         net (fo=2, routed)           1.902    64.440    D2_OBUF
    B2                   OBUF (Prop_obuf_I_O)         3.563    68.003 r  B2_OBUF_inst/O
                         net (fo=0)                   0.000    68.003    B2
    B2                                                                r  B2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            B3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        68.000ns  (logic 14.277ns (20.995%)  route 53.723ns (79.005%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=18 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          2.249     2.767    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.124     2.891 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.391    10.282    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.406 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         3.220    13.626    top/mem_wb_0/regs_reg[351][3]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    13.750 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.750    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.297 r  top/mem_wb_0/g0_b0_i_1769/O[2]
                         net (fo=88, routed)          4.727    19.024    top/mem_wb_0/im/data_to_display0[7]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.302    19.326 r  top/mem_wb_0/g0_b0_i_937/O
                         net (fo=67, routed)          3.036    22.363    top/mem_wb_0/im/p_0_in[7]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.487 r  top/mem_wb_0/g0_b0_i_7930/O
                         net (fo=1, routed)           0.000    22.487    top/mem_wb_0/g0_b0_i_7930_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.888 r  top/mem_wb_0/g0_b0_i_7032/CO[3]
                         net (fo=1, routed)           0.000    22.888    top/mem_wb_0/g0_b0_i_7032_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.002    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.116    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    23.230    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  top/mem_wb_0/g0_b0_i_1733/CO[3]
                         net (fo=1, routed)           0.000    23.344    top/mem_wb_0/g0_b0_i_1733_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.566 r  top/mem_wb_0/g0_b0_i_931/O[0]
                         net (fo=3, routed)           1.124    24.690    top/mem_wb_0/g0_b0_i_931_n_7
    SLICE_X36Y56         LUT3 (Prop_lut3_I2_O)        0.299    24.989 r  top/mem_wb_0/g0_b0_i_936/O
                         net (fo=2, routed)           0.655    25.644    top/mem_wb_0/g0_b0_i_936_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.124    25.768 r  top/mem_wb_0/g0_b0_i_498/O
                         net (fo=2, routed)           1.169    26.937    top/mem_wb_0/g0_b0_i_498_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    27.061 r  top/mem_wb_0/g0_b0_i_502/O
                         net (fo=1, routed)           0.000    27.061    top/mem_wb_0/g0_b0_i_502_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.611 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.611    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.725    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.839 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.839    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.953 r  top/mem_wb_0/g0_b0_i_2912/CO[3]
                         net (fo=1, routed)           0.000    27.953    top/mem_wb_0/g0_b0_i_2912_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.287 r  top/mem_wb_0/g0_b0_i_1807/O[1]
                         net (fo=20, routed)          2.018    30.304    top/mem_wb_0/g0_b0_i_1807_n_6
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.303    30.607 r  top/mem_wb_0/g0_b0_i_5835/O
                         net (fo=1, routed)           0.684    31.291    top/mem_wb_0/g0_b0_i_5835_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.798 r  top/mem_wb_0/g0_b0_i_4383/CO[3]
                         net (fo=1, routed)           0.000    31.798    top/mem_wb_0/g0_b0_i_4383_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.132 r  top/mem_wb_0/g0_b0_i_2911/O[1]
                         net (fo=3, routed)           0.991    33.123    top/mem_wb_0/g0_b0_i_2911_n_6
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.303    33.426 r  top/mem_wb_0/g0_b0_i_1801/O
                         net (fo=1, routed)           0.528    33.954    top/mem_wb_0/g0_b0_i_1801_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    34.361 r  top/mem_wb_0/g0_b0_i_944/O[1]
                         net (fo=3, routed)           1.778    36.139    top/mem_wb_0/g0_b0_i_944_n_6
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.303    36.442 r  top/mem_wb_0/g0_b0_i_964/O
                         net (fo=1, routed)           0.000    36.442    top/mem_wb_0/g0_b0_i_964_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.955 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    36.955    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.072 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.471    39.543    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I4_O)        0.124    39.667 r  top/mem_wb_0/g0_b0_i_8788/O
                         net (fo=6, routed)           0.823    40.490    top/mem_wb_0/im/content_42[19]
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.124    40.614 r  top/mem_wb_0/g0_b0_i_8789/O
                         net (fo=4, routed)           0.822    41.436    top/mem_wb_0/g0_b0_i_8789_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I0_O)        0.124    41.560 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.797    42.357    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.481 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.987    43.468    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.592 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    44.257    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.124    44.381 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.053    45.434    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.124    45.558 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.867    46.425    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I3_O)        0.124    46.549 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.849    47.398    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.124    47.522 r  top/mem_wb_0/g0_b0_i_7119/O
                         net (fo=1, routed)           0.668    48.190    top/mem_wb_0/g0_b0_i_7119_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.314 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           0.681    48.995    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    49.119 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.882    50.001    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.125 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.696    50.821    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I4_O)        0.124    50.945 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.668    51.613    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124    51.737 r  top/mem_wb_0/g0_b0_i_1978/O
                         net (fo=1, routed)           0.822    52.559    top/mem_wb_0/g0_b0_i_1978_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I3_O)        0.124    52.683 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           1.035    53.717    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.124    53.841 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.811    54.653    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.124    54.777 r  top/mem_wb_0/g0_b0_i_551/O
                         net (fo=1, routed)           0.596    55.372    top/mem_wb_0/g0_b0_i_551_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124    55.496 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.992    56.488    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    56.612 r  top/mem_wb_0/g0_b0_i_252/O
                         net (fo=1, routed)           0.658    57.271    top/mem_wb_0/g0_b0_i_252_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.124    57.395 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.255    58.650    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.150    58.800 r  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           0.817    59.617    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    59.949 r  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.649    60.598    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.722 r  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           1.684    62.405    im/n_array[5]
    SLICE_X64Y73         LUT6 (Prop_lut6_I5_O)        0.124    62.529 r  im/g0_b2/O
                         net (fo=2, routed)           1.906    64.435    E2_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.565    68.000 r  B3_OBUF_inst/O
                         net (fo=0)                   0.000    68.000    B3
    B3                                                                r  B3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        67.935ns  (logic 14.279ns (21.018%)  route 53.656ns (78.982%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=18 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          2.249     2.767    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.124     2.891 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.391    10.282    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.406 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         3.220    13.626    top/mem_wb_0/regs_reg[351][3]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    13.750 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.750    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.297 r  top/mem_wb_0/g0_b0_i_1769/O[2]
                         net (fo=88, routed)          4.727    19.024    top/mem_wb_0/im/data_to_display0[7]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.302    19.326 r  top/mem_wb_0/g0_b0_i_937/O
                         net (fo=67, routed)          3.036    22.363    top/mem_wb_0/im/p_0_in[7]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.487 r  top/mem_wb_0/g0_b0_i_7930/O
                         net (fo=1, routed)           0.000    22.487    top/mem_wb_0/g0_b0_i_7930_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.888 r  top/mem_wb_0/g0_b0_i_7032/CO[3]
                         net (fo=1, routed)           0.000    22.888    top/mem_wb_0/g0_b0_i_7032_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.002    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.116    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    23.230    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  top/mem_wb_0/g0_b0_i_1733/CO[3]
                         net (fo=1, routed)           0.000    23.344    top/mem_wb_0/g0_b0_i_1733_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.566 r  top/mem_wb_0/g0_b0_i_931/O[0]
                         net (fo=3, routed)           1.124    24.690    top/mem_wb_0/g0_b0_i_931_n_7
    SLICE_X36Y56         LUT3 (Prop_lut3_I2_O)        0.299    24.989 r  top/mem_wb_0/g0_b0_i_936/O
                         net (fo=2, routed)           0.655    25.644    top/mem_wb_0/g0_b0_i_936_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.124    25.768 r  top/mem_wb_0/g0_b0_i_498/O
                         net (fo=2, routed)           1.169    26.937    top/mem_wb_0/g0_b0_i_498_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    27.061 r  top/mem_wb_0/g0_b0_i_502/O
                         net (fo=1, routed)           0.000    27.061    top/mem_wb_0/g0_b0_i_502_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.611 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.611    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.725    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.839 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.839    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.953 r  top/mem_wb_0/g0_b0_i_2912/CO[3]
                         net (fo=1, routed)           0.000    27.953    top/mem_wb_0/g0_b0_i_2912_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.287 r  top/mem_wb_0/g0_b0_i_1807/O[1]
                         net (fo=20, routed)          2.018    30.304    top/mem_wb_0/g0_b0_i_1807_n_6
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.303    30.607 r  top/mem_wb_0/g0_b0_i_5835/O
                         net (fo=1, routed)           0.684    31.291    top/mem_wb_0/g0_b0_i_5835_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.798 r  top/mem_wb_0/g0_b0_i_4383/CO[3]
                         net (fo=1, routed)           0.000    31.798    top/mem_wb_0/g0_b0_i_4383_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.132 r  top/mem_wb_0/g0_b0_i_2911/O[1]
                         net (fo=3, routed)           0.991    33.123    top/mem_wb_0/g0_b0_i_2911_n_6
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.303    33.426 r  top/mem_wb_0/g0_b0_i_1801/O
                         net (fo=1, routed)           0.528    33.954    top/mem_wb_0/g0_b0_i_1801_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    34.361 r  top/mem_wb_0/g0_b0_i_944/O[1]
                         net (fo=3, routed)           1.778    36.139    top/mem_wb_0/g0_b0_i_944_n_6
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.303    36.442 r  top/mem_wb_0/g0_b0_i_964/O
                         net (fo=1, routed)           0.000    36.442    top/mem_wb_0/g0_b0_i_964_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.955 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    36.955    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.072 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.471    39.543    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I4_O)        0.124    39.667 r  top/mem_wb_0/g0_b0_i_8788/O
                         net (fo=6, routed)           0.823    40.490    top/mem_wb_0/im/content_42[19]
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.124    40.614 r  top/mem_wb_0/g0_b0_i_8789/O
                         net (fo=4, routed)           0.822    41.436    top/mem_wb_0/g0_b0_i_8789_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I0_O)        0.124    41.560 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.797    42.357    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.481 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.987    43.468    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.592 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    44.257    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.124    44.381 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.053    45.434    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.124    45.558 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.867    46.425    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I3_O)        0.124    46.549 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.849    47.398    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.124    47.522 r  top/mem_wb_0/g0_b0_i_7119/O
                         net (fo=1, routed)           0.668    48.190    top/mem_wb_0/g0_b0_i_7119_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.314 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           0.681    48.995    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    49.119 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.882    50.001    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.125 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.696    50.821    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I4_O)        0.124    50.945 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.668    51.613    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124    51.737 r  top/mem_wb_0/g0_b0_i_1978/O
                         net (fo=1, routed)           0.822    52.559    top/mem_wb_0/g0_b0_i_1978_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I3_O)        0.124    52.683 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           1.035    53.717    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.124    53.841 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.811    54.653    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.124    54.777 r  top/mem_wb_0/g0_b0_i_551/O
                         net (fo=1, routed)           0.596    55.372    top/mem_wb_0/g0_b0_i_551_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124    55.496 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.992    56.488    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    56.612 r  top/mem_wb_0/g0_b0_i_252/O
                         net (fo=1, routed)           0.658    57.271    top/mem_wb_0/g0_b0_i_252_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.124    57.395 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.255    58.650    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.150    58.800 r  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           0.817    59.617    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    59.949 r  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.649    60.598    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.722 r  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           1.475    62.196    im/n_array[5]
    SLICE_X64Y74         LUT6 (Prop_lut6_I5_O)        0.124    62.320 r  im/g0_b5/O
                         net (fo=2, routed)           2.048    64.368    D3_OBUF
    A3                   OBUF (Prop_obuf_I_O)         3.567    67.935 r  A3_OBUF_inst/O
                         net (fo=0)                   0.000    67.935    A3
    A3                                                                r  A3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/mem_wb_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            D2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        67.916ns  (logic 14.267ns (21.006%)  route 53.650ns (78.994%))
  Logic Levels:           54  (CARRY4=17 FDCE=1 LUT1=1 LUT3=4 LUT4=2 LUT5=18 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/mem_wb_0/rd_index_out_reg[2]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  top/mem_wb_0/rd_index_out_reg[2]/Q
                         net (fo=51, routed)          2.249     2.767    top/mem_wb_0/MEM_WB_WB_rd_index[2]
    SLICE_X38Y23         LUT5 (Prop_lut5_I2_O)        0.124     2.891 r  top/mem_wb_0/regs[351]_i_2/O
                         net (fo=155, routed)         7.391    10.282    top/mem_wb_0/regs[351]_i_2_n_0
    SLICE_X55Y29         LUT4 (Prop_lut4_I1_O)        0.124    10.406 f  top/mem_wb_0/regs[325]_i_1/O
                         net (fo=158, routed)         3.220    13.626    top/mem_wb_0/regs_reg[351][3]
    SLICE_X40Y41         LUT1 (Prop_lut1_I0_O)        0.124    13.750 r  top/mem_wb_0/g0_b0_i_2900/O
                         net (fo=1, routed)           0.000    13.750    top/mem_wb_0/g0_b0_i_2900_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    14.297 r  top/mem_wb_0/g0_b0_i_1769/O[2]
                         net (fo=88, routed)          4.727    19.024    top/mem_wb_0/im/data_to_display0[7]
    SLICE_X10Y41         LUT3 (Prop_lut3_I0_O)        0.302    19.326 r  top/mem_wb_0/g0_b0_i_937/O
                         net (fo=67, routed)          3.036    22.363    top/mem_wb_0/im/p_0_in[7]
    SLICE_X32Y50         LUT6 (Prop_lut6_I5_O)        0.124    22.487 r  top/mem_wb_0/g0_b0_i_7930/O
                         net (fo=1, routed)           0.000    22.487    top/mem_wb_0/g0_b0_i_7930_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.888 r  top/mem_wb_0/g0_b0_i_7032/CO[3]
                         net (fo=1, routed)           0.000    22.888    top/mem_wb_0/g0_b0_i_7032_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.002 r  top/mem_wb_0/g0_b0_i_5803/CO[3]
                         net (fo=1, routed)           0.000    23.002    top/mem_wb_0/g0_b0_i_5803_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.116 r  top/mem_wb_0/g0_b0_i_4347/CO[3]
                         net (fo=1, routed)           0.000    23.116    top/mem_wb_0/g0_b0_i_4347_n_0
    SLICE_X32Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.230 r  top/mem_wb_0/g0_b0_i_2866/CO[3]
                         net (fo=1, routed)           0.000    23.230    top/mem_wb_0/g0_b0_i_2866_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.344 r  top/mem_wb_0/g0_b0_i_1733/CO[3]
                         net (fo=1, routed)           0.000    23.344    top/mem_wb_0/g0_b0_i_1733_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.566 r  top/mem_wb_0/g0_b0_i_931/O[0]
                         net (fo=3, routed)           1.124    24.690    top/mem_wb_0/g0_b0_i_931_n_7
    SLICE_X36Y56         LUT3 (Prop_lut3_I2_O)        0.299    24.989 r  top/mem_wb_0/g0_b0_i_936/O
                         net (fo=2, routed)           0.655    25.644    top/mem_wb_0/g0_b0_i_936_n_0
    SLICE_X36Y57         LUT5 (Prop_lut5_I0_O)        0.124    25.768 r  top/mem_wb_0/g0_b0_i_498/O
                         net (fo=2, routed)           1.169    26.937    top/mem_wb_0/g0_b0_i_498_n_0
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    27.061 r  top/mem_wb_0/g0_b0_i_502/O
                         net (fo=1, routed)           0.000    27.061    top/mem_wb_0/g0_b0_i_502_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.611 r  top/mem_wb_0/g0_b0_i_244/CO[3]
                         net (fo=1, routed)           0.000    27.611    top/mem_wb_0/g0_b0_i_244_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.725 r  top/mem_wb_0/g0_b0_i_257/CO[3]
                         net (fo=1, routed)           0.000    27.725    top/mem_wb_0/g0_b0_i_257_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.839 r  top/mem_wb_0/g0_b0_i_1039/CO[3]
                         net (fo=1, routed)           0.000    27.839    top/mem_wb_0/g0_b0_i_1039_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.953 r  top/mem_wb_0/g0_b0_i_2912/CO[3]
                         net (fo=1, routed)           0.000    27.953    top/mem_wb_0/g0_b0_i_2912_n_0
    SLICE_X33Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.287 r  top/mem_wb_0/g0_b0_i_1807/O[1]
                         net (fo=20, routed)          2.018    30.304    top/mem_wb_0/g0_b0_i_1807_n_6
    SLICE_X31Y76         LUT3 (Prop_lut3_I1_O)        0.303    30.607 r  top/mem_wb_0/g0_b0_i_5835/O
                         net (fo=1, routed)           0.684    31.291    top/mem_wb_0/g0_b0_i_5835_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    31.798 r  top/mem_wb_0/g0_b0_i_4383/CO[3]
                         net (fo=1, routed)           0.000    31.798    top/mem_wb_0/g0_b0_i_4383_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.132 r  top/mem_wb_0/g0_b0_i_2911/O[1]
                         net (fo=3, routed)           0.991    33.123    top/mem_wb_0/g0_b0_i_2911_n_6
    SLICE_X30Y77         LUT3 (Prop_lut3_I1_O)        0.303    33.426 r  top/mem_wb_0/g0_b0_i_1801/O
                         net (fo=1, routed)           0.528    33.954    top/mem_wb_0/g0_b0_i_1801_n_0
    SLICE_X29Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    34.361 r  top/mem_wb_0/g0_b0_i_944/O[1]
                         net (fo=3, routed)           1.778    36.139    top/mem_wb_0/g0_b0_i_944_n_6
    SLICE_X30Y71         LUT6 (Prop_lut6_I4_O)        0.303    36.442 r  top/mem_wb_0/g0_b0_i_964/O
                         net (fo=1, routed)           0.000    36.442    top/mem_wb_0/g0_b0_i_964_n_0
    SLICE_X30Y71         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    36.955 r  top/mem_wb_0/g0_b0_i_506/CO[3]
                         net (fo=1, routed)           0.000    36.955    top/mem_wb_0/g0_b0_i_506_n_0
    SLICE_X30Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.072 r  top/mem_wb_0/g0_b0_i_246/CO[3]
                         net (fo=41, routed)          2.471    39.543    top/mem_wb_0/g0_b0_i_246_n_0
    SLICE_X12Y82         LUT6 (Prop_lut6_I4_O)        0.124    39.667 r  top/mem_wb_0/g0_b0_i_8788/O
                         net (fo=6, routed)           0.823    40.490    top/mem_wb_0/im/content_42[19]
    SLICE_X15Y82         LUT4 (Prop_lut4_I0_O)        0.124    40.614 r  top/mem_wb_0/g0_b0_i_8789/O
                         net (fo=4, routed)           0.822    41.436    top/mem_wb_0/g0_b0_i_8789_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I0_O)        0.124    41.560 r  top/mem_wb_0/g0_b0_i_8792/O
                         net (fo=1, routed)           0.797    42.357    top/mem_wb_0/g0_b0_i_8792_n_0
    SLICE_X13Y83         LUT5 (Prop_lut5_I3_O)        0.124    42.481 r  top/mem_wb_0/g0_b0_i_8693/O
                         net (fo=4, routed)           0.987    43.468    top/mem_wb_0/g0_b0_i_8693_n_0
    SLICE_X13Y81         LUT6 (Prop_lut6_I5_O)        0.124    43.592 r  top/mem_wb_0/g0_b0_i_8443/O
                         net (fo=1, routed)           0.665    44.257    top/mem_wb_0/g0_b0_i_8443_n_0
    SLICE_X13Y81         LUT5 (Prop_lut5_I0_O)        0.124    44.381 r  top/mem_wb_0/g0_b0_i_7966/O
                         net (fo=4, routed)           1.053    45.434    top/mem_wb_0/g0_b0_i_7966_n_0
    SLICE_X13Y80         LUT5 (Prop_lut5_I0_O)        0.124    45.558 r  top/mem_wb_0/g0_b0_i_7962/O
                         net (fo=1, routed)           0.867    46.425    top/mem_wb_0/g0_b0_i_7962_n_0
    SLICE_X12Y80         LUT5 (Prop_lut5_I3_O)        0.124    46.549 r  top/mem_wb_0/g0_b0_i_7116/O
                         net (fo=4, routed)           0.849    47.398    top/mem_wb_0/g0_b0_i_7116_n_0
    SLICE_X12Y79         LUT5 (Prop_lut5_I0_O)        0.124    47.522 r  top/mem_wb_0/g0_b0_i_7119/O
                         net (fo=1, routed)           0.668    48.190    top/mem_wb_0/g0_b0_i_7119_n_0
    SLICE_X11Y79         LUT5 (Prop_lut5_I3_O)        0.124    48.314 r  top/mem_wb_0/g0_b0_i_5928/O
                         net (fo=4, routed)           0.681    48.995    top/mem_wb_0/g0_b0_i_5928_n_0
    SLICE_X11Y78         LUT5 (Prop_lut5_I4_O)        0.124    49.119 r  top/mem_wb_0/g0_b0_i_4494/O
                         net (fo=4, routed)           0.882    50.001    top/mem_wb_0/g0_b0_i_4494_n_0
    SLICE_X10Y78         LUT5 (Prop_lut5_I4_O)        0.124    50.125 r  top/mem_wb_0/g0_b0_i_3039/O
                         net (fo=4, routed)           0.696    50.821    top/mem_wb_0/g0_b0_i_3039_n_0
    SLICE_X10Y77         LUT5 (Prop_lut5_I4_O)        0.124    50.945 r  top/mem_wb_0/g0_b0_i_3030/O
                         net (fo=4, routed)           0.668    51.613    top/mem_wb_0/g0_b0_i_3030_n_0
    SLICE_X11Y77         LUT5 (Prop_lut5_I0_O)        0.124    51.737 r  top/mem_wb_0/g0_b0_i_1978/O
                         net (fo=1, routed)           0.822    52.559    top/mem_wb_0/g0_b0_i_1978_n_0
    SLICE_X12Y78         LUT5 (Prop_lut5_I3_O)        0.124    52.683 r  top/mem_wb_0/g0_b0_i_1041/O
                         net (fo=4, routed)           1.035    53.717    top/mem_wb_0/g0_b0_i_1041_n_0
    SLICE_X12Y76         LUT5 (Prop_lut5_I4_O)        0.124    53.841 r  top/mem_wb_0/g0_b0_i_1027/O
                         net (fo=4, routed)           0.811    54.653    top/mem_wb_0/g0_b0_i_1027_n_0
    SLICE_X13Y78         LUT6 (Prop_lut6_I5_O)        0.124    54.777 r  top/mem_wb_0/g0_b0_i_551/O
                         net (fo=1, routed)           0.596    55.372    top/mem_wb_0/g0_b0_i_551_n_0
    SLICE_X13Y77         LUT5 (Prop_lut5_I0_O)        0.124    55.496 r  top/mem_wb_0/g0_b0_i_261/O
                         net (fo=4, routed)           0.992    56.488    top/mem_wb_0/g0_b0_i_261_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.124    56.612 r  top/mem_wb_0/g0_b0_i_252/O
                         net (fo=1, routed)           0.658    57.271    top/mem_wb_0/g0_b0_i_252_n_0
    SLICE_X14Y76         LUT5 (Prop_lut5_I0_O)        0.124    57.395 r  top/mem_wb_0/g0_b0_i_120/O
                         net (fo=5, routed)           1.255    58.650    top/mem_wb_0/g0_b0_i_120_n_0
    SLICE_X40Y74         LUT5 (Prop_lut5_I1_O)        0.150    58.800 r  top/mem_wb_0/g0_b0_i_96/O
                         net (fo=1, routed)           0.817    59.617    top/mem_wb_0/g0_b0_i_96_n_0
    SLICE_X40Y72         LUT6 (Prop_lut6_I0_O)        0.332    59.949 r  top/mem_wb_0/g0_b0_i_27/O
                         net (fo=1, routed)           0.649    60.598    top/mem_wb_0/g0_b0_i_27_n_0
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.124    60.722 r  top/mem_wb_0/g0_b0_i_6/O
                         net (fo=8, routed)           1.692    62.413    im/n_array[5]
    SLICE_X64Y73         LUT6 (Prop_lut6_I5_O)        0.124    62.537 r  im/g0_b1/O
                         net (fo=2, routed)           1.824    64.362    D2_OBUF
    D2                   OBUF (Prop_obuf_I_O)         3.555    67.916 r  D2_OBUF_inst/O
                         net (fo=0)                   0.000    67.916    D2
    D2                                                                r  D2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 top/id_alu_0/rd_index_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/alu_mem_0/rd_index_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/id_alu_0/rd_index_out_reg[3]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  top/id_alu_0/rd_index_out_reg[3]/Q
                         net (fo=1, routed)           0.113     0.261    top/alu_mem_0/rd_index_out_reg[4]_1[3]
    SLICE_X38Y15         FDCE                                         r  top/alu_mem_0/rd_index_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[25]/C
    SLICE_X15Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/if_id_0/pc_out_reg[25]/Q
                         net (fo=1, routed)           0.087     0.228    top/if_id_0/IF_ID_ID_pc[25]
    SLICE_X14Y22         LUT2 (Prop_lut2_I0_O)        0.045     0.273 r  top/if_id_0/pc_out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.273    top/id_alu_0/pc_out_reg[31]_3[25]
    SLICE_X14Y22         FDCE                                         r  top/id_alu_0/pc_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/alu_mem_0/rd_index_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem_wb_0/rd_index_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDCE                         0.000     0.000 r  top/alu_mem_0/rd_index_out_reg[3]/C
    SLICE_X38Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  top/alu_mem_0/rd_index_out_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    top/mem_wb_0/rd_index_out_reg[4]_1[3]
    SLICE_X38Y15         FDCE                                         r  top/mem_wb_0/rd_index_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/alu_mem_0/read_data_2_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.114%)  route 0.135ns (48.886%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y25         FDCE                         0.000     0.000 r  top/alu_mem_0/read_data_2_out_reg[2]/C
    SLICE_X48Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/alu_mem_0/read_data_2_out_reg[2]/Q
                         net (fo=4, routed)           0.135     0.276    top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y5          RAMB36E1                                     r  top/mem/dmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[21]/C
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/if_id_0/pc_out_reg[21]/Q
                         net (fo=1, routed)           0.091     0.232    top/if_id_0/IF_ID_ID_pc[21]
    SLICE_X12Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.277 r  top/if_id_0/pc_out[21]_i_1/O
                         net (fo=1, routed)           0.000     0.277    top/id_alu_0/pc_out_reg[31]_3[21]
    SLICE_X12Y23         FDCE                                         r  top/id_alu_0/pc_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/id_alu_0/rd_index_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/alu_mem_0/rd_index_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y14         FDCE                         0.000     0.000 r  top/id_alu_0/rd_index_out_reg[2]/C
    SLICE_X38Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  top/id_alu_0/rd_index_out_reg[2]/Q
                         net (fo=1, routed)           0.116     0.280    top/alu_mem_0/rd_index_out_reg[4]_1[2]
    SLICE_X38Y14         FDCE                                         r  top/alu_mem_0/rd_index_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[19]/C
    SLICE_X10Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  top/if_id_0/pc_out_reg[19]/Q
                         net (fo=1, routed)           0.082     0.246    top/if_id_0/IF_ID_ID_pc[19]
    SLICE_X11Y18         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  top/if_id_0/pc_out[19]_i_1/O
                         net (fo=1, routed)           0.000     0.291    top/id_alu_0/pc_out_reg[31]_3[19]
    SLICE_X11Y18         FDCE                                         r  top/id_alu_0/pc_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[23]/C
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  top/if_id_0/pc_out_reg[23]/Q
                         net (fo=1, routed)           0.082     0.246    top/if_id_0/IF_ID_ID_pc[23]
    SLICE_X11Y19         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  top/if_id_0/pc_out[23]_i_1/O
                         net (fo=1, routed)           0.000     0.291    top/id_alu_0/pc_out_reg[31]_3[23]
    SLICE_X11Y19         FDCE                                         r  top/id_alu_0/pc_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/wb_0/regs_reg[1018]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/wb_0/regs_reg[1018]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDCE                         0.000     0.000 r  top/wb_0/regs_reg[1018]/C
    SLICE_X15Y29         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  top/wb_0/regs_reg[1018]/Q
                         net (fo=1, routed)           0.105     0.246    top/mem_wb_0/regs[986]
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.045     0.291 r  top/mem_wb_0/regs[1018]_i_1/O
                         net (fo=3, routed)           0.000     0.291    top/wb_0/D[975]
    SLICE_X15Y29         FDCE                                         r  top/wb_0/regs_reg[1018]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 top/if_id_0/pc_out_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            top/id_alu_0/pc_out_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE                         0.000     0.000 r  top/if_id_0/pc_out_reg[13]/C
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  top/if_id_0/pc_out_reg[13]/Q
                         net (fo=1, routed)           0.083     0.247    top/if_id_0/IF_ID_ID_pc[13]
    SLICE_X11Y16         LUT2 (Prop_lut2_I0_O)        0.045     0.292 r  top/if_id_0/pc_out[13]_i_1/O
                         net (fo=1, routed)           0.000     0.292    top/id_alu_0/pc_out_reg[31]_3[13]
    SLICE_X11Y16         FDCE                                         r  top/id_alu_0/pc_out_reg[13]/D
  -------------------------------------------------------------------    -------------------





