#!flowproc
#
# Setup TR-FSM wrapper cell TRFSM1
#
# Auto-generated by trfsmgen in script ../scripts/write-trfsms.tcl
#

puts "################################################################################"
puts "## Setup TR-FSM Wrapper Cell TRFSM1"

create_cell "TRFSM1"

puts "## Adding ports"
cell_add_port "Reset_n_i" -map "Reset_n_i"
cell_add_port "Clk_i"     -map "Clk_i"
# Configuration interface
cell_add_config_chain -length 1778 -mode "CfgMode_i" -clk "CfgClk_i" -shift "CfgShift_i" -datain "CfgDataIn_i" -dataout "CfgDataOut_o"
# Inputs
cell_add_port "In0_i"      -in  -conntype "Bit"
cell_add_port "In1_i"      -in  -conntype "Bit"
cell_add_port "In2_i"      -in  -conntype "Bit"
cell_add_port "In3_i"      -in  -conntype "Bit"
cell_add_port "In4_i"      -in  -conntype "Bit"
cell_add_port "In5_i"      -in  -conntype "Bit"
cell_add_port "In6_i"      -in  -conntype "Bit"
cell_add_port "In7_i"      -in  -conntype "Bit"
cell_add_port "In8_i"      -in  -conntype "Bit"
cell_add_port "In9_i"      -in  -conntype "Bit"
# Outputs
cell_add_port "Out0_o"     -out -conntype "Bit"
cell_add_port "Out1_o"     -out -conntype "Bit"
cell_add_port "Out2_o"     -out -conntype "Bit"
cell_add_port "Out3_o"     -out -conntype "Bit"
cell_add_port "Out4_o"     -out -conntype "Bit"
cell_add_port "Out5_o"     -out -conntype "Bit"
cell_add_port "Out6_o"     -out -conntype "Bit"
cell_add_port "Out7_o"     -out -conntype "Bit"
cell_add_port "Out8_o"     -out -conntype "Bit"
cell_add_port "Out9_o"     -out -conntype "Bit"
cell_add_port "Out10_o"     -out -conntype "Bit"
cell_add_port "Out11_o"     -out -conntype "Bit"
cell_add_port "Out12_o"     -out -conntype "Bit"
cell_add_port "Out13_o"     -out -conntype "Bit"
cell_add_port "Out14_o"     -out -conntype "Bit"
