0.6
2019.1
May 24 2019
14:51:52
/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1574347486,verilog,,,,glbl,,,,,,,,
/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sim_1/new/testbench.v,1574347486,verilog,,,,testbench,,,,,,,,
/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/BCD.v,1574347486,verilog,,/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/BCDcheck.v,,BCD,,,,,,,,
/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/BCDcheck.v,1574347486,verilog,,/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/adder.v,,BCDcheck,,,,,,,,
/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sources_1/new/adder.v,1574347486,verilog,,/home/2018csb1094/Desktop/cs203FinalProject/project_1/project_1.srcs/sim_1/new/testbench.v,,adder,,,,,,,,
