

================================================================
== Synthesis Summary Report of 'fdtd'
================================================================
+ General Information: 
    * Date:           Mon Dec  8 14:19:04 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        hls_component
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: kintexuplus
    * Target device:  xcku5p-ffvb676-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |                            Modules                            | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |            |     |
    |                            & Loops                            | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |     LUT    | URAM|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+
    |+ fdtd                                                         |     -|  0.00|  1176700|  1.177e+07|         -|  1176701|     -|        no|  28 (2%)|  13 (~0%)|   8717 (2%)|  12075 (5%)|    -|
    | + fdtd_Pipeline_VITIS_LOOP_203_1                              |     -|  4.85|      994|  9.940e+03|         -|      994|     -|        no|        -|         -|    12 (~0%)|    61 (~0%)|    -|
    |  o VITIS_LOOP_203_1                                           |     -|  7.30|      992|  9.920e+03|         1|        1|   992|       yes|        -|         -|           -|           -|    -|
    | + fdtd_Pipeline_VITIS_LOOP_208_2                              |     -|  4.85|      994|  9.940e+03|         -|      994|     -|        no|        -|         -|    12 (~0%)|    61 (~0%)|    -|
    |  o VITIS_LOOP_208_2                                           |     -|  7.30|      992|  9.920e+03|         1|        1|   992|       yes|        -|         -|           -|           -|    -|
    | + rd_plane_2                                                  |     -|  0.00|      974|  9.740e+03|         -|      974|     -|        no|        -|   1 (~0%)|   142 (~0%)|   365 (~0%)|    -|
    |  + rd_plane_2_Pipeline_VITIS_LOOP_9_1                         |     -|  0.00|      964|  9.640e+03|         -|      964|     -|        no|        -|         -|    68 (~0%)|    83 (~0%)|    -|
    |   o VITIS_LOOP_9_1                                            |     -|  7.30|      962|  9.620e+03|         3|        1|   961|       yes|        -|         -|           -|           -|    -|
    | + update_H_tail                                               |     -|  0.28|      979|  9.790e+03|         -|      979|     -|        no|        -|         -|   449 (~0%)|   250 (~0%)|    -|
    |  o VITIS_LOOP_121_1_VITIS_LOOP_122_2                          |     -|  7.30|      977|  9.770e+03|        18|        1|   961|       yes|        -|         -|           -|           -|    -|
    | + update_E_tail                                               |     -|  0.28|     1899|  1.899e+04|         -|     1899|     -|        no|        -|         -|   924 (~0%)|   845 (~0%)|    -|
    |  + update_E_tail_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2   |     -|  0.28|      948|  9.480e+03|         -|      948|     -|        no|        -|         -|   459 (~0%)|   282 (~0%)|    -|
    |   o VITIS_LOOP_143_1_VITIS_LOOP_144_2                         |     -|  7.30|      946|  9.460e+03|        18|        1|   930|       yes|        -|         -|           -|           -|    -|
    |  + update_E_tail_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_155_4   |     -|  0.28|      948|  9.480e+03|         -|      948|     -|        no|        -|         -|   459 (~0%)|   285 (~0%)|    -|
    |   o VITIS_LOOP_154_3_VITIS_LOOP_155_4                         |     -|  7.30|      946|  9.460e+03|        18|        1|   930|       yes|        -|         -|           -|           -|    -|
    | o VITIS_LOOP_213_3                                            |     -|  7.30|  1167825|  1.168e+07|     16925|        -|    69|        no|        -|         -|           -|           -|    -|
    |  + rd_plane                                                   |     -|  0.00|     1005|  1.005e+04|         -|     1005|     -|        no|        -|         -|   142 (~0%)|   384 (~0%)|    -|
    |   + rd_plane_Pipeline_VITIS_LOOP_9_1                          |     -|  0.00|      995|  9.950e+03|         -|      995|     -|        no|        -|         -|    68 (~0%)|    83 (~0%)|    -|
    |    o VITIS_LOOP_9_1                                           |     -|  7.30|      993|  9.930e+03|         3|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + rd_plane                                                   |     -|  0.00|     1005|  1.005e+04|         -|     1005|     -|        no|        -|         -|   142 (~0%)|   384 (~0%)|    -|
    |   + rd_plane_Pipeline_VITIS_LOOP_9_1                          |     -|  0.00|      995|  9.950e+03|         -|      995|     -|        no|        -|         -|    68 (~0%)|    83 (~0%)|    -|
    |    o VITIS_LOOP_9_1                                           |     -|  7.30|      993|  9.930e+03|         3|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + rd_plane_1                                                 |     -|  0.00|     1037|  1.037e+04|         -|     1037|     -|        no|        -|         -|   145 (~0%)|   363 (~0%)|    -|
    |   + rd_plane_1_Pipeline_VITIS_LOOP_9_1                        |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|        -|         -|    71 (~0%)|    86 (~0%)|    -|
    |    o VITIS_LOOP_9_1                                           |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|        -|         -|           -|           -|    -|
    |  + update_H_crit                                              |     -|  0.28|     3004|  3.004e+04|         -|     3004|     -|        no|        -|         -|  1358 (~0%)|  1207 (~0%)|    -|
    |   + update_H_crit_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2    |     -|  0.28|     1010|  1.010e+04|         -|     1010|     -|        no|        -|         -|   450 (~0%)|   226 (~0%)|    -|
    |    o VITIS_LOOP_33_1_VITIS_LOOP_34_2                          |     -|  7.30|     1008|  1.008e+04|        18|        1|   992|       yes|        -|         -|           -|           -|    -|
    |   + update_H_crit_Pipeline_VITIS_LOOP_45_3_VITIS_LOOP_46_4    |     -|  0.28|     1010|  1.010e+04|         -|     1010|     -|        no|        -|         -|   450 (~0%)|   224 (~0%)|    -|
    |    o VITIS_LOOP_45_3_VITIS_LOOP_46_4                          |     -|  7.30|     1008|  1.008e+04|        18|        1|   992|       yes|        -|         -|           -|           -|    -|
    |   + update_H_crit_Pipeline_VITIS_LOOP_58_5_VITIS_LOOP_59_6    |     -|  0.28|      979|  9.790e+03|         -|      979|     -|        no|        -|         -|   449 (~0%)|   250 (~0%)|    -|
    |    o VITIS_LOOP_58_5_VITIS_LOOP_59_6                          |     -|  7.30|      977|  9.770e+03|        18|        1|   961|       yes|        -|         -|           -|           -|    -|
    |  + wr_plane                                                   |     -|  0.00|     1003|  1.003e+04|         -|     1003|     -|        no|        -|         -|   119 (~0%)|   396 (~0%)|    -|
    |   + wr_plane_Pipeline_VITIS_LOOP_19_1                         |     -|  0.00|      995|  9.950e+03|         -|      995|     -|        no|        -|         -|    47 (~0%)|    83 (~0%)|    -|
    |    o VITIS_LOOP_19_1                                          |     -|  7.30|      993|  9.930e+03|         3|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + wr_plane_3                                                 |     -|  0.00|      972|  9.720e+03|         -|      972|     -|        no|        -|   1 (~0%)|   119 (~0%)|   377 (~0%)|    -|
    |   + wr_plane_3_Pipeline_VITIS_LOOP_19_1                       |     -|  0.00|      964|  9.640e+03|         -|      964|     -|        no|        -|         -|    47 (~0%)|    83 (~0%)|    -|
    |    o VITIS_LOOP_19_1                                          |     -|  7.30|      962|  9.620e+03|         3|        1|   961|       yes|        -|         -|           -|           -|    -|
    |  + update_E_crit                                              |     -|  0.28|     2819|  2.819e+04|         -|     2819|     -|        no|        -|         -|  1356 (~0%)|  1276 (~0%)|    -|
    |   + update_E_crit_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2    |     -|  0.28|      948|  9.480e+03|         -|      948|     -|        no|        -|         -|   449 (~0%)|   250 (~0%)|    -|
    |    o VITIS_LOOP_80_1_VITIS_LOOP_81_2                          |     -|  7.30|      946|  9.460e+03|        18|        1|   930|       yes|        -|         -|           -|           -|    -|
    |   + update_E_crit_Pipeline_VITIS_LOOP_91_3_VITIS_LOOP_92_4    |     -|  0.28|      948|  9.480e+03|         -|      948|     -|        no|        -|         -|   449 (~0%)|   251 (~0%)|    -|
    |    o VITIS_LOOP_91_3_VITIS_LOOP_92_4                          |     -|  7.30|      946|  9.460e+03|        18|        1|   930|       yes|        -|         -|           -|           -|    -|
    |   + update_E_crit_Pipeline_VITIS_LOOP_103_5_VITIS_LOOP_104_6  |     -|  0.28|      918|  9.180e+03|         -|      918|     -|        no|        -|         -|   449 (~0%)|   268 (~0%)|    -|
    |    o VITIS_LOOP_103_5_VITIS_LOOP_104_6                        |     -|  7.30|      916|  9.160e+03|        18|        1|   900|       yes|        -|         -|           -|           -|    -|
    |  + fdtd_Pipeline_VITIS_LOOP_239_4                             |     -|  4.83|      994|  9.940e+03|         -|      994|     -|        no|        -|         -|    23 (~0%)|    72 (~0%)|    -|
    |   o VITIS_LOOP_239_4                                          |     -|  7.30|      992|  9.920e+03|         2|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + fdtd_Pipeline_VITIS_LOOP_244_5                             |     -|  4.83|      994|  9.940e+03|         -|      994|     -|        no|        -|         -|    23 (~0%)|    72 (~0%)|    -|
    |   o VITIS_LOOP_244_5                                          |     -|  7.30|      992|  9.920e+03|         2|        1|   992|       yes|        -|         -|           -|           -|    -|
    |  + wr_plane_4                                                 |     -|  0.00|     1035|  1.035e+04|         -|     1035|     -|        no|        -|         -|   120 (~0%)|   375 (~0%)|    -|
    |   + wr_plane_4_Pipeline_VITIS_LOOP_19_1                       |     -|  0.00|     1027|  1.027e+04|         -|     1027|     -|        no|        -|         -|    48 (~0%)|    86 (~0%)|    -|
    |    o VITIS_LOOP_19_1                                          |     -|  7.30|     1025|  1.025e+04|         3|        1|  1024|       yes|        -|         -|           -|           -|    -|
    +---------------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface   | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|             |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmemE | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_gmemH | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 4             |        |          |
| s_axi_control_r | 32         | 7             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register  | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL      | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER      | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER    | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR    | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control_r | hx_gmem_1 | 0x10   | 32    | W      | Data signal of hx_gmem           |                                                                      |
| s_axi_control_r | hx_gmem_2 | 0x14   | 32    | W      | Data signal of hx_gmem           |                                                                      |
| s_axi_control_r | hy_gmem_1 | 0x1c   | 32    | W      | Data signal of hy_gmem           |                                                                      |
| s_axi_control_r | hy_gmem_2 | 0x20   | 32    | W      | Data signal of hy_gmem           |                                                                      |
| s_axi_control_r | hz_gmem_1 | 0x28   | 32    | W      | Data signal of hz_gmem           |                                                                      |
| s_axi_control_r | hz_gmem_2 | 0x2c   | 32    | W      | Data signal of hz_gmem           |                                                                      |
| s_axi_control_r | ex_gmem_1 | 0x34   | 32    | W      | Data signal of ex_gmem           |                                                                      |
| s_axi_control_r | ex_gmem_2 | 0x38   | 32    | W      | Data signal of ex_gmem           |                                                                      |
| s_axi_control_r | ey_gmem_1 | 0x40   | 32    | W      | Data signal of ey_gmem           |                                                                      |
| s_axi_control_r | ey_gmem_2 | 0x44   | 32    | W      | Data signal of ey_gmem           |                                                                      |
| s_axi_control_r | ez_gmem_1 | 0x4c   | 32    | W      | Data signal of ez_gmem           |                                                                      |
| s_axi_control_r | ez_gmem_2 | 0x50   | 32    | W      | Data signal of ez_gmem           |                                                                      |
+-----------------+-----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| hx_gmem  | inout     | float*   |
| hy_gmem  | inout     | float*   |
| hz_gmem  | inout     | float*   |
| ex_gmem  | inout     | float*   |
| ey_gmem  | inout     | float*   |
| ez_gmem  | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+-------------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                             |
+----------+-----------------+-----------+----------+-------------------------------------+
| hx_gmem  | m_axi_gmemH     | interface |          | channel=0                           |
| hx_gmem  | s_axi_control_r | register  | offset   | name=hx_gmem_1 offset=0x10 range=32 |
| hx_gmem  | s_axi_control_r | register  | offset   | name=hx_gmem_2 offset=0x14 range=32 |
| hy_gmem  | m_axi_gmemH     | interface |          | channel=0                           |
| hy_gmem  | s_axi_control_r | register  | offset   | name=hy_gmem_1 offset=0x1c range=32 |
| hy_gmem  | s_axi_control_r | register  | offset   | name=hy_gmem_2 offset=0x20 range=32 |
| hz_gmem  | m_axi_gmemH     | interface |          | channel=0                           |
| hz_gmem  | s_axi_control_r | register  | offset   | name=hz_gmem_1 offset=0x28 range=32 |
| hz_gmem  | s_axi_control_r | register  | offset   | name=hz_gmem_2 offset=0x2c range=32 |
| ex_gmem  | m_axi_gmemE     | interface |          | channel=0                           |
| ex_gmem  | s_axi_control_r | register  | offset   | name=ex_gmem_1 offset=0x34 range=32 |
| ex_gmem  | s_axi_control_r | register  | offset   | name=ex_gmem_2 offset=0x38 range=32 |
| ey_gmem  | m_axi_gmemE     | interface |          | channel=0                           |
| ey_gmem  | s_axi_control_r | register  | offset   | name=ey_gmem_1 offset=0x40 range=32 |
| ey_gmem  | s_axi_control_r | register  | offset   | name=ey_gmem_2 offset=0x44 range=32 |
| ez_gmem  | m_axi_gmemE     | interface |          | channel=0                           |
| ez_gmem  | s_axi_control_r | register  | offset   | name=ez_gmem_1 offset=0x4c range=32 |
| ez_gmem  | s_axi_control_r | register  | offset   | name=ez_gmem_2 offset=0x50 range=32 |
+----------+-----------------+-----------+----------+-------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+--------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location      |
+--------------+-----------+--------+-------+-----------------+--------------------+
| m_axi_gmemE  | read      | 1024   | 32    | VITIS_LOOP_9_1  | ../zplan.cpp:9:19  |
| m_axi_gmemE  | read      | 992    | 32    | VITIS_LOOP_9_1  | ../zplan.cpp:9:19  |
| m_axi_gmemE  | write     | 1024   | 32    | VITIS_LOOP_19_1 | ../zplan.cpp:19:20 |
| m_axi_gmemH  | read      | 961    | 32    | VITIS_LOOP_9_1  | ../zplan.cpp:9:19  |
| m_axi_gmemH  | write     | 961    | 32    | VITIS_LOOP_19_1 | ../zplan.cpp:19:20 |
| m_axi_gmemH  | write     | 992    | 32    | VITIS_LOOP_19_1 | ../zplan.cpp:19:20 |
+--------------+-----------+--------+-------+-----------------+--------------------+

* All M_AXI Variable Accesses
+-------------------+----------+--------------------+-----------+--------------+--------+-----------------+--------------------+------------+---------------------------------------------------------------------------------------------------------+
| HW Interface      | Variable | Access Location    | Direction | Burst Status | Length | Loop            | Loop Location      | Resolution | Problem                                                                                                 |
+-------------------+----------+--------------------+-----------+--------------+--------+-----------------+--------------------+------------+---------------------------------------------------------------------------------------------------------+
| m_axi_gmemE,gmemH | g        | ../zplan.cpp:12:9  | read      | Widen Fail   |        | VITIS_LOOP_9_1  | ../zplan.cpp:9:19  | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmemE,gmemH | g        | ../zplan.cpp:12:9  | read      | Inferred     | 961    | VITIS_LOOP_9_1  | ../zplan.cpp:9:19  |            |                                                                                                         |
| m_axi_gmemE,gmemH | g        | ../zplan.cpp:12:9  | read      | Inferred     | 1024   | VITIS_LOOP_9_1  | ../zplan.cpp:9:19  |            |                                                                                                         |
| m_axi_gmemE,gmemH | g        | ../zplan.cpp:12:9  | read      | Inferred     | 992    | VITIS_LOOP_9_1  | ../zplan.cpp:9:19  |            |                                                                                                         |
| m_axi_gmemH,gmemE | g        | ../zplan.cpp:12:9  | write     | Widen Fail   |        | VITIS_LOOP_19_1 | ../zplan.cpp:19:20 | 214-353    | Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmemH,gmemE | g        | ../zplan.cpp:22:14 | write     | Inferred     | 1024   | VITIS_LOOP_19_1 | ../zplan.cpp:19:20 |            |                                                                                                         |
| m_axi_gmemH,gmemE | g        | ../zplan.cpp:22:14 | write     | Inferred     | 961    | VITIS_LOOP_19_1 | ../zplan.cpp:19:20 |            |                                                                                                         |
| m_axi_gmemH,gmemE | g        | ../zplan.cpp:22:14 | write     | Inferred     | 992    | VITIS_LOOP_19_1 | ../zplan.cpp:19:20 |            |                                                                                                         |
+-------------------+----------+--------------------+-----------+--------------+--------+-----------------+--------------------+------------+---------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------------------------------+-----+--------+----------------------+--------+----------+---------+
| Name                                                                              | DSP | Pragma | Variable             | Op     | Impl     | Latency |
+-----------------------------------------------------------------------------------+-----+--------+----------------------+--------+----------+---------+
| + fdtd                                                                            | 13  |        |                      |        |          |         |
|   icmp_ln213_fu_362_p2                                                            |     |        | icmp_ln213           | seteq  | auto     | 0       |
|   z_2_fu_368_p2                                                                   |     |        | z_2                  | add    | fabric   | 0       |
|  + fdtd_Pipeline_VITIS_LOOP_203_1                                                 | 0   |        |                      |        |          |         |
|    icmp_ln203_fu_66_p2                                                            |     |        | icmp_ln203           | seteq  | auto     | 0       |
|    add_ln203_fu_72_p2                                                             |     |        | add_ln203            | add    | fabric   | 0       |
|  + fdtd_Pipeline_VITIS_LOOP_208_2                                                 | 0   |        |                      |        |          |         |
|    icmp_ln208_fu_66_p2                                                            |     |        | icmp_ln208           | seteq  | auto     | 0       |
|    add_ln208_fu_72_p2                                                             |     |        | add_ln208            | add    | fabric   | 0       |
|  + rd_plane (grp_rd_plane_fu_190)                                                 | 0   |        |                      |        |          |         |
|    base_fu_110_p2                                                                 |     |        | base                 | sub    | fabric   | 0       |
|    add_ln9_fu_128_p2                                                              |     |        | add_ln9              | add    | fabric   | 0       |
|   + rd_plane_Pipeline_VITIS_LOOP_9_1 (grp_rd_plane_Pipeline_VITIS_LOOP_9_1_fu_81) | 0   |        |                      |        |          |         |
|     icmp_ln9_fu_100_p2                                                            |     |        | icmp_ln9             | seteq  | auto     | 0       |
|     add_ln9_fu_106_p2                                                             |     |        | add_ln9              | add    | fabric   | 0       |
|  + rd_plane_2                                                                     | 1   |        |                      |        |          |         |
|    mul_7ns_11ns_17_1_1_U20                                                        | 1   |        | base                 | mul    | auto     | 0       |
|    add_ln9_fu_106_p2                                                              |     |        | add_ln9              | add    | fabric   | 0       |
|   + rd_plane_2_Pipeline_VITIS_LOOP_9_1                                            | 0   |        |                      |        |          |         |
|     icmp_ln9_fu_100_p2                                                            |     |        | icmp_ln9             | seteq  | auto     | 0       |
|     add_ln9_fu_106_p2                                                             |     |        | add_ln9              | add    | fabric   | 0       |
|  + rd_plane_1                                                                     | 0   |        |                      |        |          |         |
|    add_ln9_fu_94_p2                                                               |     |        | add_ln9              | add    | fabric   | 0       |
|   + rd_plane_1_Pipeline_VITIS_LOOP_9_1                                            | 0   |        |                      |        |          |         |
|     icmp_ln9_fu_100_p2                                                            |     |        | icmp_ln9             | seteq  | auto     | 0       |
|     add_ln9_fu_106_p2                                                             |     |        | add_ln9              | add    | fabric   | 0       |
|  + rd_plane (grp_rd_plane_fu_205)                                                 | 0   |        |                      |        |          |         |
|    base_fu_110_p2                                                                 |     |        | base                 | sub    | fabric   | 0       |
|    add_ln9_fu_128_p2                                                              |     |        | add_ln9              | add    | fabric   | 0       |
|   + rd_plane_Pipeline_VITIS_LOOP_9_1 (grp_rd_plane_Pipeline_VITIS_LOOP_9_1_fu_81) | 0   |        |                      |        |          |         |
|     icmp_ln9_fu_100_p2                                                            |     |        | icmp_ln9             | seteq  | auto     | 0       |
|     add_ln9_fu_106_p2                                                             |     |        | add_ln9              | add    | fabric   | 0       |
|  + update_H_crit                                                                  | 0   |        |                      |        |          |         |
|   + update_H_crit_Pipeline_VITIS_LOOP_33_1_VITIS_LOOP_34_2                        | 0   |        |                      |        |          |         |
|     icmp_ln33_fu_180_p2                                                           |     |        | icmp_ln33            | seteq  | auto     | 0       |
|     add_ln33_fu_186_p2                                                            |     |        | add_ln33             | add    | fabric   | 0       |
|     icmp_ln34_fu_198_p2                                                           |     |        | icmp_ln34            | seteq  | auto     | 0       |
|     select_ln33_fu_204_p3                                                         |     |        | select_ln33          | select | auto_sel | 0       |
|     add_ln33_1_fu_212_p2                                                          |     |        | add_ln33_1           | add    | fabric   | 0       |
|     select_ln33_1_fu_218_p3                                                       |     |        | select_ln33_1        | select | auto_sel | 0       |
|     add_ln36_fu_238_p2                                                            |     |        | add_ln36             | add    | fabric   | 0       |
|     xor_ln37_fu_260_p2                                                            |     |        | xor_ln37             | xor    | auto     | 0       |
|     add_ln37_fu_282_p2                                                            |     |        | add_ln37             | add    | fabric   | 0       |
|     add_ln34_fu_293_p2                                                            |     |        | add_ln34             | add    | fabric   | 0       |
|   + update_H_crit_Pipeline_VITIS_LOOP_45_3_VITIS_LOOP_46_4                        | 0   |        |                      |        |          |         |
|     icmp_ln45_fu_172_p2                                                           |     |        | icmp_ln45            | seteq  | auto     | 0       |
|     add_ln45_fu_178_p2                                                            |     |        | add_ln45             | add    | fabric   | 0       |
|     icmp_ln46_fu_190_p2                                                           |     |        | icmp_ln46            | seteq  | auto     | 0       |
|     select_ln45_fu_196_p3                                                         |     |        | select_ln45          | select | auto_sel | 0       |
|     add_ln45_1_fu_204_p2                                                          |     |        | add_ln45_1           | add    | fabric   | 0       |
|     select_ln45_1_fu_210_p3                                                       |     |        | select_ln45_1        | select | auto_sel | 0       |
|     add_ln50_fu_270_p2                                                            |     |        | add_ln50             | add    | fabric   | 0       |
|   + update_H_crit_Pipeline_VITIS_LOOP_58_5_VITIS_LOOP_59_6                        | 0   |        |                      |        |          |         |
|     icmp_ln58_fu_167_p2                                                           |     |        | icmp_ln58            | seteq  | auto     | 0       |
|     add_ln58_fu_173_p2                                                            |     |        | add_ln58             | add    | fabric   | 0       |
|     icmp_ln59_fu_185_p2                                                           |     |        | icmp_ln59            | seteq  | auto     | 0       |
|     select_ln58_fu_191_p3                                                         |     |        | select_ln58          | select | auto_sel | 0       |
|     indvars_iv_next28108_fu_199_p2                                                |     |        | indvars_iv_next28108 | add    | fabric   | 0       |
|     select_ln58_1_fu_205_p3                                                       |     |        | select_ln58_1        | select | auto_sel | 0       |
|     empty_fu_225_p2                                                               |     |        | empty                | sub    | fabric   | 0       |
|     add_ln61_fu_239_p2                                                            |     |        | add_ln61             | add    | fabric   | 0       |
|     add_ln62_1_fu_251_p2                                                          |     |        | add_ln62_1           | add    | fabric   | 0       |
|     add_ln62_fu_261_p2                                                            |     |        | add_ln62             | add    | fabric   | 0       |
|     add_ln64_fu_285_p2                                                            |     |        | add_ln64             | add    | fabric   | 0       |
|  + wr_plane                                                                       | 0   |        |                      |        |          |         |
|    base_fu_113_p2                                                                 |     |        | base                 | sub    | fabric   | 0       |
|    add_ln19_fu_131_p2                                                             |     |        | add_ln19             | add    | fabric   | 0       |
|   + wr_plane_Pipeline_VITIS_LOOP_19_1                                             | 0   |        |                      |        |          |         |
|     icmp_ln19_fu_101_p2                                                           |     |        | icmp_ln19            | seteq  | auto     | 0       |
|     add_ln19_fu_107_p2                                                            |     |        | add_ln19             | add    | fabric   | 0       |
|  + wr_plane_3                                                                     | 1   |        |                      |        |          |         |
|    mul_7ns_11ns_17_1_1_U75                                                        | 1   |        | base                 | mul    | auto     | 0       |
|    add_ln19_fu_109_p2                                                             |     |        | add_ln19             | add    | fabric   | 0       |
|   + wr_plane_3_Pipeline_VITIS_LOOP_19_1                                           | 0   |        |                      |        |          |         |
|     icmp_ln19_fu_101_p2                                                           |     |        | icmp_ln19            | seteq  | auto     | 0       |
|     add_ln19_fu_107_p2                                                            |     |        | add_ln19             | add    | fabric   | 0       |
|  + update_E_crit                                                                  | 0   |        |                      |        |          |         |
|   + update_E_crit_Pipeline_VITIS_LOOP_80_1_VITIS_LOOP_81_2                        | 0   |        |                      |        |          |         |
|     icmp_ln80_fu_172_p2                                                           |     |        | icmp_ln80            | seteq  | auto     | 0       |
|     add_ln80_fu_178_p2                                                            |     |        | add_ln80             | add    | fabric   | 0       |
|     icmp_ln81_fu_190_p2                                                           |     |        | icmp_ln81            | seteq  | auto     | 0       |
|     select_ln80_fu_196_p3                                                         |     |        | select_ln80          | select | auto_sel | 0       |
|     add_ln80_1_fu_204_p2                                                          |     |        | add_ln80_1           | add    | fabric   | 0       |
|     select_ln80_1_fu_210_p3                                                       |     |        | select_ln80_1        | select | auto_sel | 0       |
|     empty_fu_230_p2                                                               |     |        | empty                | sub    | fabric   | 0       |
|     add_ln82_fu_244_p2                                                            |     |        | add_ln82             | add    | fabric   | 0       |
|     add_ln83_1_fu_258_p2                                                          |     |        | add_ln83_1           | add    | fabric   | 0       |
|     add_ln83_fu_268_p2                                                            |     |        | add_ln83             | add    | fabric   | 0       |
|     add_ln81_fu_279_p2                                                            |     |        | add_ln81             | add    | fabric   | 0       |
|   + update_E_crit_Pipeline_VITIS_LOOP_91_3_VITIS_LOOP_92_4                        | 0   |        |                      |        |          |         |
|     icmp_ln91_fu_170_p2                                                           |     |        | icmp_ln91            | seteq  | auto     | 0       |
|     add_ln91_fu_176_p2                                                            |     |        | add_ln91             | add    | fabric   | 0       |
|     icmp_ln92_fu_188_p2                                                           |     |        | icmp_ln92            | seteq  | auto     | 0       |
|     select_ln91_fu_194_p3                                                         |     |        | select_ln91          | select | auto_sel | 0       |
|     add_ln91_1_fu_202_p2                                                          |     |        | add_ln91_1           | add    | fabric   | 0       |
|     select_ln91_1_fu_208_p3                                                       |     |        | select_ln91_1        | select | auto_sel | 0       |
|     sub_ln94_fu_249_p2                                                            |     |        | sub_ln94             | sub    | fabric   | 0       |
|     add_ln95_fu_260_p2                                                            |     |        | add_ln95             | add    | fabric   | 0       |
|     add_ln92_fu_281_p2                                                            |     |        | add_ln92             | add    | fabric   | 0       |
|   + update_E_crit_Pipeline_VITIS_LOOP_103_5_VITIS_LOOP_104_6                      | 0   |        |                      |        |          |         |
|     icmp_ln103_fu_171_p2                                                          |     |        | icmp_ln103           | seteq  | auto     | 0       |
|     add_ln103_fu_177_p2                                                           |     |        | add_ln103            | add    | fabric   | 0       |
|     icmp_ln104_fu_189_p2                                                          |     |        | icmp_ln104           | seteq  | auto     | 0       |
|     select_ln103_fu_195_p3                                                        |     |        | select_ln103         | select | auto_sel | 0       |
|     add_ln103_1_fu_203_p2                                                         |     |        | add_ln103_1          | add    | fabric   | 0       |
|     select_ln103_1_fu_209_p3                                                      |     |        | select_ln103_1       | select | auto_sel | 0       |
|     sub_ln106_fu_249_p2                                                           |     |        | sub_ln106            | sub    | fabric   | 0       |
|     add_ln107_fu_260_p2                                                           |     |        | add_ln107            | add    | fabric   | 0       |
|     add_ln108_fu_293_p2                                                           |     |        | add_ln108            | add    | fabric   | 0       |
|     add_ln104_fu_304_p2                                                           |     |        | add_ln104            | add    | fabric   | 0       |
|  + fdtd_Pipeline_VITIS_LOOP_239_4                                                 | 0   |        |                      |        |          |         |
|    icmp_ln239_fu_79_p2                                                            |     |        | icmp_ln239           | seteq  | auto     | 0       |
|    add_ln239_fu_85_p2                                                             |     |        | add_ln239            | add    | fabric   | 0       |
|  + fdtd_Pipeline_VITIS_LOOP_244_5                                                 | 0   |        |                      |        |          |         |
|    icmp_ln244_fu_79_p2                                                            |     |        | icmp_ln244           | seteq  | auto     | 0       |
|    add_ln244_fu_85_p2                                                             |     |        | add_ln244            | add    | fabric   | 0       |
|  + wr_plane_4                                                                     | 0   |        |                      |        |          |         |
|    add_ln19_fu_97_p2                                                              |     |        | add_ln19             | add    | fabric   | 0       |
|   + wr_plane_4_Pipeline_VITIS_LOOP_19_1                                           | 0   |        |                      |        |          |         |
|     icmp_ln19_fu_101_p2                                                           |     |        | icmp_ln19            | seteq  | auto     | 0       |
|     add_ln19_fu_107_p2                                                            |     |        | add_ln19             | add    | fabric   | 0       |
|  + update_H_tail                                                                  | 0   |        |                      |        |          |         |
|    icmp_ln121_fu_167_p2                                                           |     |        | icmp_ln121           | seteq  | auto     | 0       |
|    add_ln121_fu_173_p2                                                            |     |        | add_ln121            | add    | fabric   | 0       |
|    icmp_ln122_fu_185_p2                                                           |     |        | icmp_ln122           | seteq  | auto     | 0       |
|    select_ln121_fu_191_p3                                                         |     |        | select_ln121         | select | auto_sel | 0       |
|    indvars_iv_next1528_fu_199_p2                                                  |     |        | indvars_iv_next1528  | add    | fabric   | 0       |
|    select_ln121_1_fu_205_p3                                                       |     |        | select_ln121_1       | select | auto_sel | 0       |
|    empty_fu_225_p2                                                                |     |        | empty                | sub    | fabric   | 0       |
|    add_ln124_fu_239_p2                                                            |     |        | add_ln124            | add    | fabric   | 0       |
|    add_ln125_1_fu_251_p2                                                          |     |        | add_ln125_1          | add    | fabric   | 0       |
|    add_ln125_fu_261_p2                                                            |     |        | add_ln125            | add    | fabric   | 0       |
|    add_ln127_fu_285_p2                                                            |     |        | add_ln127            | add    | fabric   | 0       |
|  + update_E_tail                                                                  | 0   |        |                      |        |          |         |
|   + update_E_tail_Pipeline_VITIS_LOOP_143_1_VITIS_LOOP_144_2                      | 0   |        |                      |        |          |         |
|     icmp_ln143_fu_153_p2                                                          |     |        | icmp_ln143           | seteq  | auto     | 0       |
|     add_ln143_fu_159_p2                                                           |     |        | add_ln143            | add    | fabric   | 0       |
|     icmp_ln144_fu_171_p2                                                          |     |        | icmp_ln144           | seteq  | auto     | 0       |
|     select_ln143_fu_177_p3                                                        |     |        | select_ln143         | select | auto_sel | 0       |
|     add_ln143_1_fu_185_p2                                                         |     |        | add_ln143_1          | add    | fabric   | 0       |
|     select_ln143_1_fu_191_p3                                                      |     |        | select_ln143_1       | select | auto_sel | 0       |
|     empty_fu_211_p2                                                               |     |        | empty                | sub    | fabric   | 0       |
|     add_ln145_fu_225_p2                                                           |     |        | add_ln145            | add    | fabric   | 0       |
|     add_ln146_1_fu_236_p2                                                         |     |        | add_ln146_1          | add    | fabric   | 0       |
|     add_ln146_fu_246_p2                                                           |     |        | add_ln146            | add    | fabric   | 0       |
|     add_ln144_fu_257_p2                                                           |     |        | add_ln144            | add    | fabric   | 0       |
|   + update_E_tail_Pipeline_VITIS_LOOP_154_3_VITIS_LOOP_155_4                      | 0   |        |                      |        |          |         |
|     icmp_ln154_fu_159_p2                                                          |     |        | icmp_ln154           | seteq  | auto     | 0       |
|     add_ln154_fu_165_p2                                                           |     |        | add_ln154            | add    | fabric   | 0       |
|     icmp_ln155_fu_177_p2                                                          |     |        | icmp_ln155           | seteq  | auto     | 0       |
|     select_ln154_fu_183_p3                                                        |     |        | select_ln154         | select | auto_sel | 0       |
|     add_ln154_1_fu_191_p2                                                         |     |        | add_ln154_1          | add    | fabric   | 0       |
|     select_ln154_1_fu_197_p3                                                      |     |        | select_ln154_1       | select | auto_sel | 0       |
|     sub_ln157_fu_231_p2                                                           |     |        | sub_ln157            | sub    | fabric   | 0       |
|     add_ln158_fu_242_p2                                                           |     |        | add_ln158            | add    | fabric   | 0       |
|     xor_ln159_fu_300_p2                                                           |     |        | xor_ln159            | xor    | auto     | 0       |
|     add_ln155_fu_263_p2                                                           |     |        | add_ln155            | add    | fabric   | 0       |
+-----------------------------------------------------------------------------------+-----+--------+----------------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                     |           |           |      |      |        |          |      |         | Banks            |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + fdtd              |           |           | 28   | 0    |        |          |      |         |                  |
|   control_s_axi_U   | interface | s_axilite |      |      |        |          |      |         |                  |
|   control_r_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmemE_m_axi_U     | interface | m_axi     | 4    |      |        |          |      |         |                  |
|   gmemH_m_axi_U     | interface | m_axi     | 4    |      |        |          |      |         |                  |
|   hx_prev1_U        | ram_2p    |           | 2    |      | pragma | hx_prev1 | bram | 1       | 32, 992, 1       |
|   hy_prev1_U        | ram_2p    |           | 2    |      | pragma | hy_prev1 | bram | 1       | 32, 992, 1       |
|   ex_plane_U        | ram_2p    |           | 2    |      | pragma | ex_plane | bram | 1       | 32, 992, 1       |
|   ey_plane_U        | ram_2p    |           | 2    |      | pragma | ey_plane | bram | 1       | 32, 992, 1       |
|   ez_plane_U        | ram_2p    |           | 2    |      | pragma | ez_plane | bram | 1       | 32, 1024, 1      |
|   ex_plus1_U        | ram_2p    |           | 2    |      | pragma | ex_plus1 | bram | 1       | 32, 992, 1       |
|   ey_plus1_U        | ram_2p    |           | 2    |      | pragma | ey_plus1 | bram | 1       | 32, 992, 1       |
|   hx_plane_U        | ram_2p    |           | 2    |      | pragma | hx_plane | bram | 1       | 32, 992, 1       |
|   hy_plane_U        | ram_2p    |           | 2    |      | pragma | hy_plane | bram | 1       | 32, 992, 1       |
|   hz_plane_U        | ram_2p    |           | 2    |      | pragma | hz_plane | bram | 1       | 32, 961, 1       |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+--------------------------------------------------------------------------+-----------------------------------+
| Type           | Options                                                                  | Location                          |
+----------------+--------------------------------------------------------------------------+-----------------------------------+
| inline         | off                                                                      | ../zplan.cpp:7 in rd_plane        |
| loop_tripcount | min=961 max=1024                                                         | ../zplan.cpp:10 in rd_plane       |
| pipeline       | II = 1                                                                   | ../zplan.cpp:11 in rd_plane       |
| inline         | off                                                                      | ../zplan.cpp:17 in wr_plane       |
| loop_tripcount | min=961 max=1024                                                         | ../zplan.cpp:20 in wr_plane       |
| pipeline       | II = 1                                                                   | ../zplan.cpp:21 in wr_plane       |
| inline         | off                                                                      | ../zplan.cpp:31 in update_h_crit  |
| pipeline       | II = 1                                                                   | ../zplan.cpp:35 in update_h_crit  |
| pipeline       | II = 1                                                                   | ../zplan.cpp:47 in update_h_crit  |
| pipeline       | II = 1                                                                   | ../zplan.cpp:60 in update_h_crit  |
| inline         | off                                                                      | ../zplan.cpp:77 in update_e_crit  |
| inline         | off                                                                      | ../zplan.cpp:119 in update_h_tail |
| pipeline       | II = 1                                                                   | ../zplan.cpp:123 in update_h_tail |
| inline         | off                                                                      | ../zplan.cpp:140 in update_e_tail |
| interface      | m_axi port = hx_gmem offset = slave bundle= gmemH depth = (32 * 32 * 70) | ../zplan.cpp:170 in fdtd          |
| interface      | m_axi port = hy_gmem offset = slave bundle= gmemH depth = (32 * 32 * 70) | ../zplan.cpp:171 in fdtd          |
| interface      | m_axi port = hz_gmem offset = slave bundle= gmemH depth = (32 * 32 * 70) | ../zplan.cpp:172 in fdtd          |
| interface      | m_axi port = ex_gmem offset = slave bundle= gmemE depth = (32 * 32 * 70) | ../zplan.cpp:173 in fdtd          |
| interface      | m_axi port = ey_gmem offset = slave bundle= gmemE depth = (32 * 32 * 70) | ../zplan.cpp:174 in fdtd          |
| interface      | m_axi port = ez_gmem offset = slave bundle= gmemE depth = (32 * 32 * 70) | ../zplan.cpp:175 in fdtd          |
| interface      | s_axilite port = return bundle = control                                 | ../zplan.cpp:177 in fdtd          |
| bind_storage   | variable = hx_plane type = ram_2p impl = bram                            | ../zplan.cpp:192 in fdtd          |
| bind_storage   | variable = hy_plane type = ram_2p impl = bram                            | ../zplan.cpp:193 in fdtd          |
| bind_storage   | variable = hz_plane type = ram_2p impl = bram                            | ../zplan.cpp:194 in fdtd          |
| bind_storage   | variable = ex_plane type = ram_2p impl = bram                            | ../zplan.cpp:195 in fdtd          |
| bind_storage   | variable = ey_plane type = ram_2p impl = bram                            | ../zplan.cpp:196 in fdtd          |
| bind_storage   | variable = ez_plane type = ram_2p impl = bram                            | ../zplan.cpp:197 in fdtd          |
| bind_storage   | variable = ex_plus1 type = ram_2p impl = bram                            | ../zplan.cpp:198 in fdtd          |
| bind_storage   | variable = ey_plus1 type = ram_2p impl = bram                            | ../zplan.cpp:199 in fdtd          |
| bind_storage   | variable = hx_prev1 type = ram_2p impl = bram                            | ../zplan.cpp:200 in fdtd          |
| bind_storage   | variable = hy_prev1 type = ram_2p impl = bram                            | ../zplan.cpp:201 in fdtd          |
| pipeline       | II = 1                                                                   | ../zplan.cpp:204 in fdtd          |
| pipeline       | II = 1                                                                   | ../zplan.cpp:209 in fdtd          |
| pipeline       | II = 1                                                                   | ../zplan.cpp:240 in fdtd          |
| pipeline       | II = 1                                                                   | ../zplan.cpp:245 in fdtd          |
+----------------+--------------------------------------------------------------------------+-----------------------------------+


