
f4Quadcopter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c840  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  0800c9d0  0800c9d0  0001c9d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca8c  0800ca8c  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca8c  0800ca8c  0001ca8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca94  0800ca94  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca94  0800ca94  0001ca94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ca98  0800ca98  0001ca98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800ca9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ce8  200001ec  0800cc88  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001ed4  0800cc88  00021ed4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d86f  00000000  00000000  0002021c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003e8a  00000000  00000000  0003da8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001578  00000000  00000000  00041918  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013a0  00000000  00000000  00042e90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000241a5  00000000  00000000  00044230  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015a42  00000000  00000000  000683d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c8fc9  00000000  00000000  0007de17  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00146de0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005cd0  00000000  00000000  00146e5c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001ec 	.word	0x200001ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c9b8 	.word	0x0800c9b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f0 	.word	0x200001f0
 80001cc:	0800c9b8 	.word	0x0800c9b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b972 	b.w	8000da8 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9e08      	ldr	r6, [sp, #32]
 8000ae2:	4604      	mov	r4, r0
 8000ae4:	4688      	mov	r8, r1
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d14b      	bne.n	8000b82 <__udivmoddi4+0xa6>
 8000aea:	428a      	cmp	r2, r1
 8000aec:	4615      	mov	r5, r2
 8000aee:	d967      	bls.n	8000bc0 <__udivmoddi4+0xe4>
 8000af0:	fab2 f282 	clz	r2, r2
 8000af4:	b14a      	cbz	r2, 8000b0a <__udivmoddi4+0x2e>
 8000af6:	f1c2 0720 	rsb	r7, r2, #32
 8000afa:	fa01 f302 	lsl.w	r3, r1, r2
 8000afe:	fa20 f707 	lsr.w	r7, r0, r7
 8000b02:	4095      	lsls	r5, r2
 8000b04:	ea47 0803 	orr.w	r8, r7, r3
 8000b08:	4094      	lsls	r4, r2
 8000b0a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b0e:	0c23      	lsrs	r3, r4, #16
 8000b10:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b14:	fa1f fc85 	uxth.w	ip, r5
 8000b18:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b1c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b20:	fb07 f10c 	mul.w	r1, r7, ip
 8000b24:	4299      	cmp	r1, r3
 8000b26:	d909      	bls.n	8000b3c <__udivmoddi4+0x60>
 8000b28:	18eb      	adds	r3, r5, r3
 8000b2a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b2e:	f080 811b 	bcs.w	8000d68 <__udivmoddi4+0x28c>
 8000b32:	4299      	cmp	r1, r3
 8000b34:	f240 8118 	bls.w	8000d68 <__udivmoddi4+0x28c>
 8000b38:	3f02      	subs	r7, #2
 8000b3a:	442b      	add	r3, r5
 8000b3c:	1a5b      	subs	r3, r3, r1
 8000b3e:	b2a4      	uxth	r4, r4
 8000b40:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b44:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b4c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b50:	45a4      	cmp	ip, r4
 8000b52:	d909      	bls.n	8000b68 <__udivmoddi4+0x8c>
 8000b54:	192c      	adds	r4, r5, r4
 8000b56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b5a:	f080 8107 	bcs.w	8000d6c <__udivmoddi4+0x290>
 8000b5e:	45a4      	cmp	ip, r4
 8000b60:	f240 8104 	bls.w	8000d6c <__udivmoddi4+0x290>
 8000b64:	3802      	subs	r0, #2
 8000b66:	442c      	add	r4, r5
 8000b68:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b6c:	eba4 040c 	sub.w	r4, r4, ip
 8000b70:	2700      	movs	r7, #0
 8000b72:	b11e      	cbz	r6, 8000b7c <__udivmoddi4+0xa0>
 8000b74:	40d4      	lsrs	r4, r2
 8000b76:	2300      	movs	r3, #0
 8000b78:	e9c6 4300 	strd	r4, r3, [r6]
 8000b7c:	4639      	mov	r1, r7
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d909      	bls.n	8000b9a <__udivmoddi4+0xbe>
 8000b86:	2e00      	cmp	r6, #0
 8000b88:	f000 80eb 	beq.w	8000d62 <__udivmoddi4+0x286>
 8000b8c:	2700      	movs	r7, #0
 8000b8e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b92:	4638      	mov	r0, r7
 8000b94:	4639      	mov	r1, r7
 8000b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9a:	fab3 f783 	clz	r7, r3
 8000b9e:	2f00      	cmp	r7, #0
 8000ba0:	d147      	bne.n	8000c32 <__udivmoddi4+0x156>
 8000ba2:	428b      	cmp	r3, r1
 8000ba4:	d302      	bcc.n	8000bac <__udivmoddi4+0xd0>
 8000ba6:	4282      	cmp	r2, r0
 8000ba8:	f200 80fa 	bhi.w	8000da0 <__udivmoddi4+0x2c4>
 8000bac:	1a84      	subs	r4, r0, r2
 8000bae:	eb61 0303 	sbc.w	r3, r1, r3
 8000bb2:	2001      	movs	r0, #1
 8000bb4:	4698      	mov	r8, r3
 8000bb6:	2e00      	cmp	r6, #0
 8000bb8:	d0e0      	beq.n	8000b7c <__udivmoddi4+0xa0>
 8000bba:	e9c6 4800 	strd	r4, r8, [r6]
 8000bbe:	e7dd      	b.n	8000b7c <__udivmoddi4+0xa0>
 8000bc0:	b902      	cbnz	r2, 8000bc4 <__udivmoddi4+0xe8>
 8000bc2:	deff      	udf	#255	; 0xff
 8000bc4:	fab2 f282 	clz	r2, r2
 8000bc8:	2a00      	cmp	r2, #0
 8000bca:	f040 808f 	bne.w	8000cec <__udivmoddi4+0x210>
 8000bce:	1b49      	subs	r1, r1, r5
 8000bd0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bd4:	fa1f f885 	uxth.w	r8, r5
 8000bd8:	2701      	movs	r7, #1
 8000bda:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bde:	0c23      	lsrs	r3, r4, #16
 8000be0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000be4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000be8:	fb08 f10c 	mul.w	r1, r8, ip
 8000bec:	4299      	cmp	r1, r3
 8000bee:	d907      	bls.n	8000c00 <__udivmoddi4+0x124>
 8000bf0:	18eb      	adds	r3, r5, r3
 8000bf2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000bf6:	d202      	bcs.n	8000bfe <__udivmoddi4+0x122>
 8000bf8:	4299      	cmp	r1, r3
 8000bfa:	f200 80cd 	bhi.w	8000d98 <__udivmoddi4+0x2bc>
 8000bfe:	4684      	mov	ip, r0
 8000c00:	1a59      	subs	r1, r3, r1
 8000c02:	b2a3      	uxth	r3, r4
 8000c04:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c08:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c0c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c10:	fb08 f800 	mul.w	r8, r8, r0
 8000c14:	45a0      	cmp	r8, r4
 8000c16:	d907      	bls.n	8000c28 <__udivmoddi4+0x14c>
 8000c18:	192c      	adds	r4, r5, r4
 8000c1a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c1e:	d202      	bcs.n	8000c26 <__udivmoddi4+0x14a>
 8000c20:	45a0      	cmp	r8, r4
 8000c22:	f200 80b6 	bhi.w	8000d92 <__udivmoddi4+0x2b6>
 8000c26:	4618      	mov	r0, r3
 8000c28:	eba4 0408 	sub.w	r4, r4, r8
 8000c2c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c30:	e79f      	b.n	8000b72 <__udivmoddi4+0x96>
 8000c32:	f1c7 0c20 	rsb	ip, r7, #32
 8000c36:	40bb      	lsls	r3, r7
 8000c38:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c3c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c40:	fa01 f407 	lsl.w	r4, r1, r7
 8000c44:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c48:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c4c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c50:	4325      	orrs	r5, r4
 8000c52:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c56:	0c2c      	lsrs	r4, r5, #16
 8000c58:	fb08 3319 	mls	r3, r8, r9, r3
 8000c5c:	fa1f fa8e 	uxth.w	sl, lr
 8000c60:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c64:	fb09 f40a 	mul.w	r4, r9, sl
 8000c68:	429c      	cmp	r4, r3
 8000c6a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c6e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c72:	d90b      	bls.n	8000c8c <__udivmoddi4+0x1b0>
 8000c74:	eb1e 0303 	adds.w	r3, lr, r3
 8000c78:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c7c:	f080 8087 	bcs.w	8000d8e <__udivmoddi4+0x2b2>
 8000c80:	429c      	cmp	r4, r3
 8000c82:	f240 8084 	bls.w	8000d8e <__udivmoddi4+0x2b2>
 8000c86:	f1a9 0902 	sub.w	r9, r9, #2
 8000c8a:	4473      	add	r3, lr
 8000c8c:	1b1b      	subs	r3, r3, r4
 8000c8e:	b2ad      	uxth	r5, r5
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c9c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ca0:	45a2      	cmp	sl, r4
 8000ca2:	d908      	bls.n	8000cb6 <__udivmoddi4+0x1da>
 8000ca4:	eb1e 0404 	adds.w	r4, lr, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cac:	d26b      	bcs.n	8000d86 <__udivmoddi4+0x2aa>
 8000cae:	45a2      	cmp	sl, r4
 8000cb0:	d969      	bls.n	8000d86 <__udivmoddi4+0x2aa>
 8000cb2:	3802      	subs	r0, #2
 8000cb4:	4474      	add	r4, lr
 8000cb6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cba:	fba0 8902 	umull	r8, r9, r0, r2
 8000cbe:	eba4 040a 	sub.w	r4, r4, sl
 8000cc2:	454c      	cmp	r4, r9
 8000cc4:	46c2      	mov	sl, r8
 8000cc6:	464b      	mov	r3, r9
 8000cc8:	d354      	bcc.n	8000d74 <__udivmoddi4+0x298>
 8000cca:	d051      	beq.n	8000d70 <__udivmoddi4+0x294>
 8000ccc:	2e00      	cmp	r6, #0
 8000cce:	d069      	beq.n	8000da4 <__udivmoddi4+0x2c8>
 8000cd0:	ebb1 050a 	subs.w	r5, r1, sl
 8000cd4:	eb64 0403 	sbc.w	r4, r4, r3
 8000cd8:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cdc:	40fd      	lsrs	r5, r7
 8000cde:	40fc      	lsrs	r4, r7
 8000ce0:	ea4c 0505 	orr.w	r5, ip, r5
 8000ce4:	e9c6 5400 	strd	r5, r4, [r6]
 8000ce8:	2700      	movs	r7, #0
 8000cea:	e747      	b.n	8000b7c <__udivmoddi4+0xa0>
 8000cec:	f1c2 0320 	rsb	r3, r2, #32
 8000cf0:	fa20 f703 	lsr.w	r7, r0, r3
 8000cf4:	4095      	lsls	r5, r2
 8000cf6:	fa01 f002 	lsl.w	r0, r1, r2
 8000cfa:	fa21 f303 	lsr.w	r3, r1, r3
 8000cfe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d02:	4338      	orrs	r0, r7
 8000d04:	0c01      	lsrs	r1, r0, #16
 8000d06:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d0a:	fa1f f885 	uxth.w	r8, r5
 8000d0e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d12:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d16:	fb07 f308 	mul.w	r3, r7, r8
 8000d1a:	428b      	cmp	r3, r1
 8000d1c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d20:	d907      	bls.n	8000d32 <__udivmoddi4+0x256>
 8000d22:	1869      	adds	r1, r5, r1
 8000d24:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d28:	d22f      	bcs.n	8000d8a <__udivmoddi4+0x2ae>
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	d92d      	bls.n	8000d8a <__udivmoddi4+0x2ae>
 8000d2e:	3f02      	subs	r7, #2
 8000d30:	4429      	add	r1, r5
 8000d32:	1acb      	subs	r3, r1, r3
 8000d34:	b281      	uxth	r1, r0
 8000d36:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d3a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d42:	fb00 f308 	mul.w	r3, r0, r8
 8000d46:	428b      	cmp	r3, r1
 8000d48:	d907      	bls.n	8000d5a <__udivmoddi4+0x27e>
 8000d4a:	1869      	adds	r1, r5, r1
 8000d4c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d50:	d217      	bcs.n	8000d82 <__udivmoddi4+0x2a6>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d915      	bls.n	8000d82 <__udivmoddi4+0x2a6>
 8000d56:	3802      	subs	r0, #2
 8000d58:	4429      	add	r1, r5
 8000d5a:	1ac9      	subs	r1, r1, r3
 8000d5c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d60:	e73b      	b.n	8000bda <__udivmoddi4+0xfe>
 8000d62:	4637      	mov	r7, r6
 8000d64:	4630      	mov	r0, r6
 8000d66:	e709      	b.n	8000b7c <__udivmoddi4+0xa0>
 8000d68:	4607      	mov	r7, r0
 8000d6a:	e6e7      	b.n	8000b3c <__udivmoddi4+0x60>
 8000d6c:	4618      	mov	r0, r3
 8000d6e:	e6fb      	b.n	8000b68 <__udivmoddi4+0x8c>
 8000d70:	4541      	cmp	r1, r8
 8000d72:	d2ab      	bcs.n	8000ccc <__udivmoddi4+0x1f0>
 8000d74:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d78:	eb69 020e 	sbc.w	r2, r9, lr
 8000d7c:	3801      	subs	r0, #1
 8000d7e:	4613      	mov	r3, r2
 8000d80:	e7a4      	b.n	8000ccc <__udivmoddi4+0x1f0>
 8000d82:	4660      	mov	r0, ip
 8000d84:	e7e9      	b.n	8000d5a <__udivmoddi4+0x27e>
 8000d86:	4618      	mov	r0, r3
 8000d88:	e795      	b.n	8000cb6 <__udivmoddi4+0x1da>
 8000d8a:	4667      	mov	r7, ip
 8000d8c:	e7d1      	b.n	8000d32 <__udivmoddi4+0x256>
 8000d8e:	4681      	mov	r9, r0
 8000d90:	e77c      	b.n	8000c8c <__udivmoddi4+0x1b0>
 8000d92:	3802      	subs	r0, #2
 8000d94:	442c      	add	r4, r5
 8000d96:	e747      	b.n	8000c28 <__udivmoddi4+0x14c>
 8000d98:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d9c:	442b      	add	r3, r5
 8000d9e:	e72f      	b.n	8000c00 <__udivmoddi4+0x124>
 8000da0:	4638      	mov	r0, r7
 8000da2:	e708      	b.n	8000bb6 <__udivmoddi4+0xda>
 8000da4:	4637      	mov	r7, r6
 8000da6:	e6e9      	b.n	8000b7c <__udivmoddi4+0xa0>

08000da8 <__aeabi_idiv0>:
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop

08000dac <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	607b      	str	r3, [r7, #4]
 8000db6:	4b18      	ldr	r3, [pc, #96]	; (8000e18 <MX_DMA_Init+0x6c>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dba:	4a17      	ldr	r2, [pc, #92]	; (8000e18 <MX_DMA_Init+0x6c>)
 8000dbc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000dc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000dc2:	4b15      	ldr	r3, [pc, #84]	; (8000e18 <MX_DMA_Init+0x6c>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000dca:	607b      	str	r3, [r7, #4]
 8000dcc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	200b      	movs	r0, #11
 8000dd4:	f001 fab3 	bl	800233e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000dd8:	200b      	movs	r0, #11
 8000dda:	f001 facc 	bl	8002376 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000dde:	2200      	movs	r2, #0
 8000de0:	2100      	movs	r1, #0
 8000de2:	200e      	movs	r0, #14
 8000de4:	f001 faab 	bl	800233e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000de8:	200e      	movs	r0, #14
 8000dea:	f001 fac4 	bl	8002376 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8000dee:	2200      	movs	r2, #0
 8000df0:	2100      	movs	r1, #0
 8000df2:	2011      	movs	r0, #17
 8000df4:	f001 faa3 	bl	800233e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000df8:	2011      	movs	r0, #17
 8000dfa:	f001 fabc 	bl	8002376 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 0, 0);
 8000dfe:	2200      	movs	r2, #0
 8000e00:	2100      	movs	r1, #0
 8000e02:	202f      	movs	r0, #47	; 0x2f
 8000e04:	f001 fa9b 	bl	800233e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 8000e08:	202f      	movs	r0, #47	; 0x2f
 8000e0a:	f001 fab4 	bl	8002376 <HAL_NVIC_EnableIRQ>

}
 8000e0e:	bf00      	nop
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	40023800 	.word	0x40023800

08000e1c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b08a      	sub	sp, #40	; 0x28
 8000e20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e22:	f107 0314 	add.w	r3, r7, #20
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
 8000e2a:	605a      	str	r2, [r3, #4]
 8000e2c:	609a      	str	r2, [r3, #8]
 8000e2e:	60da      	str	r2, [r3, #12]
 8000e30:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	613b      	str	r3, [r7, #16]
 8000e36:	4b31      	ldr	r3, [pc, #196]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e3a:	4a30      	ldr	r2, [pc, #192]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e40:	6313      	str	r3, [r2, #48]	; 0x30
 8000e42:	4b2e      	ldr	r3, [pc, #184]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e4a:	613b      	str	r3, [r7, #16]
 8000e4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60fb      	str	r3, [r7, #12]
 8000e52:	4b2a      	ldr	r3, [pc, #168]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	4a29      	ldr	r2, [pc, #164]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e58:	f043 0304 	orr.w	r3, r3, #4
 8000e5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e5e:	4b27      	ldr	r3, [pc, #156]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e62:	f003 0304 	and.w	r3, r3, #4
 8000e66:	60fb      	str	r3, [r7, #12]
 8000e68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	60bb      	str	r3, [r7, #8]
 8000e6e:	4b23      	ldr	r3, [pc, #140]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e72:	4a22      	ldr	r2, [pc, #136]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e74:	f043 0301 	orr.w	r3, r3, #1
 8000e78:	6313      	str	r3, [r2, #48]	; 0x30
 8000e7a:	4b20      	ldr	r3, [pc, #128]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7e:	f003 0301 	and.w	r3, r3, #1
 8000e82:	60bb      	str	r3, [r7, #8]
 8000e84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e86:	2300      	movs	r3, #0
 8000e88:	607b      	str	r3, [r7, #4]
 8000e8a:	4b1c      	ldr	r3, [pc, #112]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e8e:	4a1b      	ldr	r2, [pc, #108]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e90:	f043 0302 	orr.w	r3, r3, #2
 8000e94:	6313      	str	r3, [r2, #48]	; 0x30
 8000e96:	4b19      	ldr	r3, [pc, #100]	; (8000efc <MX_GPIO_Init+0xe0>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	f003 0302 	and.w	r3, r3, #2
 8000e9e:	607b      	str	r3, [r7, #4]
 8000ea0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2106      	movs	r1, #6
 8000ea6:	4816      	ldr	r0, [pc, #88]	; (8000f00 <MX_GPIO_Init+0xe4>)
 8000ea8:	f001 ffdc 	bl	8002e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8000eac:	2200      	movs	r2, #0
 8000eae:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000eb2:	4814      	ldr	r0, [pc, #80]	; (8000f04 <MX_GPIO_Init+0xe8>)
 8000eb4:	f001 ffd6 	bl	8002e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8000eb8:	2306      	movs	r3, #6
 8000eba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ec8:	f107 0314 	add.w	r3, r7, #20
 8000ecc:	4619      	mov	r1, r3
 8000ece:	480c      	ldr	r0, [pc, #48]	; (8000f00 <MX_GPIO_Init+0xe4>)
 8000ed0:	f001 fe16 	bl	8002b00 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8000ed4:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000ed8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eda:	2301      	movs	r3, #1
 8000edc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ee6:	f107 0314 	add.w	r3, r7, #20
 8000eea:	4619      	mov	r1, r3
 8000eec:	4805      	ldr	r0, [pc, #20]	; (8000f04 <MX_GPIO_Init+0xe8>)
 8000eee:	f001 fe07 	bl	8002b00 <HAL_GPIO_Init>

}
 8000ef2:	bf00      	nop
 8000ef4:	3728      	adds	r7, #40	; 0x28
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40023800 	.word	0x40023800
 8000f00:	40020800 	.word	0x40020800
 8000f04:	40020400 	.word	0x40020400

08000f08 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c2_tx;
DMA_HandleTypeDef hdma_i2c2_rx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000f0c:	4b12      	ldr	r3, [pc, #72]	; (8000f58 <MX_I2C1_Init+0x50>)
 8000f0e:	4a13      	ldr	r2, [pc, #76]	; (8000f5c <MX_I2C1_Init+0x54>)
 8000f10:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000f12:	4b11      	ldr	r3, [pc, #68]	; (8000f58 <MX_I2C1_Init+0x50>)
 8000f14:	4a12      	ldr	r2, [pc, #72]	; (8000f60 <MX_I2C1_Init+0x58>)
 8000f16:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f18:	4b0f      	ldr	r3, [pc, #60]	; (8000f58 <MX_I2C1_Init+0x50>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f1e:	4b0e      	ldr	r3, [pc, #56]	; (8000f58 <MX_I2C1_Init+0x50>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f24:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <MX_I2C1_Init+0x50>)
 8000f26:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f2a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f2c:	4b0a      	ldr	r3, [pc, #40]	; (8000f58 <MX_I2C1_Init+0x50>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f32:	4b09      	ldr	r3, [pc, #36]	; (8000f58 <MX_I2C1_Init+0x50>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f38:	4b07      	ldr	r3, [pc, #28]	; (8000f58 <MX_I2C1_Init+0x50>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f3e:	4b06      	ldr	r3, [pc, #24]	; (8000f58 <MX_I2C1_Init+0x50>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f44:	4804      	ldr	r0, [pc, #16]	; (8000f58 <MX_I2C1_Init+0x50>)
 8000f46:	f001 ffc1 	bl	8002ecc <HAL_I2C_Init>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f50:	f000 fc6e 	bl	8001830 <Error_Handler>
  }

}
 8000f54:	bf00      	nop
 8000f56:	bd80      	pop	{r7, pc}
 8000f58:	20000290 	.word	0x20000290
 8000f5c:	40005400 	.word	0x40005400
 8000f60:	00061a80 	.word	0x00061a80

08000f64 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8000f68:	4b12      	ldr	r3, [pc, #72]	; (8000fb4 <MX_I2C2_Init+0x50>)
 8000f6a:	4a13      	ldr	r2, [pc, #76]	; (8000fb8 <MX_I2C2_Init+0x54>)
 8000f6c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8000f6e:	4b11      	ldr	r3, [pc, #68]	; (8000fb4 <MX_I2C2_Init+0x50>)
 8000f70:	4a12      	ldr	r2, [pc, #72]	; (8000fbc <MX_I2C2_Init+0x58>)
 8000f72:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f74:	4b0f      	ldr	r3, [pc, #60]	; (8000fb4 <MX_I2C2_Init+0x50>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000f7a:	4b0e      	ldr	r3, [pc, #56]	; (8000fb4 <MX_I2C2_Init+0x50>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f80:	4b0c      	ldr	r3, [pc, #48]	; (8000fb4 <MX_I2C2_Init+0x50>)
 8000f82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000f86:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f88:	4b0a      	ldr	r3, [pc, #40]	; (8000fb4 <MX_I2C2_Init+0x50>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000f8e:	4b09      	ldr	r3, [pc, #36]	; (8000fb4 <MX_I2C2_Init+0x50>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f94:	4b07      	ldr	r3, [pc, #28]	; (8000fb4 <MX_I2C2_Init+0x50>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f9a:	4b06      	ldr	r3, [pc, #24]	; (8000fb4 <MX_I2C2_Init+0x50>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000fa0:	4804      	ldr	r0, [pc, #16]	; (8000fb4 <MX_I2C2_Init+0x50>)
 8000fa2:	f001 ff93 	bl	8002ecc <HAL_I2C_Init>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d001      	beq.n	8000fb0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000fac:	f000 fc40 	bl	8001830 <Error_Handler>
  }

}
 8000fb0:	bf00      	nop
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	200002e4 	.word	0x200002e4
 8000fb8:	40005800 	.word	0x40005800
 8000fbc:	00061a80 	.word	0x00061a80

08000fc0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b08c      	sub	sp, #48	; 0x30
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc8:	f107 031c 	add.w	r3, r7, #28
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	4a99      	ldr	r2, [pc, #612]	; (8001244 <HAL_I2C_MspInit+0x284>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	f040 8093 	bne.w	800110a <HAL_I2C_MspInit+0x14a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	61bb      	str	r3, [r7, #24]
 8000fe8:	4b97      	ldr	r3, [pc, #604]	; (8001248 <HAL_I2C_MspInit+0x288>)
 8000fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fec:	4a96      	ldr	r2, [pc, #600]	; (8001248 <HAL_I2C_MspInit+0x288>)
 8000fee:	f043 0302 	orr.w	r3, r3, #2
 8000ff2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ff4:	4b94      	ldr	r3, [pc, #592]	; (8001248 <HAL_I2C_MspInit+0x288>)
 8000ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff8:	f003 0302 	and.w	r3, r3, #2
 8000ffc:	61bb      	str	r3, [r7, #24]
 8000ffe:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001000:	23c0      	movs	r3, #192	; 0xc0
 8001002:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001004:	2312      	movs	r3, #18
 8001006:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001008:	2301      	movs	r3, #1
 800100a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800100c:	2303      	movs	r3, #3
 800100e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001010:	2304      	movs	r3, #4
 8001012:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001014:	f107 031c 	add.w	r3, r7, #28
 8001018:	4619      	mov	r1, r3
 800101a:	488c      	ldr	r0, [pc, #560]	; (800124c <HAL_I2C_MspInit+0x28c>)
 800101c:	f001 fd70 	bl	8002b00 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001020:	2300      	movs	r3, #0
 8001022:	617b      	str	r3, [r7, #20]
 8001024:	4b88      	ldr	r3, [pc, #544]	; (8001248 <HAL_I2C_MspInit+0x288>)
 8001026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001028:	4a87      	ldr	r2, [pc, #540]	; (8001248 <HAL_I2C_MspInit+0x288>)
 800102a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800102e:	6413      	str	r3, [r2, #64]	; 0x40
 8001030:	4b85      	ldr	r3, [pc, #532]	; (8001248 <HAL_I2C_MspInit+0x288>)
 8001032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001034:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001038:	617b      	str	r3, [r7, #20]
 800103a:	697b      	ldr	r3, [r7, #20]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 800103c:	4b84      	ldr	r3, [pc, #528]	; (8001250 <HAL_I2C_MspInit+0x290>)
 800103e:	4a85      	ldr	r2, [pc, #532]	; (8001254 <HAL_I2C_MspInit+0x294>)
 8001040:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8001042:	4b83      	ldr	r3, [pc, #524]	; (8001250 <HAL_I2C_MspInit+0x290>)
 8001044:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001048:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800104a:	4b81      	ldr	r3, [pc, #516]	; (8001250 <HAL_I2C_MspInit+0x290>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001050:	4b7f      	ldr	r3, [pc, #508]	; (8001250 <HAL_I2C_MspInit+0x290>)
 8001052:	2200      	movs	r2, #0
 8001054:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001056:	4b7e      	ldr	r3, [pc, #504]	; (8001250 <HAL_I2C_MspInit+0x290>)
 8001058:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800105c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800105e:	4b7c      	ldr	r3, [pc, #496]	; (8001250 <HAL_I2C_MspInit+0x290>)
 8001060:	2200      	movs	r2, #0
 8001062:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001064:	4b7a      	ldr	r3, [pc, #488]	; (8001250 <HAL_I2C_MspInit+0x290>)
 8001066:	2200      	movs	r2, #0
 8001068:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 800106a:	4b79      	ldr	r3, [pc, #484]	; (8001250 <HAL_I2C_MspInit+0x290>)
 800106c:	2200      	movs	r2, #0
 800106e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001070:	4b77      	ldr	r3, [pc, #476]	; (8001250 <HAL_I2C_MspInit+0x290>)
 8001072:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001076:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001078:	4b75      	ldr	r3, [pc, #468]	; (8001250 <HAL_I2C_MspInit+0x290>)
 800107a:	2200      	movs	r2, #0
 800107c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 800107e:	4874      	ldr	r0, [pc, #464]	; (8001250 <HAL_I2C_MspInit+0x290>)
 8001080:	f001 f994 	bl	80023ac <HAL_DMA_Init>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <HAL_I2C_MspInit+0xce>
    {
      Error_Handler();
 800108a:	f000 fbd1 	bl	8001830 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a6f      	ldr	r2, [pc, #444]	; (8001250 <HAL_I2C_MspInit+0x290>)
 8001092:	639a      	str	r2, [r3, #56]	; 0x38
 8001094:	4a6e      	ldr	r2, [pc, #440]	; (8001250 <HAL_I2C_MspInit+0x290>)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream6;
 800109a:	4b6f      	ldr	r3, [pc, #444]	; (8001258 <HAL_I2C_MspInit+0x298>)
 800109c:	4a6f      	ldr	r2, [pc, #444]	; (800125c <HAL_I2C_MspInit+0x29c>)
 800109e:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_1;
 80010a0:	4b6d      	ldr	r3, [pc, #436]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80010a6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80010a8:	4b6b      	ldr	r3, [pc, #428]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010aa:	2240      	movs	r2, #64	; 0x40
 80010ac:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80010ae:	4b6a      	ldr	r3, [pc, #424]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80010b4:	4b68      	ldr	r3, [pc, #416]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010ba:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80010bc:	4b66      	ldr	r3, [pc, #408]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010be:	2200      	movs	r2, #0
 80010c0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80010c2:	4b65      	ldr	r3, [pc, #404]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 80010c8:	4b63      	ldr	r3, [pc, #396]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80010ce:	4b62      	ldr	r3, [pc, #392]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010d0:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80010d4:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80010d6:	4b60      	ldr	r3, [pc, #384]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010d8:	2200      	movs	r2, #0
 80010da:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 80010dc:	485e      	ldr	r0, [pc, #376]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010de:	f001 f965 	bl	80023ac <HAL_DMA_Init>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <HAL_I2C_MspInit+0x12c>
    {
      Error_Handler();
 80010e8:	f000 fba2 	bl	8001830 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	4a5a      	ldr	r2, [pc, #360]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010f0:	635a      	str	r2, [r3, #52]	; 0x34
 80010f2:	4a59      	ldr	r2, [pc, #356]	; (8001258 <HAL_I2C_MspInit+0x298>)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80010f8:	2200      	movs	r2, #0
 80010fa:	2100      	movs	r1, #0
 80010fc:	201f      	movs	r0, #31
 80010fe:	f001 f91e 	bl	800233e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001102:	201f      	movs	r0, #31
 8001104:	f001 f937 	bl	8002376 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001108:	e098      	b.n	800123c <HAL_I2C_MspInit+0x27c>
  else if(i2cHandle->Instance==I2C2)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a54      	ldr	r2, [pc, #336]	; (8001260 <HAL_I2C_MspInit+0x2a0>)
 8001110:	4293      	cmp	r3, r2
 8001112:	f040 8093 	bne.w	800123c <HAL_I2C_MspInit+0x27c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
 800111a:	4b4b      	ldr	r3, [pc, #300]	; (8001248 <HAL_I2C_MspInit+0x288>)
 800111c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111e:	4a4a      	ldr	r2, [pc, #296]	; (8001248 <HAL_I2C_MspInit+0x288>)
 8001120:	f043 0302 	orr.w	r3, r3, #2
 8001124:	6313      	str	r3, [r2, #48]	; 0x30
 8001126:	4b48      	ldr	r3, [pc, #288]	; (8001248 <HAL_I2C_MspInit+0x288>)
 8001128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800112a:	f003 0302 	and.w	r3, r3, #2
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001132:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001136:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001138:	2312      	movs	r3, #18
 800113a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800113c:	2301      	movs	r3, #1
 800113e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001140:	2303      	movs	r3, #3
 8001142:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001144:	2304      	movs	r3, #4
 8001146:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001148:	f107 031c 	add.w	r3, r7, #28
 800114c:	4619      	mov	r1, r3
 800114e:	483f      	ldr	r0, [pc, #252]	; (800124c <HAL_I2C_MspInit+0x28c>)
 8001150:	f001 fcd6 	bl	8002b00 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001154:	2300      	movs	r3, #0
 8001156:	60fb      	str	r3, [r7, #12]
 8001158:	4b3b      	ldr	r3, [pc, #236]	; (8001248 <HAL_I2C_MspInit+0x288>)
 800115a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800115c:	4a3a      	ldr	r2, [pc, #232]	; (8001248 <HAL_I2C_MspInit+0x288>)
 800115e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001162:	6413      	str	r3, [r2, #64]	; 0x40
 8001164:	4b38      	ldr	r3, [pc, #224]	; (8001248 <HAL_I2C_MspInit+0x288>)
 8001166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001168:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800116c:	60fb      	str	r3, [r7, #12]
 800116e:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c2_tx.Instance = DMA1_Stream7;
 8001170:	4b3c      	ldr	r3, [pc, #240]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 8001172:	4a3d      	ldr	r2, [pc, #244]	; (8001268 <HAL_I2C_MspInit+0x2a8>)
 8001174:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Channel = DMA_CHANNEL_7;
 8001176:	4b3b      	ldr	r3, [pc, #236]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 8001178:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800117c:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800117e:	4b39      	ldr	r3, [pc, #228]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 8001180:	2240      	movs	r2, #64	; 0x40
 8001182:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001184:	4b37      	ldr	r3, [pc, #220]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 8001186:	2200      	movs	r2, #0
 8001188:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800118a:	4b36      	ldr	r3, [pc, #216]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 800118c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001190:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001192:	4b34      	ldr	r3, [pc, #208]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 8001194:	2200      	movs	r2, #0
 8001196:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001198:	4b32      	ldr	r3, [pc, #200]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 800119a:	2200      	movs	r2, #0
 800119c:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 800119e:	4b31      	ldr	r3, [pc, #196]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 80011a0:	2200      	movs	r2, #0
 80011a2:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80011a4:	4b2f      	ldr	r3, [pc, #188]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 80011a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80011aa:	621a      	str	r2, [r3, #32]
    hdma_i2c2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011ac:	4b2d      	ldr	r3, [pc, #180]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 80011b2:	482c      	ldr	r0, [pc, #176]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 80011b4:	f001 f8fa 	bl	80023ac <HAL_DMA_Init>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <HAL_I2C_MspInit+0x202>
      Error_Handler();
 80011be:	f000 fb37 	bl	8001830 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c2_tx);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a27      	ldr	r2, [pc, #156]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 80011c6:	635a      	str	r2, [r3, #52]	; 0x34
 80011c8:	4a26      	ldr	r2, [pc, #152]	; (8001264 <HAL_I2C_MspInit+0x2a4>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_i2c2_rx.Instance = DMA1_Stream3;
 80011ce:	4b27      	ldr	r3, [pc, #156]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 80011d0:	4a27      	ldr	r2, [pc, #156]	; (8001270 <HAL_I2C_MspInit+0x2b0>)
 80011d2:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 80011d6:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80011da:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011e2:	4b22      	ldr	r3, [pc, #136]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011e8:	4b20      	ldr	r3, [pc, #128]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 80011ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80011ee:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80011f0:	4b1e      	ldr	r3, [pc, #120]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80011f6:	4b1d      	ldr	r3, [pc, #116]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80011fc:	4b1b      	ldr	r3, [pc, #108]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 80011fe:	2200      	movs	r2, #0
 8001200:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001202:	4b1a      	ldr	r3, [pc, #104]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 8001204:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001208:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800120a:	4b18      	ldr	r3, [pc, #96]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 800120c:	2200      	movs	r2, #0
 800120e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8001210:	4816      	ldr	r0, [pc, #88]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 8001212:	f001 f8cb 	bl	80023ac <HAL_DMA_Init>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <HAL_I2C_MspInit+0x260>
      Error_Handler();
 800121c:	f000 fb08 	bl	8001830 <Error_Handler>
    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c2_rx);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	4a12      	ldr	r2, [pc, #72]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 8001224:	639a      	str	r2, [r3, #56]	; 0x38
 8001226:	4a11      	ldr	r2, [pc, #68]	; (800126c <HAL_I2C_MspInit+0x2ac>)
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800122c:	2200      	movs	r2, #0
 800122e:	2100      	movs	r1, #0
 8001230:	2021      	movs	r0, #33	; 0x21
 8001232:	f001 f884 	bl	800233e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001236:	2021      	movs	r0, #33	; 0x21
 8001238:	f001 f89d 	bl	8002376 <HAL_NVIC_EnableIRQ>
}
 800123c:	bf00      	nop
 800123e:	3730      	adds	r7, #48	; 0x30
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40005400 	.word	0x40005400
 8001248:	40023800 	.word	0x40023800
 800124c:	40020400 	.word	0x40020400
 8001250:	200003f8 	.word	0x200003f8
 8001254:	40026010 	.word	0x40026010
 8001258:	20000230 	.word	0x20000230
 800125c:	400260a0 	.word	0x400260a0
 8001260:	40005800 	.word	0x40005800
 8001264:	20000398 	.word	0x20000398
 8001268:	400260b8 	.word	0x400260b8
 800126c:	20000338 	.word	0x20000338
 8001270:	40026058 	.word	0x40026058
 8001274:	00000000 	.word	0x00000000

08001278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001278:	b590      	push	{r4, r7, lr}
 800127a:	b085      	sub	sp, #20
 800127c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800127e:	f000 feef 	bl	8002060 <HAL_Init>

  /* USER CODE BEGIN Init */

  HAL_Delay(500);
 8001282:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001286:	f000 ff5d 	bl	8002144 <HAL_Delay>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800128a:	f000 f955 	bl	8001538 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800128e:	f7ff fdc5 	bl	8000e1c <MX_GPIO_Init>
  MX_DMA_Init();
 8001292:	f7ff fd8b 	bl	8000dac <MX_DMA_Init>
  MX_I2C1_Init();
 8001296:	f7ff fe37 	bl	8000f08 <MX_I2C1_Init>
  MX_I2C2_Init();
 800129a:	f7ff fe63 	bl	8000f64 <MX_I2C2_Init>
  MX_RTC_Init();
 800129e:	f000 facf 	bl	8001840 <MX_RTC_Init>
  MX_TIM3_Init();
 80012a2:	f000 fbfb 	bl	8001a9c <MX_TIM3_Init>
  MX_TIM5_Init();
 80012a6:	f000 fc73 	bl	8001b90 <MX_TIM5_Init>
  MX_TIM8_Init();
 80012aa:	f000 fce1 	bl	8001c70 <MX_TIM8_Init>
  MX_USB_DEVICE_Init();
 80012ae:	f00a fa61 	bl	800b774 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 80012b2:	2100      	movs	r1, #0
 80012b4:	4890      	ldr	r0, [pc, #576]	; (80014f8 <main+0x280>)
 80012b6:	f006 fac1 	bl	800783c <HAL_TIM_IC_Start_IT>

  for(int i = 0; i < 32; i++)
 80012ba:	2300      	movs	r3, #0
 80012bc:	607b      	str	r3, [r7, #4]
 80012be:	e007      	b.n	80012d0 <main+0x58>
  {
	  send_buffer[i] = '\0';
 80012c0:	4a8e      	ldr	r2, [pc, #568]	; (80014fc <main+0x284>)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4413      	add	r3, r2
 80012c6:	2200      	movs	r2, #0
 80012c8:	701a      	strb	r2, [r3, #0]
  for(int i = 0; i < 32; i++)
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	3301      	adds	r3, #1
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2b1f      	cmp	r3, #31
 80012d4:	ddf4      	ble.n	80012c0 <main+0x48>
  send_buffer[6] = 'o';
  send_buffer[7] = '\n';*/

  //sprintf((char*)send_buffer, "%l%s", test_capture_value, "\r\n");

  send_buffer[32] = 30;
 80012d6:	4b89      	ldr	r3, [pc, #548]	; (80014fc <main+0x284>)
 80012d8:	221e      	movs	r2, #30
 80012da:	f883 2020 	strb.w	r2, [r3, #32]
  send_buffer[33] = 0;//Unreliable
 80012de:	4b87      	ldr	r3, [pc, #540]	; (80014fc <main+0x284>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  send_buffer[34] = 0;//No data
 80012e6:	4b85      	ldr	r3, [pc, #532]	; (80014fc <main+0x284>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  buf[0] = 0x6B;
 80012ee:	4b84      	ldr	r3, [pc, #528]	; (8001500 <main+0x288>)
 80012f0:	226b      	movs	r2, #107	; 0x6b
 80012f2:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x00;
 80012f4:	4b82      	ldr	r3, [pc, #520]	; (8001500 <main+0x288>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	705a      	strb	r2, [r3, #1]
  ret = HAL_I2C_Master_Transmit(&hi2c1, GYRO_ADDR, buf, 2, HAL_MAX_DELAY);
 80012fa:	23d0      	movs	r3, #208	; 0xd0
 80012fc:	b299      	uxth	r1, r3
 80012fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	2302      	movs	r3, #2
 8001306:	4a7e      	ldr	r2, [pc, #504]	; (8001500 <main+0x288>)
 8001308:	487e      	ldr	r0, [pc, #504]	; (8001504 <main+0x28c>)
 800130a:	f001 ff17 	bl	800313c <HAL_I2C_Master_Transmit>
 800130e:	4603      	mov	r3, r0
 8001310:	461a      	mov	r2, r3
 8001312:	4b7d      	ldr	r3, [pc, #500]	; (8001508 <main+0x290>)
 8001314:	701a      	strb	r2, [r3, #0]
  if(ret != HAL_OK)
 8001316:	4b7c      	ldr	r3, [pc, #496]	; (8001508 <main+0x290>)
 8001318:	781b      	ldrb	r3, [r3, #0]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d008      	beq.n	8001330 <main+0xb8>
  {
	  strcpy((char*)buf, "Error Tx\r\n");
 800131e:	4a78      	ldr	r2, [pc, #480]	; (8001500 <main+0x288>)
 8001320:	4b7a      	ldr	r3, [pc, #488]	; (800150c <main+0x294>)
 8001322:	cb03      	ldmia	r3!, {r0, r1}
 8001324:	6010      	str	r0, [r2, #0]
 8001326:	6051      	str	r1, [r2, #4]
 8001328:	8819      	ldrh	r1, [r3, #0]
 800132a:	789b      	ldrb	r3, [r3, #2]
 800132c:	8111      	strh	r1, [r2, #8]
 800132e:	7293      	strb	r3, [r2, #10]
  }

  HAL_Delay(10);
 8001330:	200a      	movs	r0, #10
 8001332:	f000 ff07 	bl	8002144 <HAL_Delay>

  buf[0] = 0x1B;
 8001336:	4b72      	ldr	r3, [pc, #456]	; (8001500 <main+0x288>)
 8001338:	221b      	movs	r2, #27
 800133a:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x08;
 800133c:	4b70      	ldr	r3, [pc, #448]	; (8001500 <main+0x288>)
 800133e:	2208      	movs	r2, #8
 8001340:	705a      	strb	r2, [r3, #1]
  ret = HAL_I2C_Master_Transmit(&hi2c1, GYRO_ADDR, buf, 2, HAL_MAX_DELAY);
 8001342:	23d0      	movs	r3, #208	; 0xd0
 8001344:	b299      	uxth	r1, r3
 8001346:	f04f 33ff 	mov.w	r3, #4294967295
 800134a:	9300      	str	r3, [sp, #0]
 800134c:	2302      	movs	r3, #2
 800134e:	4a6c      	ldr	r2, [pc, #432]	; (8001500 <main+0x288>)
 8001350:	486c      	ldr	r0, [pc, #432]	; (8001504 <main+0x28c>)
 8001352:	f001 fef3 	bl	800313c <HAL_I2C_Master_Transmit>
 8001356:	4603      	mov	r3, r0
 8001358:	461a      	mov	r2, r3
 800135a:	4b6b      	ldr	r3, [pc, #428]	; (8001508 <main+0x290>)
 800135c:	701a      	strb	r2, [r3, #0]
  if(ret != HAL_OK)
 800135e:	4b6a      	ldr	r3, [pc, #424]	; (8001508 <main+0x290>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d008      	beq.n	8001378 <main+0x100>
  {
	  strcpy((char*)buf, "Error Tx\r\n");
 8001366:	4a66      	ldr	r2, [pc, #408]	; (8001500 <main+0x288>)
 8001368:	4b68      	ldr	r3, [pc, #416]	; (800150c <main+0x294>)
 800136a:	cb03      	ldmia	r3!, {r0, r1}
 800136c:	6010      	str	r0, [r2, #0]
 800136e:	6051      	str	r1, [r2, #4]
 8001370:	8819      	ldrh	r1, [r3, #0]
 8001372:	789b      	ldrb	r3, [r3, #2]
 8001374:	8111      	strh	r1, [r2, #8]
 8001376:	7293      	strb	r3, [r2, #10]
  }

  HAL_Delay(10);
 8001378:	200a      	movs	r0, #10
 800137a:	f000 fee3 	bl	8002144 <HAL_Delay>

  buf[0] = 0x1A;
 800137e:	4b60      	ldr	r3, [pc, #384]	; (8001500 <main+0x288>)
 8001380:	221a      	movs	r2, #26
 8001382:	701a      	strb	r2, [r3, #0]
  buf[1] = 0x03;
 8001384:	4b5e      	ldr	r3, [pc, #376]	; (8001500 <main+0x288>)
 8001386:	2203      	movs	r2, #3
 8001388:	705a      	strb	r2, [r3, #1]
  ret = HAL_I2C_Master_Transmit(&hi2c1, GYRO_ADDR, buf, 2, HAL_MAX_DELAY);
 800138a:	23d0      	movs	r3, #208	; 0xd0
 800138c:	b299      	uxth	r1, r3
 800138e:	f04f 33ff 	mov.w	r3, #4294967295
 8001392:	9300      	str	r3, [sp, #0]
 8001394:	2302      	movs	r3, #2
 8001396:	4a5a      	ldr	r2, [pc, #360]	; (8001500 <main+0x288>)
 8001398:	485a      	ldr	r0, [pc, #360]	; (8001504 <main+0x28c>)
 800139a:	f001 fecf 	bl	800313c <HAL_I2C_Master_Transmit>
 800139e:	4603      	mov	r3, r0
 80013a0:	461a      	mov	r2, r3
 80013a2:	4b59      	ldr	r3, [pc, #356]	; (8001508 <main+0x290>)
 80013a4:	701a      	strb	r2, [r3, #0]
  if(ret != HAL_OK)
 80013a6:	4b58      	ldr	r3, [pc, #352]	; (8001508 <main+0x290>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d008      	beq.n	80013c0 <main+0x148>
  {
	  strcpy((char*)buf, "Error Tx\r\n");
 80013ae:	4a54      	ldr	r2, [pc, #336]	; (8001500 <main+0x288>)
 80013b0:	4b56      	ldr	r3, [pc, #344]	; (800150c <main+0x294>)
 80013b2:	cb03      	ldmia	r3!, {r0, r1}
 80013b4:	6010      	str	r0, [r2, #0]
 80013b6:	6051      	str	r1, [r2, #4]
 80013b8:	8819      	ldrh	r1, [r3, #0]
 80013ba:	789b      	ldrb	r3, [r3, #2]
 80013bc:	8111      	strh	r1, [r2, #8]
 80013be:	7293      	strb	r3, [r2, #10]
  }

  //CDC_Transmit_FS(buf, strlen((char*)buf));

  HAL_Delay(2000);
 80013c0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80013c4:	f000 febe 	bl	8002144 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_Delay(5);
 80013c8:	2005      	movs	r0, #5
 80013ca:	f000 febb 	bl	8002144 <HAL_Delay>

	  if(HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_READY && send_buffer[34] == 0)
 80013ce:	4850      	ldr	r0, [pc, #320]	; (8001510 <main+0x298>)
 80013d0:	f002 fcda 	bl	8003d88 <HAL_I2C_GetState>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b20      	cmp	r3, #32
 80013d8:	d14e      	bne.n	8001478 <main+0x200>
 80013da:	4b48      	ldr	r3, [pc, #288]	; (80014fc <main+0x284>)
 80013dc:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d149      	bne.n	8001478 <main+0x200>
	  {
		  if(ack_rate_counter < 0xFF)
 80013e4:	4b4b      	ldr	r3, [pc, #300]	; (8001514 <main+0x29c>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2bff      	cmp	r3, #255	; 0xff
 80013ec:	d006      	beq.n	80013fc <main+0x184>
			  ack_rate_counter++;
 80013ee:	4b49      	ldr	r3, [pc, #292]	; (8001514 <main+0x29c>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	3301      	adds	r3, #1
 80013f6:	b2da      	uxtb	r2, r3
 80013f8:	4b46      	ldr	r3, [pc, #280]	; (8001514 <main+0x29c>)
 80013fa:	701a      	strb	r2, [r3, #0]

		  for(int i = 0; i < 32; i++)
 80013fc:	2300      	movs	r3, #0
 80013fe:	603b      	str	r3, [r7, #0]
 8001400:	e007      	b.n	8001412 <main+0x19a>
		  {
			  send_buffer[i] = '\0';
 8001402:	4a3e      	ldr	r2, [pc, #248]	; (80014fc <main+0x284>)
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	4413      	add	r3, r2
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]
		  for(int i = 0; i < 32; i++)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	3301      	adds	r3, #1
 8001410:	603b      	str	r3, [r7, #0]
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	2b1f      	cmp	r3, #31
 8001416:	ddf4      	ble.n	8001402 <main+0x18a>
		  }

		  test_gyro_x =

		  //sprintf((char*)send_buffer, "%ld%s", ppm_channels[2], "\r\n");//int32_t
		  sprintf((char*)send_buffer, "%lu%s%hd%s", ppm_channels[2], ":", test_gyro_x, "\r\n");//uint32_t
 8001418:	4b3f      	ldr	r3, [pc, #252]	; (8001518 <main+0x2a0>)
 800141a:	689a      	ldr	r2, [r3, #8]
 800141c:	4b3f      	ldr	r3, [pc, #252]	; (800151c <main+0x2a4>)
 800141e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001422:	4619      	mov	r1, r3
 8001424:	4b3e      	ldr	r3, [pc, #248]	; (8001520 <main+0x2a8>)
 8001426:	9301      	str	r3, [sp, #4]
 8001428:	9100      	str	r1, [sp, #0]
 800142a:	4b3e      	ldr	r3, [pc, #248]	; (8001524 <main+0x2ac>)
 800142c:	493e      	ldr	r1, [pc, #248]	; (8001528 <main+0x2b0>)
 800142e:	4833      	ldr	r0, [pc, #204]	; (80014fc <main+0x284>)
 8001430:	f00a ff74 	bl	800c31c <siprintf>
 8001434:	4603      	mov	r3, r0
		  test_gyro_x =
 8001436:	b21a      	sxth	r2, r3
 8001438:	4b38      	ldr	r3, [pc, #224]	; (800151c <main+0x2a4>)
 800143a:	801a      	strh	r2, [r3, #0]

		  if(ack_rate_counter == ack_rate)
 800143c:	4b35      	ldr	r3, [pc, #212]	; (8001514 <main+0x29c>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	b2da      	uxtb	r2, r3
 8001442:	4b3a      	ldr	r3, [pc, #232]	; (800152c <main+0x2b4>)
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	429a      	cmp	r2, r3
 8001448:	d104      	bne.n	8001454 <main+0x1dc>
		  {
			  //ack_rate_counter = 0;
			  send_buffer[34] = 1;
 800144a:	4b2c      	ldr	r3, [pc, #176]	; (80014fc <main+0x284>)
 800144c:	2201      	movs	r2, #1
 800144e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001452:	e003      	b.n	800145c <main+0x1e4>
		  }
		  else
		  {
			  send_buffer[34] = 0;
 8001454:	4b29      	ldr	r3, [pc, #164]	; (80014fc <main+0x284>)
 8001456:	2200      	movs	r2, #0
 8001458:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		  }



		  send_buffer[32] = 30;
 800145c:	4b27      	ldr	r3, [pc, #156]	; (80014fc <main+0x284>)
 800145e:	221e      	movs	r2, #30
 8001460:	f883 2020 	strb.w	r2, [r3, #32]
		  send_buffer[33] = 0;//Unreliable
 8001464:	4b25      	ldr	r3, [pc, #148]	; (80014fc <main+0x284>)
 8001466:	2200      	movs	r2, #0
 8001468:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
		  //send_buffer[34] = 0;//No data

		  HAL_I2C_Master_Transmit_DMA(&hi2c2, (uint8_t)(0x04 << 1), (uint8_t *)send_buffer, 35);
 800146c:	2323      	movs	r3, #35	; 0x23
 800146e:	4a23      	ldr	r2, [pc, #140]	; (80014fc <main+0x284>)
 8001470:	2108      	movs	r1, #8
 8001472:	4827      	ldr	r0, [pc, #156]	; (8001510 <main+0x298>)
 8001474:	f001 ff60 	bl	8003338 <HAL_I2C_Master_Transmit_DMA>

		  //HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
	  }

	  if(read_flag == 1)
 8001478:	4b2d      	ldr	r3, [pc, #180]	; (8001530 <main+0x2b8>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d121      	bne.n	80014c4 <main+0x24c>
	  {
		  read_flag = 0;
 8001480:	4b2b      	ldr	r3, [pc, #172]	; (8001530 <main+0x2b8>)
 8001482:	2200      	movs	r2, #0
 8001484:	701a      	strb	r2, [r3, #0]

		  test_gyro_x = (int16_t)((buf[0] << 8) | (buf[1]));
 8001486:	4b1e      	ldr	r3, [pc, #120]	; (8001500 <main+0x288>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	021b      	lsls	r3, r3, #8
 800148c:	b21a      	sxth	r2, r3
 800148e:	4b1c      	ldr	r3, [pc, #112]	; (8001500 <main+0x288>)
 8001490:	785b      	ldrb	r3, [r3, #1]
 8001492:	b21b      	sxth	r3, r3
 8001494:	4313      	orrs	r3, r2
 8001496:	b21a      	sxth	r2, r3
 8001498:	4b20      	ldr	r3, [pc, #128]	; (800151c <main+0x2a4>)
 800149a:	801a      	strh	r2, [r3, #0]

		  gyro_x = test_gyro_x / 65.5;
 800149c:	4b1f      	ldr	r3, [pc, #124]	; (800151c <main+0x2a4>)
 800149e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff f836 	bl	8000514 <__aeabi_i2d>
 80014a8:	a311      	add	r3, pc, #68	; (adr r3, 80014f0 <main+0x278>)
 80014aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ae:	f7ff f9c5 	bl	800083c <__aeabi_ddiv>
 80014b2:	4603      	mov	r3, r0
 80014b4:	460c      	mov	r4, r1
 80014b6:	4618      	mov	r0, r3
 80014b8:	4621      	mov	r1, r4
 80014ba:	f7ff faa7 	bl	8000a0c <__aeabi_d2f>
 80014be:	4602      	mov	r2, r0
 80014c0:	4b1c      	ldr	r3, [pc, #112]	; (8001534 <main+0x2bc>)
 80014c2:	601a      	str	r2, [r3, #0]
		  //HAL_Delay(10);
		  //i2c_transmit_timer = DWT->CYCCNT * (HAL_RCC_GetHCLKFreq() / 1000000);
		  //HAL_I2C_Master_Receive_IT(hi2c, DevAddress, pData, Size)
	  }

	  if(HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_READY)
 80014c4:	480f      	ldr	r0, [pc, #60]	; (8001504 <main+0x28c>)
 80014c6:	f002 fc5f 	bl	8003d88 <HAL_I2C_GetState>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b20      	cmp	r3, #32
 80014ce:	f47f af7b 	bne.w	80013c8 <main+0x150>
	  {
		  HAL_I2C_Mem_Read_DMA(&hi2c1, GYRO_ADDR, 0x43, I2C_MEMADD_SIZE_8BIT, (uint8_t *)buf, 2);
 80014d2:	23d0      	movs	r3, #208	; 0xd0
 80014d4:	b299      	uxth	r1, r3
 80014d6:	2302      	movs	r3, #2
 80014d8:	9301      	str	r3, [sp, #4]
 80014da:	4b09      	ldr	r3, [pc, #36]	; (8001500 <main+0x288>)
 80014dc:	9300      	str	r3, [sp, #0]
 80014de:	2301      	movs	r3, #1
 80014e0:	2243      	movs	r2, #67	; 0x43
 80014e2:	4808      	ldr	r0, [pc, #32]	; (8001504 <main+0x28c>)
 80014e4:	f002 f954 	bl	8003790 <HAL_I2C_Mem_Read_DMA>
	  HAL_Delay(5);
 80014e8:	e76e      	b.n	80013c8 <main+0x150>
 80014ea:	bf00      	nop
 80014ec:	f3af 8000 	nop.w
 80014f0:	00000000 	.word	0x00000000
 80014f4:	40506000 	.word	0x40506000
 80014f8:	20000574 	.word	0x20000574
 80014fc:	200004c0 	.word	0x200004c0
 8001500:	200004e8 	.word	0x200004e8
 8001504:	20000290 	.word	0x20000290
 8001508:	20000510 	.word	0x20000510
 800150c:	0800c9d0 	.word	0x0800c9d0
 8001510:	200002e4 	.word	0x200002e4
 8001514:	20000209 	.word	0x20000209
 8001518:	200004a4 	.word	0x200004a4
 800151c:	2000021c 	.word	0x2000021c
 8001520:	0800c9ec 	.word	0x0800c9ec
 8001524:	0800c9dc 	.word	0x0800c9dc
 8001528:	0800c9e0 	.word	0x0800c9e0
 800152c:	20000000 	.word	0x20000000
 8001530:	20000208 	.word	0x20000208
 8001534:	200004e4 	.word	0x200004e4

08001538 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b098      	sub	sp, #96	; 0x60
 800153c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800153e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001542:	2230      	movs	r2, #48	; 0x30
 8001544:	2100      	movs	r1, #0
 8001546:	4618      	mov	r0, r3
 8001548:	f00a fe28 	bl	800c19c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800154c:	f107 031c 	add.w	r3, r7, #28
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
 8001554:	605a      	str	r2, [r3, #4]
 8001556:	609a      	str	r2, [r3, #8]
 8001558:	60da      	str	r2, [r3, #12]
 800155a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800155c:	f107 030c 	add.w	r3, r7, #12
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800156a:	2300      	movs	r3, #0
 800156c:	60bb      	str	r3, [r7, #8]
 800156e:	4b31      	ldr	r3, [pc, #196]	; (8001634 <SystemClock_Config+0xfc>)
 8001570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001572:	4a30      	ldr	r2, [pc, #192]	; (8001634 <SystemClock_Config+0xfc>)
 8001574:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001578:	6413      	str	r3, [r2, #64]	; 0x40
 800157a:	4b2e      	ldr	r3, [pc, #184]	; (8001634 <SystemClock_Config+0xfc>)
 800157c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800157e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001582:	60bb      	str	r3, [r7, #8]
 8001584:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001586:	2300      	movs	r3, #0
 8001588:	607b      	str	r3, [r7, #4]
 800158a:	4b2b      	ldr	r3, [pc, #172]	; (8001638 <SystemClock_Config+0x100>)
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	4a2a      	ldr	r2, [pc, #168]	; (8001638 <SystemClock_Config+0x100>)
 8001590:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001594:	6013      	str	r3, [r2, #0]
 8001596:	4b28      	ldr	r3, [pc, #160]	; (8001638 <SystemClock_Config+0x100>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80015a2:	2309      	movs	r3, #9
 80015a4:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80015aa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80015ac:	2301      	movs	r3, #1
 80015ae:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b0:	2302      	movs	r3, #2
 80015b2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80015b4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80015b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80015ba:	2310      	movs	r3, #16
 80015bc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 80015be:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80015c2:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015c4:	2302      	movs	r3, #2
 80015c6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80015c8:	2307      	movs	r3, #7
 80015ca:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80015d0:	4618      	mov	r0, r3
 80015d2:	f005 fa95 	bl	8006b00 <HAL_RCC_OscConfig>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 80015dc:	f000 f928 	bl	8001830 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e0:	230f      	movs	r3, #15
 80015e2:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e4:	2302      	movs	r3, #2
 80015e6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015e8:	2300      	movs	r3, #0
 80015ea:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80015ec:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80015f0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80015f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80015f8:	f107 031c 	add.w	r3, r7, #28
 80015fc:	2105      	movs	r1, #5
 80015fe:	4618      	mov	r0, r3
 8001600:	f005 fcee 	bl	8006fe0 <HAL_RCC_ClockConfig>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800160a:	f000 f911 	bl	8001830 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800160e:	2302      	movs	r3, #2
 8001610:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001612:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001616:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001618:	f107 030c 	add.w	r3, r7, #12
 800161c:	4618      	mov	r0, r3
 800161e:	f005 febb 	bl	8007398 <HAL_RCCEx_PeriphCLKConfig>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001628:	f000 f902 	bl	8001830 <Error_Handler>
  }
}
 800162c:	bf00      	nop
 800162e:	3760      	adds	r7, #96	; 0x60
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	40023800 	.word	0x40023800
 8001638:	40007000 	.word	0x40007000

0800163c <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
	if(htim == &htim5)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	4a47      	ldr	r2, [pc, #284]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001648:	4293      	cmp	r3, r2
 800164a:	f040 8086 	bne.w	800175a <HAL_TIM_IC_CaptureCallback+0x11e>
	{
		current_ppm_capture = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_1);
 800164e:	2100      	movs	r1, #0
 8001650:	4844      	ldr	r0, [pc, #272]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001652:	f006 fc17 	bl	8007e84 <HAL_TIM_ReadCapturedValue>
 8001656:	4602      	mov	r2, r0
 8001658:	4b43      	ldr	r3, [pc, #268]	; (8001768 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800165a:	601a      	str	r2, [r3, #0]

		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0))
 800165c:	2101      	movs	r1, #1
 800165e:	4843      	ldr	r0, [pc, #268]	; (800176c <HAL_TIM_IC_CaptureCallback+0x130>)
 8001660:	f001 fbe8 	bl	8002e34 <HAL_GPIO_ReadPin>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d014      	beq.n	8001694 <HAL_TIM_IC_CaptureCallback+0x58>
		{
			last_ppm_capture = current_ppm_capture;
 800166a:	4b3f      	ldr	r3, [pc, #252]	; (8001768 <HAL_TIM_IC_CaptureCallback+0x12c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	4a40      	ldr	r2, [pc, #256]	; (8001770 <HAL_TIM_IC_CaptureCallback+0x134>)
 8001670:	6013      	str	r3, [r2, #0]

			//&htim3->Instance->CCER |= TIM_CCER_CC1P;
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001672:	4b3c      	ldr	r3, [pc, #240]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	6a1a      	ldr	r2, [r3, #32]
 8001678:	4b3a      	ldr	r3, [pc, #232]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x128>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f022 020a 	bic.w	r2, r2, #10
 8001680:	621a      	str	r2, [r3, #32]
 8001682:	4b38      	ldr	r3, [pc, #224]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	6a1a      	ldr	r2, [r3, #32]
 8001688:	4b36      	ldr	r3, [pc, #216]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x128>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f042 0202 	orr.w	r2, r2, #2
 8001690:	621a      	str	r2, [r3, #32]
			}

			__HAL_TIM_SET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
		}
	}
}
 8001692:	e062      	b.n	800175a <HAL_TIM_IC_CaptureCallback+0x11e>
			if (current_ppm_capture > last_ppm_capture)
 8001694:	4b34      	ldr	r3, [pc, #208]	; (8001768 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	4b35      	ldr	r3, [pc, #212]	; (8001770 <HAL_TIM_IC_CaptureCallback+0x134>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	429a      	cmp	r2, r3
 800169e:	d907      	bls.n	80016b0 <HAL_TIM_IC_CaptureCallback+0x74>
				frequency_read = current_ppm_capture - last_ppm_capture;
 80016a0:	4b31      	ldr	r3, [pc, #196]	; (8001768 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	4b32      	ldr	r3, [pc, #200]	; (8001770 <HAL_TIM_IC_CaptureCallback+0x134>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	4a32      	ldr	r2, [pc, #200]	; (8001774 <HAL_TIM_IC_CaptureCallback+0x138>)
 80016ac:	6013      	str	r3, [r2, #0]
 80016ae:	e00d      	b.n	80016cc <HAL_TIM_IC_CaptureCallback+0x90>
			else if (current_ppm_capture <= last_ppm_capture)
 80016b0:	4b2d      	ldr	r3, [pc, #180]	; (8001768 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	4b2e      	ldr	r3, [pc, #184]	; (8001770 <HAL_TIM_IC_CaptureCallback+0x134>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	429a      	cmp	r2, r3
 80016ba:	d807      	bhi.n	80016cc <HAL_TIM_IC_CaptureCallback+0x90>
				frequency_read = 0xFFFFFFFF + current_ppm_capture - last_ppm_capture;
 80016bc:	4b2a      	ldr	r3, [pc, #168]	; (8001768 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80016be:	681a      	ldr	r2, [r3, #0]
 80016c0:	4b2b      	ldr	r3, [pc, #172]	; (8001770 <HAL_TIM_IC_CaptureCallback+0x134>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	3b01      	subs	r3, #1
 80016c8:	4a2a      	ldr	r2, [pc, #168]	; (8001774 <HAL_TIM_IC_CaptureCallback+0x138>)
 80016ca:	6013      	str	r3, [r2, #0]
			frequency_read /= 2;
 80016cc:	4b29      	ldr	r3, [pc, #164]	; (8001774 <HAL_TIM_IC_CaptureCallback+0x138>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	085b      	lsrs	r3, r3, #1
 80016d2:	4a28      	ldr	r2, [pc, #160]	; (8001774 <HAL_TIM_IC_CaptureCallback+0x138>)
 80016d4:	6013      	str	r3, [r2, #0]
			if(frequency_read > 3000)
 80016d6:	4b27      	ldr	r3, [pc, #156]	; (8001774 <HAL_TIM_IC_CaptureCallback+0x138>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80016de:	4293      	cmp	r3, r2
 80016e0:	d903      	bls.n	80016ea <HAL_TIM_IC_CaptureCallback+0xae>
				current_ppm_channel = 0;
 80016e2:	4b25      	ldr	r3, [pc, #148]	; (8001778 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	701a      	strb	r2, [r3, #0]
 80016e8:	e006      	b.n	80016f8 <HAL_TIM_IC_CaptureCallback+0xbc>
				current_ppm_channel++;
 80016ea:	4b23      	ldr	r3, [pc, #140]	; (8001778 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	3301      	adds	r3, #1
 80016f2:	b2da      	uxtb	r2, r3
 80016f4:	4b20      	ldr	r3, [pc, #128]	; (8001778 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80016f6:	701a      	strb	r2, [r3, #0]
			if(frequency_read > test_max_frequency)
 80016f8:	4b1e      	ldr	r3, [pc, #120]	; (8001774 <HAL_TIM_IC_CaptureCallback+0x138>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4b1f      	ldr	r3, [pc, #124]	; (800177c <HAL_TIM_IC_CaptureCallback+0x140>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	429a      	cmp	r2, r3
 8001702:	d903      	bls.n	800170c <HAL_TIM_IC_CaptureCallback+0xd0>
				test_max_frequency = frequency_read;
 8001704:	4b1b      	ldr	r3, [pc, #108]	; (8001774 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a1c      	ldr	r2, [pc, #112]	; (800177c <HAL_TIM_IC_CaptureCallback+0x140>)
 800170a:	6013      	str	r3, [r2, #0]
			frequency_read += 400;
 800170c:	4b19      	ldr	r3, [pc, #100]	; (8001774 <HAL_TIM_IC_CaptureCallback+0x138>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8001714:	4a17      	ldr	r2, [pc, #92]	; (8001774 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001716:	6013      	str	r3, [r2, #0]
			if(current_ppm_channel >= 1 && current_ppm_channel <= 6)
 8001718:	4b17      	ldr	r3, [pc, #92]	; (8001778 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	b2db      	uxtb	r3, r3
 800171e:	2b00      	cmp	r3, #0
 8001720:	d00d      	beq.n	800173e <HAL_TIM_IC_CaptureCallback+0x102>
 8001722:	4b15      	ldr	r3, [pc, #84]	; (8001778 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	b2db      	uxtb	r3, r3
 8001728:	2b06      	cmp	r3, #6
 800172a:	d808      	bhi.n	800173e <HAL_TIM_IC_CaptureCallback+0x102>
				ppm_channels[current_ppm_channel - 1] = frequency_read;
 800172c:	4b12      	ldr	r3, [pc, #72]	; (8001778 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	b2db      	uxtb	r3, r3
 8001732:	3b01      	subs	r3, #1
 8001734:	4a0f      	ldr	r2, [pc, #60]	; (8001774 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001736:	6812      	ldr	r2, [r2, #0]
 8001738:	4911      	ldr	r1, [pc, #68]	; (8001780 <HAL_TIM_IC_CaptureCallback+0x144>)
 800173a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			__HAL_TIM_SET_CAPTUREPOLARITY(&htim5, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 800173e:	4b09      	ldr	r3, [pc, #36]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	6a1a      	ldr	r2, [r3, #32]
 8001744:	4b07      	ldr	r3, [pc, #28]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	f022 020a 	bic.w	r2, r2, #10
 800174c:	621a      	str	r2, [r3, #32]
 800174e:	4b05      	ldr	r3, [pc, #20]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	4b04      	ldr	r3, [pc, #16]	; (8001764 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	6a12      	ldr	r2, [r2, #32]
 8001758:	621a      	str	r2, [r3, #32]
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000574 	.word	0x20000574
 8001768:	2000020c 	.word	0x2000020c
 800176c:	40020000 	.word	0x40020000
 8001770:	20000210 	.word	0x20000210
 8001774:	20000004 	.word	0x20000004
 8001778:	20000214 	.word	0x20000214
 800177c:	20000218 	.word	0x20000218
 8001780:	200004a4 	.word	0x200004a4

08001784 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
	read_flag = 1;
 800178c:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <HAL_I2C_MemRxCpltCallback+0x20>)
 800178e:	2201      	movs	r2, #1
 8001790:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8001792:	2102      	movs	r1, #2
 8001794:	4804      	ldr	r0, [pc, #16]	; (80017a8 <HAL_I2C_MemRxCpltCallback+0x24>)
 8001796:	f001 fb7e 	bl	8002e96 <HAL_GPIO_TogglePin>
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000208 	.word	0x20000208
 80017a8:	40020800 	.word	0x40020800

080017ac <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c2)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a0a      	ldr	r2, [pc, #40]	; (80017e0 <HAL_I2C_MasterTxCpltCallback+0x34>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d10c      	bne.n	80017d6 <HAL_I2C_MasterTxCpltCallback+0x2a>
	{
		if(ack_rate_counter == ack_rate)
 80017bc:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <HAL_I2C_MasterTxCpltCallback+0x38>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <HAL_I2C_MasterTxCpltCallback+0x3c>)
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	429a      	cmp	r2, r3
 80017c8:	d105      	bne.n	80017d6 <HAL_I2C_MasterTxCpltCallback+0x2a>
		{
			HAL_I2C_Master_Receive_DMA(&hi2c2, (uint8_t)(0x04 << 1), receive_buffer, 34);
 80017ca:	2322      	movs	r3, #34	; 0x22
 80017cc:	4a07      	ldr	r2, [pc, #28]	; (80017ec <HAL_I2C_MasterTxCpltCallback+0x40>)
 80017ce:	2108      	movs	r1, #8
 80017d0:	4803      	ldr	r0, [pc, #12]	; (80017e0 <HAL_I2C_MasterTxCpltCallback+0x34>)
 80017d2:	f001 fec7 	bl	8003564 <HAL_I2C_Master_Receive_DMA>
		}
	}
}
 80017d6:	bf00      	nop
 80017d8:	3708      	adds	r7, #8
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	200002e4 	.word	0x200002e4
 80017e4:	20000209 	.word	0x20000209
 80017e8:	20000000 	.word	0x20000000
 80017ec:	20000480 	.word	0x20000480

080017f0 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
	if(hi2c == &hi2c2)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	4a09      	ldr	r2, [pc, #36]	; (8001820 <HAL_I2C_MasterRxCpltCallback+0x30>)
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d10a      	bne.n	8001816 <HAL_I2C_MasterRxCpltCallback+0x26>
	{
		ack_rate_counter = 0;
 8001800:	4b08      	ldr	r3, [pc, #32]	; (8001824 <HAL_I2C_MasterRxCpltCallback+0x34>)
 8001802:	2200      	movs	r2, #0
 8001804:	701a      	strb	r2, [r3, #0]

		HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001806:	2104      	movs	r1, #4
 8001808:	4807      	ldr	r0, [pc, #28]	; (8001828 <HAL_I2C_MasterRxCpltCallback+0x38>)
 800180a:	f001 fb44 	bl	8002e96 <HAL_GPIO_TogglePin>

		send_buffer[34] = 0;
 800180e:	4b07      	ldr	r3, [pc, #28]	; (800182c <HAL_I2C_MasterRxCpltCallback+0x3c>)
 8001810:	2200      	movs	r2, #0
 8001812:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	}
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	200002e4 	.word	0x200002e4
 8001824:	20000209 	.word	0x20000209
 8001828:	40020800 	.word	0x40020800
 800182c:	200004c0 	.word	0x200004c0

08001830 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr
	...

08001840 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001844:	4b0f      	ldr	r3, [pc, #60]	; (8001884 <MX_RTC_Init+0x44>)
 8001846:	4a10      	ldr	r2, [pc, #64]	; (8001888 <MX_RTC_Init+0x48>)
 8001848:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800184a:	4b0e      	ldr	r3, [pc, #56]	; (8001884 <MX_RTC_Init+0x44>)
 800184c:	2200      	movs	r2, #0
 800184e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001850:	4b0c      	ldr	r3, [pc, #48]	; (8001884 <MX_RTC_Init+0x44>)
 8001852:	227f      	movs	r2, #127	; 0x7f
 8001854:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001856:	4b0b      	ldr	r3, [pc, #44]	; (8001884 <MX_RTC_Init+0x44>)
 8001858:	22ff      	movs	r2, #255	; 0xff
 800185a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800185c:	4b09      	ldr	r3, [pc, #36]	; (8001884 <MX_RTC_Init+0x44>)
 800185e:	2200      	movs	r2, #0
 8001860:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001862:	4b08      	ldr	r3, [pc, #32]	; (8001884 <MX_RTC_Init+0x44>)
 8001864:	2200      	movs	r2, #0
 8001866:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001868:	4b06      	ldr	r3, [pc, #24]	; (8001884 <MX_RTC_Init+0x44>)
 800186a:	2200      	movs	r2, #0
 800186c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800186e:	4805      	ldr	r0, [pc, #20]	; (8001884 <MX_RTC_Init+0x44>)
 8001870:	f005 fe74 	bl	800755c <HAL_RTC_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800187a:	f7ff ffd9 	bl	8001830 <Error_Handler>
  }

}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000514 	.word	0x20000514
 8001888:	40002800 	.word	0x40002800

0800188c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a05      	ldr	r2, [pc, #20]	; (80018b0 <HAL_RTC_MspInit+0x24>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d102      	bne.n	80018a4 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <HAL_RTC_MspInit+0x28>)
 80018a0:	2201      	movs	r2, #1
 80018a2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80018a4:	bf00      	nop
 80018a6:	370c      	adds	r7, #12
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	40002800 	.word	0x40002800
 80018b4:	42470e3c 	.word	0x42470e3c

080018b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018be:	2300      	movs	r3, #0
 80018c0:	607b      	str	r3, [r7, #4]
 80018c2:	4b10      	ldr	r3, [pc, #64]	; (8001904 <HAL_MspInit+0x4c>)
 80018c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018c6:	4a0f      	ldr	r2, [pc, #60]	; (8001904 <HAL_MspInit+0x4c>)
 80018c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018cc:	6453      	str	r3, [r2, #68]	; 0x44
 80018ce:	4b0d      	ldr	r3, [pc, #52]	; (8001904 <HAL_MspInit+0x4c>)
 80018d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018d6:	607b      	str	r3, [r7, #4]
 80018d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018da:	2300      	movs	r3, #0
 80018dc:	603b      	str	r3, [r7, #0]
 80018de:	4b09      	ldr	r3, [pc, #36]	; (8001904 <HAL_MspInit+0x4c>)
 80018e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018e2:	4a08      	ldr	r2, [pc, #32]	; (8001904 <HAL_MspInit+0x4c>)
 80018e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018e8:	6413      	str	r3, [r2, #64]	; 0x40
 80018ea:	4b06      	ldr	r3, [pc, #24]	; (8001904 <HAL_MspInit+0x4c>)
 80018ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018f2:	603b      	str	r3, [r7, #0]
 80018f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018f6:	bf00      	nop
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001900:	4770      	bx	lr
 8001902:	bf00      	nop
 8001904:	40023800 	.word	0x40023800

08001908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001908:	b480      	push	{r7}
 800190a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr

08001916 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001916:	b480      	push	{r7}
 8001918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800191a:	e7fe      	b.n	800191a <HardFault_Handler+0x4>

0800191c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001920:	e7fe      	b.n	8001920 <MemManage_Handler+0x4>

08001922 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001922:	b480      	push	{r7}
 8001924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001926:	e7fe      	b.n	8001926 <BusFault_Handler+0x4>

08001928 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001928:	b480      	push	{r7}
 800192a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800192c:	e7fe      	b.n	800192c <UsageFault_Handler+0x4>

0800192e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800192e:	b480      	push	{r7}
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001932:	bf00      	nop
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001940:	bf00      	nop
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr

0800194a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800194a:	b480      	push	{r7}
 800194c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800194e:	bf00      	nop
 8001950:	46bd      	mov	sp, r7
 8001952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001956:	4770      	bx	lr

08001958 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800195c:	f000 fbd2 	bl	8002104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001960:	bf00      	nop
 8001962:	bd80      	pop	{r7, pc}

08001964 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8001968:	4802      	ldr	r0, [pc, #8]	; (8001974 <DMA1_Stream0_IRQHandler+0x10>)
 800196a:	f000 fe47 	bl	80025fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800196e:	bf00      	nop
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	200003f8 	.word	0x200003f8

08001978 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 800197c:	4802      	ldr	r0, [pc, #8]	; (8001988 <DMA1_Stream3_IRQHandler+0x10>)
 800197e:	f000 fe3d 	bl	80025fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	20000338 	.word	0x20000338

0800198c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8001990:	4802      	ldr	r0, [pc, #8]	; (800199c <DMA1_Stream6_IRQHandler+0x10>)
 8001992:	f000 fe33 	bl	80025fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001996:	bf00      	nop
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	20000230 	.word	0x20000230

080019a0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80019a4:	4802      	ldr	r0, [pc, #8]	; (80019b0 <I2C1_EV_IRQHandler+0x10>)
 80019a6:	f002 f83f 	bl	8003a28 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80019aa:	bf00      	nop
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000290 	.word	0x20000290

080019b4 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80019b8:	4802      	ldr	r0, [pc, #8]	; (80019c4 <I2C2_EV_IRQHandler+0x10>)
 80019ba:	f002 f835 	bl	8003a28 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80019be:	bf00      	nop
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	200002e4 	.word	0x200002e4

080019c8 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 80019cc:	4802      	ldr	r0, [pc, #8]	; (80019d8 <DMA1_Stream7_IRQHandler+0x10>)
 80019ce:	f000 fe15 	bl	80025fc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	20000398 	.word	0x20000398

080019dc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80019e0:	4802      	ldr	r0, [pc, #8]	; (80019ec <TIM5_IRQHandler+0x10>)
 80019e2:	f005 ff93 	bl	800790c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000574 	.word	0x20000574

080019f0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80019f4:	4802      	ldr	r0, [pc, #8]	; (8001a00 <OTG_FS_IRQHandler+0x10>)
 80019f6:	f004 f850 	bl	8005a9a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	20001ac8 	.word	0x20001ac8

08001a04 <_sbrk>:
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	4a14      	ldr	r2, [pc, #80]	; (8001a60 <_sbrk+0x5c>)
 8001a0e:	4b15      	ldr	r3, [pc, #84]	; (8001a64 <_sbrk+0x60>)
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	617b      	str	r3, [r7, #20]
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	613b      	str	r3, [r7, #16]
 8001a18:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <_sbrk+0x64>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d102      	bne.n	8001a26 <_sbrk+0x22>
 8001a20:	4b11      	ldr	r3, [pc, #68]	; (8001a68 <_sbrk+0x64>)
 8001a22:	4a12      	ldr	r2, [pc, #72]	; (8001a6c <_sbrk+0x68>)
 8001a24:	601a      	str	r2, [r3, #0]
 8001a26:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <_sbrk+0x64>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	693a      	ldr	r2, [r7, #16]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d207      	bcs.n	8001a44 <_sbrk+0x40>
 8001a34:	f00a fb78 	bl	800c128 <__errno>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	230c      	movs	r3, #12
 8001a3c:	6013      	str	r3, [r2, #0]
 8001a3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001a42:	e009      	b.n	8001a58 <_sbrk+0x54>
 8001a44:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <_sbrk+0x64>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	60fb      	str	r3, [r7, #12]
 8001a4a:	4b07      	ldr	r3, [pc, #28]	; (8001a68 <_sbrk+0x64>)
 8001a4c:	681a      	ldr	r2, [r3, #0]
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	4413      	add	r3, r2
 8001a52:	4a05      	ldr	r2, [pc, #20]	; (8001a68 <_sbrk+0x64>)
 8001a54:	6013      	str	r3, [r2, #0]
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	20020000 	.word	0x20020000
 8001a64:	00000400 	.word	0x00000400
 8001a68:	20000220 	.word	0x20000220
 8001a6c:	20001ed8 	.word	0x20001ed8

08001a70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001a74:	4b08      	ldr	r3, [pc, #32]	; (8001a98 <SystemInit+0x28>)
 8001a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a7a:	4a07      	ldr	r2, [pc, #28]	; (8001a98 <SystemInit+0x28>)
 8001a7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001a84:	4b04      	ldr	r3, [pc, #16]	; (8001a98 <SystemInit+0x28>)
 8001a86:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001a8a:	609a      	str	r2, [r3, #8]
#endif
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	e000ed00 	.word	0xe000ed00

08001a9c <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim8;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b08a      	sub	sp, #40	; 0x28
 8001aa0:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa2:	f107 0320 	add.w	r3, r7, #32
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
 8001aaa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001aac:	1d3b      	adds	r3, r7, #4
 8001aae:	2200      	movs	r2, #0
 8001ab0:	601a      	str	r2, [r3, #0]
 8001ab2:	605a      	str	r2, [r3, #4]
 8001ab4:	609a      	str	r2, [r3, #8]
 8001ab6:	60da      	str	r2, [r3, #12]
 8001ab8:	611a      	str	r2, [r3, #16]
 8001aba:	615a      	str	r2, [r3, #20]
 8001abc:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8001abe:	4b32      	ldr	r3, [pc, #200]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001ac0:	4a32      	ldr	r2, [pc, #200]	; (8001b8c <MX_TIM3_Init+0xf0>)
 8001ac2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001ac4:	4b30      	ldr	r3, [pc, #192]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aca:	4b2f      	ldr	r3, [pc, #188]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ad0:	4b2d      	ldr	r3, [pc, #180]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001ad2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ad6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ad8:	4b2b      	ldr	r3, [pc, #172]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ade:	4b2a      	ldr	r3, [pc, #168]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001ae4:	4828      	ldr	r0, [pc, #160]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001ae6:	f005 fe49 	bl	800777c <HAL_TIM_OC_Init>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001af0:	f7ff fe9e 	bl	8001830 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001af4:	2300      	movs	r3, #0
 8001af6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001af8:	2300      	movs	r3, #0
 8001afa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001afc:	f107 0320 	add.w	r3, r7, #32
 8001b00:	4619      	mov	r1, r3
 8001b02:	4821      	ldr	r0, [pc, #132]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001b04:	f006 fe64 	bl	80087d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001b0e:	f7ff fe8f 	bl	8001830 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001b12:	2300      	movs	r3, #0
 8001b14:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b22:	1d3b      	adds	r3, r7, #4
 8001b24:	2200      	movs	r2, #0
 8001b26:	4619      	mov	r1, r3
 8001b28:	4817      	ldr	r0, [pc, #92]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001b2a:	f005 fff7 	bl	8007b1c <HAL_TIM_OC_ConfigChannel>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001b34:	f7ff fe7c 	bl	8001830 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	2204      	movs	r2, #4
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4812      	ldr	r0, [pc, #72]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001b40:	f005 ffec 	bl	8007b1c <HAL_TIM_OC_ConfigChannel>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001b4a:	f7ff fe71 	bl	8001830 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001b4e:	1d3b      	adds	r3, r7, #4
 8001b50:	2208      	movs	r2, #8
 8001b52:	4619      	mov	r1, r3
 8001b54:	480c      	ldr	r0, [pc, #48]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001b56:	f005 ffe1 	bl	8007b1c <HAL_TIM_OC_ConfigChannel>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8001b60:	f7ff fe66 	bl	8001830 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001b64:	1d3b      	adds	r3, r7, #4
 8001b66:	220c      	movs	r2, #12
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4807      	ldr	r0, [pc, #28]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001b6c:	f005 ffd6 	bl	8007b1c <HAL_TIM_OC_ConfigChannel>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001b76:	f7ff fe5b 	bl	8001830 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8001b7a:	4803      	ldr	r0, [pc, #12]	; (8001b88 <MX_TIM3_Init+0xec>)
 8001b7c:	f000 f9c4 	bl	8001f08 <HAL_TIM_MspPostInit>

}
 8001b80:	bf00      	nop
 8001b82:	3728      	adds	r7, #40	; 0x28
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	200005b4 	.word	0x200005b4
 8001b8c:	40000400 	.word	0x40000400

08001b90 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08a      	sub	sp, #40	; 0x28
 8001b94:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b96:	f107 0318 	add.w	r3, r7, #24
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	601a      	str	r2, [r3, #0]
 8001b9e:	605a      	str	r2, [r3, #4]
 8001ba0:	609a      	str	r2, [r3, #8]
 8001ba2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba4:	f107 0310 	add.w	r3, r7, #16
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001bae:	463b      	mov	r3, r7
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	601a      	str	r2, [r3, #0]
 8001bb4:	605a      	str	r2, [r3, #4]
 8001bb6:	609a      	str	r2, [r3, #8]
 8001bb8:	60da      	str	r2, [r3, #12]

  htim5.Instance = TIM5;
 8001bba:	4b2b      	ldr	r3, [pc, #172]	; (8001c68 <MX_TIM5_Init+0xd8>)
 8001bbc:	4a2b      	ldr	r2, [pc, #172]	; (8001c6c <MX_TIM5_Init+0xdc>)
 8001bbe:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 41;
 8001bc0:	4b29      	ldr	r3, [pc, #164]	; (8001c68 <MX_TIM5_Init+0xd8>)
 8001bc2:	2229      	movs	r2, #41	; 0x29
 8001bc4:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc6:	4b28      	ldr	r3, [pc, #160]	; (8001c68 <MX_TIM5_Init+0xd8>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001bcc:	4b26      	ldr	r3, [pc, #152]	; (8001c68 <MX_TIM5_Init+0xd8>)
 8001bce:	f04f 32ff 	mov.w	r2, #4294967295
 8001bd2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bd4:	4b24      	ldr	r3, [pc, #144]	; (8001c68 <MX_TIM5_Init+0xd8>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bda:	4b23      	ldr	r3, [pc, #140]	; (8001c68 <MX_TIM5_Init+0xd8>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001be0:	4821      	ldr	r0, [pc, #132]	; (8001c68 <MX_TIM5_Init+0xd8>)
 8001be2:	f005 fda0 	bl	8007726 <HAL_TIM_Base_Init>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 8001bec:	f7ff fe20 	bl	8001830 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bf0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bf4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001bf6:	f107 0318 	add.w	r3, r7, #24
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	481a      	ldr	r0, [pc, #104]	; (8001c68 <MX_TIM5_Init+0xd8>)
 8001bfe:	f006 f889 	bl	8007d14 <HAL_TIM_ConfigClockSource>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001c08:	f7ff fe12 	bl	8001830 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8001c0c:	4816      	ldr	r0, [pc, #88]	; (8001c68 <MX_TIM5_Init+0xd8>)
 8001c0e:	f005 fde0 	bl	80077d2 <HAL_TIM_IC_Init>
 8001c12:	4603      	mov	r3, r0
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d001      	beq.n	8001c1c <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8001c18:	f7ff fe0a 	bl	8001830 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c20:	2300      	movs	r3, #0
 8001c22:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001c24:	f107 0310 	add.w	r3, r7, #16
 8001c28:	4619      	mov	r1, r3
 8001c2a:	480f      	ldr	r0, [pc, #60]	; (8001c68 <MX_TIM5_Init+0xd8>)
 8001c2c:	f006 fdd0 	bl	80087d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 8001c36:	f7ff fdfb 	bl	8001830 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c42:	2300      	movs	r3, #0
 8001c44:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001c4a:	463b      	mov	r3, r7
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4805      	ldr	r0, [pc, #20]	; (8001c68 <MX_TIM5_Init+0xd8>)
 8001c52:	f005 ffc3 	bl	8007bdc <HAL_TIM_IC_ConfigChannel>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 8001c5c:	f7ff fde8 	bl	8001830 <Error_Handler>
  }

}
 8001c60:	bf00      	nop
 8001c62:	3728      	adds	r7, #40	; 0x28
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	20000574 	.word	0x20000574
 8001c6c:	40000c00 	.word	0x40000c00

08001c70 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b096      	sub	sp, #88	; 0x58
 8001c74:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c76:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	601a      	str	r2, [r3, #0]
 8001c7e:	605a      	str	r2, [r3, #4]
 8001c80:	609a      	str	r2, [r3, #8]
 8001c82:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c84:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c88:	2200      	movs	r2, #0
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c92:	2200      	movs	r2, #0
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	605a      	str	r2, [r3, #4]
 8001c98:	609a      	str	r2, [r3, #8]
 8001c9a:	60da      	str	r2, [r3, #12]
 8001c9c:	611a      	str	r2, [r3, #16]
 8001c9e:	615a      	str	r2, [r3, #20]
 8001ca0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001ca2:	1d3b      	adds	r3, r7, #4
 8001ca4:	2220      	movs	r2, #32
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f00a fa77 	bl	800c19c <memset>

  htim8.Instance = TIM8;
 8001cae:	4b50      	ldr	r3, [pc, #320]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001cb0:	4a50      	ldr	r2, [pc, #320]	; (8001df4 <MX_TIM8_Init+0x184>)
 8001cb2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001cb4:	4b4e      	ldr	r3, [pc, #312]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cba:	4b4d      	ldr	r3, [pc, #308]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001cc0:	4b4b      	ldr	r3, [pc, #300]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001cc2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cc6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cc8:	4b49      	ldr	r3, [pc, #292]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001cce:	4b48      	ldr	r3, [pc, #288]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cd4:	4b46      	ldr	r3, [pc, #280]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001cda:	4845      	ldr	r0, [pc, #276]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001cdc:	f005 fd23 	bl	8007726 <HAL_TIM_Base_Init>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001ce6:	f7ff fda3 	bl	8001830 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cee:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001cf0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	483e      	ldr	r0, [pc, #248]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001cf8:	f006 f80c 	bl	8007d14 <HAL_TIM_ConfigClockSource>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001d02:	f7ff fd95 	bl	8001830 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8001d06:	483a      	ldr	r0, [pc, #232]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001d08:	f005 fd38 	bl	800777c <HAL_TIM_OC_Init>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001d12:	f7ff fd8d 	bl	8001830 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d16:	2300      	movs	r3, #0
 8001d18:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001d1e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001d22:	4619      	mov	r1, r3
 8001d24:	4832      	ldr	r0, [pc, #200]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001d26:	f006 fd53 	bl	80087d0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001d30:	f7ff fd7e 	bl	8001830 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001d34:	2300      	movs	r3, #0
 8001d36:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001d40:	2300      	movs	r3, #0
 8001d42:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d44:	2300      	movs	r3, #0
 8001d46:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d54:	2200      	movs	r2, #0
 8001d56:	4619      	mov	r1, r3
 8001d58:	4825      	ldr	r0, [pc, #148]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001d5a:	f005 fedf 	bl	8007b1c <HAL_TIM_OC_ConfigChannel>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001d64:	f7ff fd64 	bl	8001830 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d6c:	2204      	movs	r2, #4
 8001d6e:	4619      	mov	r1, r3
 8001d70:	481f      	ldr	r0, [pc, #124]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001d72:	f005 fed3 	bl	8007b1c <HAL_TIM_OC_ConfigChannel>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM8_Init+0x110>
  {
    Error_Handler();
 8001d7c:	f7ff fd58 	bl	8001830 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001d80:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d84:	2208      	movs	r2, #8
 8001d86:	4619      	mov	r1, r3
 8001d88:	4819      	ldr	r0, [pc, #100]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001d8a:	f005 fec7 	bl	8007b1c <HAL_TIM_OC_ConfigChannel>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8001d94:	f7ff fd4c 	bl	8001830 <Error_Handler>
  }
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001d98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d9c:	220c      	movs	r2, #12
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4813      	ldr	r0, [pc, #76]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001da2:	f005 febb 	bl	8007b1c <HAL_TIM_OC_ConfigChannel>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_TIM8_Init+0x140>
  {
    Error_Handler();
 8001dac:	f7ff fd40 	bl	8001830 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001db0:	2300      	movs	r3, #0
 8001db2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001db4:	2300      	movs	r3, #0
 8001db6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001db8:	2300      	movs	r3, #0
 8001dba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001dc4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001dc8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001dce:	1d3b      	adds	r3, r7, #4
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4807      	ldr	r0, [pc, #28]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001dd4:	f006 fd78 	bl	80088c8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <MX_TIM8_Init+0x172>
  {
    Error_Handler();
 8001dde:	f7ff fd27 	bl	8001830 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8001de2:	4803      	ldr	r0, [pc, #12]	; (8001df0 <MX_TIM8_Init+0x180>)
 8001de4:	f000 f890 	bl	8001f08 <HAL_TIM_MspPostInit>

}
 8001de8:	bf00      	nop
 8001dea:	3758      	adds	r7, #88	; 0x58
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000534 	.word	0x20000534
 8001df4:	40010400 	.word	0x40010400

08001df8 <HAL_TIM_OC_MspInit>:

void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* tim_ocHandle)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]

  if(tim_ocHandle->Instance==TIM3)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a0b      	ldr	r2, [pc, #44]	; (8001e34 <HAL_TIM_OC_MspInit+0x3c>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d10d      	bne.n	8001e26 <HAL_TIM_OC_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	4b0a      	ldr	r3, [pc, #40]	; (8001e38 <HAL_TIM_OC_MspInit+0x40>)
 8001e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e12:	4a09      	ldr	r2, [pc, #36]	; (8001e38 <HAL_TIM_OC_MspInit+0x40>)
 8001e14:	f043 0302 	orr.w	r3, r3, #2
 8001e18:	6413      	str	r3, [r2, #64]	; 0x40
 8001e1a:	4b07      	ldr	r3, [pc, #28]	; (8001e38 <HAL_TIM_OC_MspInit+0x40>)
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1e:	f003 0302 	and.w	r3, r3, #2
 8001e22:	60fb      	str	r3, [r7, #12]
 8001e24:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001e26:	bf00      	nop
 8001e28:	3714      	adds	r7, #20
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	40000400 	.word	0x40000400
 8001e38:	40023800 	.word	0x40023800

08001e3c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b08a      	sub	sp, #40	; 0x28
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e44:	f107 0314 	add.w	r3, r7, #20
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
 8001e4c:	605a      	str	r2, [r3, #4]
 8001e4e:	609a      	str	r2, [r3, #8]
 8001e50:	60da      	str	r2, [r3, #12]
 8001e52:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM5)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	4a27      	ldr	r2, [pc, #156]	; (8001ef8 <HAL_TIM_Base_MspInit+0xbc>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d134      	bne.n	8001ec8 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* TIM5 clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001e5e:	2300      	movs	r3, #0
 8001e60:	613b      	str	r3, [r7, #16]
 8001e62:	4b26      	ldr	r3, [pc, #152]	; (8001efc <HAL_TIM_Base_MspInit+0xc0>)
 8001e64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e66:	4a25      	ldr	r2, [pc, #148]	; (8001efc <HAL_TIM_Base_MspInit+0xc0>)
 8001e68:	f043 0308 	orr.w	r3, r3, #8
 8001e6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e6e:	4b23      	ldr	r3, [pc, #140]	; (8001efc <HAL_TIM_Base_MspInit+0xc0>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e72:	f003 0308 	and.w	r3, r3, #8
 8001e76:	613b      	str	r3, [r7, #16]
 8001e78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	60fb      	str	r3, [r7, #12]
 8001e7e:	4b1f      	ldr	r3, [pc, #124]	; (8001efc <HAL_TIM_Base_MspInit+0xc0>)
 8001e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e82:	4a1e      	ldr	r2, [pc, #120]	; (8001efc <HAL_TIM_Base_MspInit+0xc0>)
 8001e84:	f043 0301 	orr.w	r3, r3, #1
 8001e88:	6313      	str	r3, [r2, #48]	; 0x30
 8001e8a:	4b1c      	ldr	r3, [pc, #112]	; (8001efc <HAL_TIM_Base_MspInit+0xc0>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e8e:	f003 0301 	and.w	r3, r3, #1
 8001e92:	60fb      	str	r3, [r7, #12]
 8001e94:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e96:	2301      	movs	r3, #1
 8001e98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001eaa:	f107 0314 	add.w	r3, r7, #20
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4813      	ldr	r0, [pc, #76]	; (8001f00 <HAL_TIM_Base_MspInit+0xc4>)
 8001eb2:	f000 fe25 	bl	8002b00 <HAL_GPIO_Init>

    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	2100      	movs	r1, #0
 8001eba:	2032      	movs	r0, #50	; 0x32
 8001ebc:	f000 fa3f 	bl	800233e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001ec0:	2032      	movs	r0, #50	; 0x32
 8001ec2:	f000 fa58 	bl	8002376 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001ec6:	e012      	b.n	8001eee <HAL_TIM_Base_MspInit+0xb2>
  else if(tim_baseHandle->Instance==TIM8)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a0d      	ldr	r2, [pc, #52]	; (8001f04 <HAL_TIM_Base_MspInit+0xc8>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d10d      	bne.n	8001eee <HAL_TIM_Base_MspInit+0xb2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60bb      	str	r3, [r7, #8]
 8001ed6:	4b09      	ldr	r3, [pc, #36]	; (8001efc <HAL_TIM_Base_MspInit+0xc0>)
 8001ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eda:	4a08      	ldr	r2, [pc, #32]	; (8001efc <HAL_TIM_Base_MspInit+0xc0>)
 8001edc:	f043 0302 	orr.w	r3, r3, #2
 8001ee0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ee2:	4b06      	ldr	r3, [pc, #24]	; (8001efc <HAL_TIM_Base_MspInit+0xc0>)
 8001ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ee6:	f003 0302 	and.w	r3, r3, #2
 8001eea:	60bb      	str	r3, [r7, #8]
 8001eec:	68bb      	ldr	r3, [r7, #8]
}
 8001eee:	bf00      	nop
 8001ef0:	3728      	adds	r7, #40	; 0x28
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	40000c00 	.word	0x40000c00
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40020000 	.word	0x40020000
 8001f04:	40010400 	.word	0x40010400

08001f08 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b08a      	sub	sp, #40	; 0x28
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f10:	f107 0314 	add.w	r3, r7, #20
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	60da      	str	r2, [r3, #12]
 8001f1e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a33      	ldr	r2, [pc, #204]	; (8001ff4 <HAL_TIM_MspPostInit+0xec>)
 8001f26:	4293      	cmp	r3, r2
 8001f28:	d13c      	bne.n	8001fa4 <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	613b      	str	r3, [r7, #16]
 8001f2e:	4b32      	ldr	r3, [pc, #200]	; (8001ff8 <HAL_TIM_MspPostInit+0xf0>)
 8001f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f32:	4a31      	ldr	r2, [pc, #196]	; (8001ff8 <HAL_TIM_MspPostInit+0xf0>)
 8001f34:	f043 0301 	orr.w	r3, r3, #1
 8001f38:	6313      	str	r3, [r2, #48]	; 0x30
 8001f3a:	4b2f      	ldr	r3, [pc, #188]	; (8001ff8 <HAL_TIM_MspPostInit+0xf0>)
 8001f3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f3e:	f003 0301 	and.w	r3, r3, #1
 8001f42:	613b      	str	r3, [r7, #16]
 8001f44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
 8001f4a:	4b2b      	ldr	r3, [pc, #172]	; (8001ff8 <HAL_TIM_MspPostInit+0xf0>)
 8001f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f4e:	4a2a      	ldr	r2, [pc, #168]	; (8001ff8 <HAL_TIM_MspPostInit+0xf0>)
 8001f50:	f043 0302 	orr.w	r3, r3, #2
 8001f54:	6313      	str	r3, [r2, #48]	; 0x30
 8001f56:	4b28      	ldr	r3, [pc, #160]	; (8001ff8 <HAL_TIM_MspPostInit+0xf0>)
 8001f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5a:	f003 0302 	and.w	r3, r3, #2
 8001f5e:	60fb      	str	r3, [r7, #12]
 8001f60:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f62:	23c0      	movs	r3, #192	; 0xc0
 8001f64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f66:	2302      	movs	r3, #2
 8001f68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f72:	2302      	movs	r3, #2
 8001f74:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f76:	f107 0314 	add.w	r3, r7, #20
 8001f7a:	4619      	mov	r1, r3
 8001f7c:	481f      	ldr	r0, [pc, #124]	; (8001ffc <HAL_TIM_MspPostInit+0xf4>)
 8001f7e:	f000 fdbf 	bl	8002b00 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001f82:	2303      	movs	r3, #3
 8001f84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f86:	2302      	movs	r3, #2
 8001f88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f92:	2302      	movs	r3, #2
 8001f94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f96:	f107 0314 	add.w	r3, r7, #20
 8001f9a:	4619      	mov	r1, r3
 8001f9c:	4818      	ldr	r0, [pc, #96]	; (8002000 <HAL_TIM_MspPostInit+0xf8>)
 8001f9e:	f000 fdaf 	bl	8002b00 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001fa2:	e023      	b.n	8001fec <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM8)
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a16      	ldr	r2, [pc, #88]	; (8002004 <HAL_TIM_MspPostInit+0xfc>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d11e      	bne.n	8001fec <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60bb      	str	r3, [r7, #8]
 8001fb2:	4b11      	ldr	r3, [pc, #68]	; (8001ff8 <HAL_TIM_MspPostInit+0xf0>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	4a10      	ldr	r2, [pc, #64]	; (8001ff8 <HAL_TIM_MspPostInit+0xf0>)
 8001fb8:	f043 0304 	orr.w	r3, r3, #4
 8001fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fbe:	4b0e      	ldr	r3, [pc, #56]	; (8001ff8 <HAL_TIM_MspPostInit+0xf0>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	f003 0304 	and.w	r3, r3, #4
 8001fc6:	60bb      	str	r3, [r7, #8]
 8001fc8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001fca:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fe0:	f107 0314 	add.w	r3, r7, #20
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4808      	ldr	r0, [pc, #32]	; (8002008 <HAL_TIM_MspPostInit+0x100>)
 8001fe8:	f000 fd8a 	bl	8002b00 <HAL_GPIO_Init>
}
 8001fec:	bf00      	nop
 8001fee:	3728      	adds	r7, #40	; 0x28
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	40000400 	.word	0x40000400
 8001ff8:	40023800 	.word	0x40023800
 8001ffc:	40020000 	.word	0x40020000
 8002000:	40020400 	.word	0x40020400
 8002004:	40010400 	.word	0x40010400
 8002008:	40020800 	.word	0x40020800

0800200c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800200c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002044 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002010:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002012:	e003      	b.n	800201c <LoopCopyDataInit>

08002014 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002014:	4b0c      	ldr	r3, [pc, #48]	; (8002048 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002016:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002018:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800201a:	3104      	adds	r1, #4

0800201c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800201c:	480b      	ldr	r0, [pc, #44]	; (800204c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800201e:	4b0c      	ldr	r3, [pc, #48]	; (8002050 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002020:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002022:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002024:	d3f6      	bcc.n	8002014 <CopyDataInit>
  ldr  r2, =_sbss
 8002026:	4a0b      	ldr	r2, [pc, #44]	; (8002054 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002028:	e002      	b.n	8002030 <LoopFillZerobss>

0800202a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800202a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800202c:	f842 3b04 	str.w	r3, [r2], #4

08002030 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002030:	4b09      	ldr	r3, [pc, #36]	; (8002058 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002032:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002034:	d3f9      	bcc.n	800202a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002036:	f7ff fd1b 	bl	8001a70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800203a:	f00a f87b 	bl	800c134 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800203e:	f7ff f91b 	bl	8001278 <main>
  bx  lr    
 8002042:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002044:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002048:	0800ca9c 	.word	0x0800ca9c
  ldr  r0, =_sdata
 800204c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002050:	200001ec 	.word	0x200001ec
  ldr  r2, =_sbss
 8002054:	200001ec 	.word	0x200001ec
  ldr  r3, = _ebss
 8002058:	20001ed4 	.word	0x20001ed4

0800205c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800205c:	e7fe      	b.n	800205c <ADC_IRQHandler>
	...

08002060 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002064:	4b0e      	ldr	r3, [pc, #56]	; (80020a0 <HAL_Init+0x40>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a0d      	ldr	r2, [pc, #52]	; (80020a0 <HAL_Init+0x40>)
 800206a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800206e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002070:	4b0b      	ldr	r3, [pc, #44]	; (80020a0 <HAL_Init+0x40>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a0a      	ldr	r2, [pc, #40]	; (80020a0 <HAL_Init+0x40>)
 8002076:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800207a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800207c:	4b08      	ldr	r3, [pc, #32]	; (80020a0 <HAL_Init+0x40>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a07      	ldr	r2, [pc, #28]	; (80020a0 <HAL_Init+0x40>)
 8002082:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002086:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002088:	2003      	movs	r0, #3
 800208a:	f000 f94d 	bl	8002328 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800208e:	2000      	movs	r0, #0
 8002090:	f000 f808 	bl	80020a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002094:	f7ff fc10 	bl	80018b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002098:	2300      	movs	r3, #0
}
 800209a:	4618      	mov	r0, r3
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40023c00 	.word	0x40023c00

080020a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020ac:	4b12      	ldr	r3, [pc, #72]	; (80020f8 <HAL_InitTick+0x54>)
 80020ae:	681a      	ldr	r2, [r3, #0]
 80020b0:	4b12      	ldr	r3, [pc, #72]	; (80020fc <HAL_InitTick+0x58>)
 80020b2:	781b      	ldrb	r3, [r3, #0]
 80020b4:	4619      	mov	r1, r3
 80020b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80020be:	fbb2 f3f3 	udiv	r3, r2, r3
 80020c2:	4618      	mov	r0, r3
 80020c4:	f000 f965 	bl	8002392 <HAL_SYSTICK_Config>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e00e      	b.n	80020f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b0f      	cmp	r3, #15
 80020d6:	d80a      	bhi.n	80020ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020d8:	2200      	movs	r2, #0
 80020da:	6879      	ldr	r1, [r7, #4]
 80020dc:	f04f 30ff 	mov.w	r0, #4294967295
 80020e0:	f000 f92d 	bl	800233e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80020e4:	4a06      	ldr	r2, [pc, #24]	; (8002100 <HAL_InitTick+0x5c>)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80020ea:	2300      	movs	r3, #0
 80020ec:	e000      	b.n	80020f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
}
 80020f0:	4618      	mov	r0, r3
 80020f2:	3708      	adds	r7, #8
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	20000008 	.word	0x20000008
 80020fc:	20000010 	.word	0x20000010
 8002100:	2000000c 	.word	0x2000000c

08002104 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002108:	4b06      	ldr	r3, [pc, #24]	; (8002124 <HAL_IncTick+0x20>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	461a      	mov	r2, r3
 800210e:	4b06      	ldr	r3, [pc, #24]	; (8002128 <HAL_IncTick+0x24>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4413      	add	r3, r2
 8002114:	4a04      	ldr	r2, [pc, #16]	; (8002128 <HAL_IncTick+0x24>)
 8002116:	6013      	str	r3, [r2, #0]
}
 8002118:	bf00      	nop
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	20000010 	.word	0x20000010
 8002128:	200005f4 	.word	0x200005f4

0800212c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  return uwTick;
 8002130:	4b03      	ldr	r3, [pc, #12]	; (8002140 <HAL_GetTick+0x14>)
 8002132:	681b      	ldr	r3, [r3, #0]
}
 8002134:	4618      	mov	r0, r3
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	200005f4 	.word	0x200005f4

08002144 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800214c:	f7ff ffee 	bl	800212c <HAL_GetTick>
 8002150:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800215c:	d005      	beq.n	800216a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800215e:	4b09      	ldr	r3, [pc, #36]	; (8002184 <HAL_Delay+0x40>)
 8002160:	781b      	ldrb	r3, [r3, #0]
 8002162:	461a      	mov	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	4413      	add	r3, r2
 8002168:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800216a:	bf00      	nop
 800216c:	f7ff ffde 	bl	800212c <HAL_GetTick>
 8002170:	4602      	mov	r2, r0
 8002172:	68bb      	ldr	r3, [r7, #8]
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	429a      	cmp	r2, r3
 800217a:	d8f7      	bhi.n	800216c <HAL_Delay+0x28>
  {
  }
}
 800217c:	bf00      	nop
 800217e:	3710      	adds	r7, #16
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	20000010 	.word	0x20000010

08002188 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	f003 0307 	and.w	r3, r3, #7
 8002196:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002198:	4b0c      	ldr	r3, [pc, #48]	; (80021cc <__NVIC_SetPriorityGrouping+0x44>)
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800219e:	68ba      	ldr	r2, [r7, #8]
 80021a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021a4:	4013      	ands	r3, r2
 80021a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ba:	4a04      	ldr	r2, [pc, #16]	; (80021cc <__NVIC_SetPriorityGrouping+0x44>)
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	60d3      	str	r3, [r2, #12]
}
 80021c0:	bf00      	nop
 80021c2:	3714      	adds	r7, #20
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr
 80021cc:	e000ed00 	.word	0xe000ed00

080021d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021d4:	4b04      	ldr	r3, [pc, #16]	; (80021e8 <__NVIC_GetPriorityGrouping+0x18>)
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	0a1b      	lsrs	r3, r3, #8
 80021da:	f003 0307 	and.w	r3, r3, #7
}
 80021de:	4618      	mov	r0, r3
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr
 80021e8:	e000ed00 	.word	0xe000ed00

080021ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	db0b      	blt.n	8002216 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021fe:	79fb      	ldrb	r3, [r7, #7]
 8002200:	f003 021f 	and.w	r2, r3, #31
 8002204:	4907      	ldr	r1, [pc, #28]	; (8002224 <__NVIC_EnableIRQ+0x38>)
 8002206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800220a:	095b      	lsrs	r3, r3, #5
 800220c:	2001      	movs	r0, #1
 800220e:	fa00 f202 	lsl.w	r2, r0, r2
 8002212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002216:	bf00      	nop
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	e000e100 	.word	0xe000e100

08002228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	6039      	str	r1, [r7, #0]
 8002232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002238:	2b00      	cmp	r3, #0
 800223a:	db0a      	blt.n	8002252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	b2da      	uxtb	r2, r3
 8002240:	490c      	ldr	r1, [pc, #48]	; (8002274 <__NVIC_SetPriority+0x4c>)
 8002242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002246:	0112      	lsls	r2, r2, #4
 8002248:	b2d2      	uxtb	r2, r2
 800224a:	440b      	add	r3, r1
 800224c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002250:	e00a      	b.n	8002268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002252:	683b      	ldr	r3, [r7, #0]
 8002254:	b2da      	uxtb	r2, r3
 8002256:	4908      	ldr	r1, [pc, #32]	; (8002278 <__NVIC_SetPriority+0x50>)
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	f003 030f 	and.w	r3, r3, #15
 800225e:	3b04      	subs	r3, #4
 8002260:	0112      	lsls	r2, r2, #4
 8002262:	b2d2      	uxtb	r2, r2
 8002264:	440b      	add	r3, r1
 8002266:	761a      	strb	r2, [r3, #24]
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr
 8002274:	e000e100 	.word	0xe000e100
 8002278:	e000ed00 	.word	0xe000ed00

0800227c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800227c:	b480      	push	{r7}
 800227e:	b089      	sub	sp, #36	; 0x24
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	f003 0307 	and.w	r3, r3, #7
 800228e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	f1c3 0307 	rsb	r3, r3, #7
 8002296:	2b04      	cmp	r3, #4
 8002298:	bf28      	it	cs
 800229a:	2304      	movcs	r3, #4
 800229c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800229e:	69fb      	ldr	r3, [r7, #28]
 80022a0:	3304      	adds	r3, #4
 80022a2:	2b06      	cmp	r3, #6
 80022a4:	d902      	bls.n	80022ac <NVIC_EncodePriority+0x30>
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	3b03      	subs	r3, #3
 80022aa:	e000      	b.n	80022ae <NVIC_EncodePriority+0x32>
 80022ac:	2300      	movs	r3, #0
 80022ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b0:	f04f 32ff 	mov.w	r2, #4294967295
 80022b4:	69bb      	ldr	r3, [r7, #24]
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	43da      	mvns	r2, r3
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	401a      	ands	r2, r3
 80022c0:	697b      	ldr	r3, [r7, #20]
 80022c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022c4:	f04f 31ff 	mov.w	r1, #4294967295
 80022c8:	697b      	ldr	r3, [r7, #20]
 80022ca:	fa01 f303 	lsl.w	r3, r1, r3
 80022ce:	43d9      	mvns	r1, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022d4:	4313      	orrs	r3, r2
         );
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3724      	adds	r7, #36	; 0x24
 80022da:	46bd      	mov	sp, r7
 80022dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e0:	4770      	bx	lr
	...

080022e4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b082      	sub	sp, #8
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	3b01      	subs	r3, #1
 80022f0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80022f4:	d301      	bcc.n	80022fa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022f6:	2301      	movs	r3, #1
 80022f8:	e00f      	b.n	800231a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022fa:	4a0a      	ldr	r2, [pc, #40]	; (8002324 <SysTick_Config+0x40>)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	3b01      	subs	r3, #1
 8002300:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002302:	210f      	movs	r1, #15
 8002304:	f04f 30ff 	mov.w	r0, #4294967295
 8002308:	f7ff ff8e 	bl	8002228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800230c:	4b05      	ldr	r3, [pc, #20]	; (8002324 <SysTick_Config+0x40>)
 800230e:	2200      	movs	r2, #0
 8002310:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002312:	4b04      	ldr	r3, [pc, #16]	; (8002324 <SysTick_Config+0x40>)
 8002314:	2207      	movs	r2, #7
 8002316:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002318:	2300      	movs	r3, #0
}
 800231a:	4618      	mov	r0, r3
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	e000e010 	.word	0xe000e010

08002328 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002330:	6878      	ldr	r0, [r7, #4]
 8002332:	f7ff ff29 	bl	8002188 <__NVIC_SetPriorityGrouping>
}
 8002336:	bf00      	nop
 8002338:	3708      	adds	r7, #8
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800233e:	b580      	push	{r7, lr}
 8002340:	b086      	sub	sp, #24
 8002342:	af00      	add	r7, sp, #0
 8002344:	4603      	mov	r3, r0
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
 800234a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800234c:	2300      	movs	r3, #0
 800234e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002350:	f7ff ff3e 	bl	80021d0 <__NVIC_GetPriorityGrouping>
 8002354:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	68b9      	ldr	r1, [r7, #8]
 800235a:	6978      	ldr	r0, [r7, #20]
 800235c:	f7ff ff8e 	bl	800227c <NVIC_EncodePriority>
 8002360:	4602      	mov	r2, r0
 8002362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002366:	4611      	mov	r1, r2
 8002368:	4618      	mov	r0, r3
 800236a:	f7ff ff5d 	bl	8002228 <__NVIC_SetPriority>
}
 800236e:	bf00      	nop
 8002370:	3718      	adds	r7, #24
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	b082      	sub	sp, #8
 800237a:	af00      	add	r7, sp, #0
 800237c:	4603      	mov	r3, r0
 800237e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002380:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002384:	4618      	mov	r0, r3
 8002386:	f7ff ff31 	bl	80021ec <__NVIC_EnableIRQ>
}
 800238a:	bf00      	nop
 800238c:	3708      	adds	r7, #8
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}

08002392 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002392:	b580      	push	{r7, lr}
 8002394:	b082      	sub	sp, #8
 8002396:	af00      	add	r7, sp, #0
 8002398:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800239a:	6878      	ldr	r0, [r7, #4]
 800239c:	f7ff ffa2 	bl	80022e4 <SysTick_Config>
 80023a0:	4603      	mov	r3, r0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
	...

080023ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b086      	sub	sp, #24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80023b4:	2300      	movs	r3, #0
 80023b6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80023b8:	f7ff feb8 	bl	800212c <HAL_GetTick>
 80023bc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d101      	bne.n	80023c8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e099      	b.n	80024fc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2200      	movs	r2, #0
 80023cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2202      	movs	r2, #2
 80023d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	681a      	ldr	r2, [r3, #0]
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f022 0201 	bic.w	r2, r2, #1
 80023e6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023e8:	e00f      	b.n	800240a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023ea:	f7ff fe9f 	bl	800212c <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b05      	cmp	r3, #5
 80023f6:	d908      	bls.n	800240a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2220      	movs	r2, #32
 80023fc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2203      	movs	r2, #3
 8002402:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e078      	b.n	80024fc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f003 0301 	and.w	r3, r3, #1
 8002414:	2b00      	cmp	r3, #0
 8002416:	d1e8      	bne.n	80023ea <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002420:	697a      	ldr	r2, [r7, #20]
 8002422:	4b38      	ldr	r3, [pc, #224]	; (8002504 <HAL_DMA_Init+0x158>)
 8002424:	4013      	ands	r3, r2
 8002426:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002436:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	691b      	ldr	r3, [r3, #16]
 800243c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002442:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800244e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6a1b      	ldr	r3, [r3, #32]
 8002454:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002456:	697a      	ldr	r2, [r7, #20]
 8002458:	4313      	orrs	r3, r2
 800245a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002460:	2b04      	cmp	r3, #4
 8002462:	d107      	bne.n	8002474 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246c:	4313      	orrs	r3, r2
 800246e:	697a      	ldr	r2, [r7, #20]
 8002470:	4313      	orrs	r3, r2
 8002472:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	697a      	ldr	r2, [r7, #20]
 800247a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	695b      	ldr	r3, [r3, #20]
 8002482:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	f023 0307 	bic.w	r3, r3, #7
 800248a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002490:	697a      	ldr	r2, [r7, #20]
 8002492:	4313      	orrs	r3, r2
 8002494:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249a:	2b04      	cmp	r3, #4
 800249c:	d117      	bne.n	80024ce <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024a2:	697a      	ldr	r2, [r7, #20]
 80024a4:	4313      	orrs	r3, r2
 80024a6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d00e      	beq.n	80024ce <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 faab 	bl	8002a0c <DMA_CheckFifoParam>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d008      	beq.n	80024ce <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2240      	movs	r2, #64	; 0x40
 80024c0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2201      	movs	r2, #1
 80024c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80024ca:	2301      	movs	r3, #1
 80024cc:	e016      	b.n	80024fc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	697a      	ldr	r2, [r7, #20]
 80024d4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f000 fa62 	bl	80029a0 <DMA_CalcBaseAndBitshift>
 80024dc:	4603      	mov	r3, r0
 80024de:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024e4:	223f      	movs	r2, #63	; 0x3f
 80024e6:	409a      	lsls	r2, r3
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	2201      	movs	r2, #1
 80024f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80024fa:	2300      	movs	r3, #0
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3718      	adds	r7, #24
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	f010803f 	.word	0xf010803f

08002508 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b086      	sub	sp, #24
 800250c:	af00      	add	r7, sp, #0
 800250e:	60f8      	str	r0, [r7, #12]
 8002510:	60b9      	str	r1, [r7, #8]
 8002512:	607a      	str	r2, [r7, #4]
 8002514:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800251e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002526:	2b01      	cmp	r3, #1
 8002528:	d101      	bne.n	800252e <HAL_DMA_Start_IT+0x26>
 800252a:	2302      	movs	r3, #2
 800252c:	e040      	b.n	80025b0 <HAL_DMA_Start_IT+0xa8>
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2201      	movs	r2, #1
 8002532:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800253c:	b2db      	uxtb	r3, r3
 800253e:	2b01      	cmp	r3, #1
 8002540:	d12f      	bne.n	80025a2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2202      	movs	r2, #2
 8002546:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2200      	movs	r2, #0
 800254e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	68b9      	ldr	r1, [r7, #8]
 8002556:	68f8      	ldr	r0, [r7, #12]
 8002558:	f000 f9f4 	bl	8002944 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002560:	223f      	movs	r2, #63	; 0x3f
 8002562:	409a      	lsls	r2, r3
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f042 0216 	orr.w	r2, r2, #22
 8002576:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257c:	2b00      	cmp	r3, #0
 800257e:	d007      	beq.n	8002590 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 0208 	orr.w	r2, r2, #8
 800258e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f042 0201 	orr.w	r2, r2, #1
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	e005      	b.n	80025ae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2200      	movs	r2, #0
 80025a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80025aa:	2302      	movs	r3, #2
 80025ac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80025ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80025b0:	4618      	mov	r0, r3
 80025b2:	3718      	adds	r7, #24
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}

080025b8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d004      	beq.n	80025d6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2280      	movs	r2, #128	; 0x80
 80025d0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e00c      	b.n	80025f0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2205      	movs	r2, #5
 80025da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f022 0201 	bic.w	r2, r2, #1
 80025ec:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80025ee:	2300      	movs	r3, #0
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	370c      	adds	r7, #12
 80025f4:	46bd      	mov	sp, r7
 80025f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fa:	4770      	bx	lr

080025fc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b086      	sub	sp, #24
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002604:	2300      	movs	r3, #0
 8002606:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002608:	4b92      	ldr	r3, [pc, #584]	; (8002854 <HAL_DMA_IRQHandler+0x258>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a92      	ldr	r2, [pc, #584]	; (8002858 <HAL_DMA_IRQHandler+0x25c>)
 800260e:	fba2 2303 	umull	r2, r3, r2, r3
 8002612:	0a9b      	lsrs	r3, r3, #10
 8002614:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800261a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800261c:	693b      	ldr	r3, [r7, #16]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002626:	2208      	movs	r2, #8
 8002628:	409a      	lsls	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	4013      	ands	r3, r2
 800262e:	2b00      	cmp	r3, #0
 8002630:	d01a      	beq.n	8002668 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b00      	cmp	r3, #0
 800263e:	d013      	beq.n	8002668 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f022 0204 	bic.w	r2, r2, #4
 800264e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002654:	2208      	movs	r2, #8
 8002656:	409a      	lsls	r2, r3
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002660:	f043 0201 	orr.w	r2, r3, #1
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800266c:	2201      	movs	r2, #1
 800266e:	409a      	lsls	r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	4013      	ands	r3, r2
 8002674:	2b00      	cmp	r3, #0
 8002676:	d012      	beq.n	800269e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	695b      	ldr	r3, [r3, #20]
 800267e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002682:	2b00      	cmp	r3, #0
 8002684:	d00b      	beq.n	800269e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800268a:	2201      	movs	r2, #1
 800268c:	409a      	lsls	r2, r3
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002696:	f043 0202 	orr.w	r2, r3, #2
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026a2:	2204      	movs	r2, #4
 80026a4:	409a      	lsls	r2, r3
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	4013      	ands	r3, r2
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d012      	beq.n	80026d4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d00b      	beq.n	80026d4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026c0:	2204      	movs	r2, #4
 80026c2:	409a      	lsls	r2, r3
 80026c4:	693b      	ldr	r3, [r7, #16]
 80026c6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026cc:	f043 0204 	orr.w	r2, r3, #4
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026d8:	2210      	movs	r2, #16
 80026da:	409a      	lsls	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	4013      	ands	r3, r2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d043      	beq.n	800276c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 0308 	and.w	r3, r3, #8
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d03c      	beq.n	800276c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026f6:	2210      	movs	r2, #16
 80026f8:	409a      	lsls	r2, r3
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d018      	beq.n	800273e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d108      	bne.n	800272c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271e:	2b00      	cmp	r3, #0
 8002720:	d024      	beq.n	800276c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	4798      	blx	r3
 800272a:	e01f      	b.n	800276c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002730:	2b00      	cmp	r3, #0
 8002732:	d01b      	beq.n	800276c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	4798      	blx	r3
 800273c:	e016      	b.n	800276c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002748:	2b00      	cmp	r3, #0
 800274a:	d107      	bne.n	800275c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 0208 	bic.w	r2, r2, #8
 800275a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002760:	2b00      	cmp	r3, #0
 8002762:	d003      	beq.n	800276c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	6878      	ldr	r0, [r7, #4]
 800276a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002770:	2220      	movs	r2, #32
 8002772:	409a      	lsls	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	4013      	ands	r3, r2
 8002778:	2b00      	cmp	r3, #0
 800277a:	f000 808e 	beq.w	800289a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0310 	and.w	r3, r3, #16
 8002788:	2b00      	cmp	r3, #0
 800278a:	f000 8086 	beq.w	800289a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002792:	2220      	movs	r2, #32
 8002794:	409a      	lsls	r2, r3
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	2b05      	cmp	r3, #5
 80027a4:	d136      	bne.n	8002814 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	681a      	ldr	r2, [r3, #0]
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f022 0216 	bic.w	r2, r2, #22
 80027b4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	695a      	ldr	r2, [r3, #20]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027c4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d103      	bne.n	80027d6 <HAL_DMA_IRQHandler+0x1da>
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d007      	beq.n	80027e6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f022 0208 	bic.w	r2, r2, #8
 80027e4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ea:	223f      	movs	r2, #63	; 0x3f
 80027ec:	409a      	lsls	r2, r3
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2201      	movs	r2, #1
 80027fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002806:	2b00      	cmp	r3, #0
 8002808:	d07d      	beq.n	8002906 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	4798      	blx	r3
        }
        return;
 8002812:	e078      	b.n	8002906 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d01c      	beq.n	800285c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800282c:	2b00      	cmp	r3, #0
 800282e:	d108      	bne.n	8002842 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002834:	2b00      	cmp	r3, #0
 8002836:	d030      	beq.n	800289a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	4798      	blx	r3
 8002840:	e02b      	b.n	800289a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002846:	2b00      	cmp	r3, #0
 8002848:	d027      	beq.n	800289a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	4798      	blx	r3
 8002852:	e022      	b.n	800289a <HAL_DMA_IRQHandler+0x29e>
 8002854:	20000008 	.word	0x20000008
 8002858:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10f      	bne.n	800288a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f022 0210 	bic.w	r2, r2, #16
 8002878:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2200      	movs	r2, #0
 800287e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800288e:	2b00      	cmp	r3, #0
 8002890:	d003      	beq.n	800289a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d032      	beq.n	8002908 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d022      	beq.n	80028f4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2205      	movs	r2, #5
 80028b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f022 0201 	bic.w	r2, r2, #1
 80028c4:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	3301      	adds	r3, #1
 80028ca:	60bb      	str	r3, [r7, #8]
 80028cc:	697a      	ldr	r2, [r7, #20]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d307      	bcc.n	80028e2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0301 	and.w	r3, r3, #1
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d1f2      	bne.n	80028c6 <HAL_DMA_IRQHandler+0x2ca>
 80028e0:	e000      	b.n	80028e4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80028e2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2201      	movs	r2, #1
 80028f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002900:	6878      	ldr	r0, [r7, #4]
 8002902:	4798      	blx	r3
 8002904:	e000      	b.n	8002908 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002906:	bf00      	nop
    }
  }
}
 8002908:	3718      	adds	r7, #24
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop

08002910 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800291e:	b2db      	uxtb	r3, r3
}
 8002920:	4618      	mov	r0, r3
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8002938:	4618      	mov	r0, r3
 800293a:	370c      	adds	r7, #12
 800293c:	46bd      	mov	sp, r7
 800293e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002942:	4770      	bx	lr

08002944 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002944:	b480      	push	{r7}
 8002946:	b085      	sub	sp, #20
 8002948:	af00      	add	r7, sp, #0
 800294a:	60f8      	str	r0, [r7, #12]
 800294c:	60b9      	str	r1, [r7, #8]
 800294e:	607a      	str	r2, [r7, #4]
 8002950:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	681a      	ldr	r2, [r3, #0]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002960:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	683a      	ldr	r2, [r7, #0]
 8002968:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	2b40      	cmp	r3, #64	; 0x40
 8002970:	d108      	bne.n	8002984 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	687a      	ldr	r2, [r7, #4]
 8002978:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	68ba      	ldr	r2, [r7, #8]
 8002980:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002982:	e007      	b.n	8002994 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	68ba      	ldr	r2, [r7, #8]
 800298a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	60da      	str	r2, [r3, #12]
}
 8002994:	bf00      	nop
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299e:	4770      	bx	lr

080029a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	3b10      	subs	r3, #16
 80029b0:	4a14      	ldr	r2, [pc, #80]	; (8002a04 <DMA_CalcBaseAndBitshift+0x64>)
 80029b2:	fba2 2303 	umull	r2, r3, r2, r3
 80029b6:	091b      	lsrs	r3, r3, #4
 80029b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80029ba:	4a13      	ldr	r2, [pc, #76]	; (8002a08 <DMA_CalcBaseAndBitshift+0x68>)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	4413      	add	r3, r2
 80029c0:	781b      	ldrb	r3, [r3, #0]
 80029c2:	461a      	mov	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2b03      	cmp	r3, #3
 80029cc:	d909      	bls.n	80029e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029d6:	f023 0303 	bic.w	r3, r3, #3
 80029da:	1d1a      	adds	r2, r3, #4
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	659a      	str	r2, [r3, #88]	; 0x58
 80029e0:	e007      	b.n	80029f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80029ea:	f023 0303 	bic.w	r3, r3, #3
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	3714      	adds	r7, #20
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	aaaaaaab 	.word	0xaaaaaaab
 8002a08:	0800ca50 	.word	0x0800ca50

08002a0c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b085      	sub	sp, #20
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a14:	2300      	movs	r3, #0
 8002a16:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a1c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	699b      	ldr	r3, [r3, #24]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d11f      	bne.n	8002a66 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	2b03      	cmp	r3, #3
 8002a2a:	d855      	bhi.n	8002ad8 <DMA_CheckFifoParam+0xcc>
 8002a2c:	a201      	add	r2, pc, #4	; (adr r2, 8002a34 <DMA_CheckFifoParam+0x28>)
 8002a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a32:	bf00      	nop
 8002a34:	08002a45 	.word	0x08002a45
 8002a38:	08002a57 	.word	0x08002a57
 8002a3c:	08002a45 	.word	0x08002a45
 8002a40:	08002ad9 	.word	0x08002ad9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a48:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d045      	beq.n	8002adc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a54:	e042      	b.n	8002adc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a5a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002a5e:	d13f      	bne.n	8002ae0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a64:	e03c      	b.n	8002ae0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a6e:	d121      	bne.n	8002ab4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a70:	68bb      	ldr	r3, [r7, #8]
 8002a72:	2b03      	cmp	r3, #3
 8002a74:	d836      	bhi.n	8002ae4 <DMA_CheckFifoParam+0xd8>
 8002a76:	a201      	add	r2, pc, #4	; (adr r2, 8002a7c <DMA_CheckFifoParam+0x70>)
 8002a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a7c:	08002a8d 	.word	0x08002a8d
 8002a80:	08002a93 	.word	0x08002a93
 8002a84:	08002a8d 	.word	0x08002a8d
 8002a88:	08002aa5 	.word	0x08002aa5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8002a90:	e02f      	b.n	8002af2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a96:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d024      	beq.n	8002ae8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002aa2:	e021      	b.n	8002ae8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aa8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002aac:	d11e      	bne.n	8002aec <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002ab2:	e01b      	b.n	8002aec <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d902      	bls.n	8002ac0 <DMA_CheckFifoParam+0xb4>
 8002aba:	2b03      	cmp	r3, #3
 8002abc:	d003      	beq.n	8002ac6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002abe:	e018      	b.n	8002af2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	73fb      	strb	r3, [r7, #15]
      break;
 8002ac4:	e015      	b.n	8002af2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d00e      	beq.n	8002af0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	73fb      	strb	r3, [r7, #15]
      break;
 8002ad6:	e00b      	b.n	8002af0 <DMA_CheckFifoParam+0xe4>
      break;
 8002ad8:	bf00      	nop
 8002ada:	e00a      	b.n	8002af2 <DMA_CheckFifoParam+0xe6>
      break;
 8002adc:	bf00      	nop
 8002ade:	e008      	b.n	8002af2 <DMA_CheckFifoParam+0xe6>
      break;
 8002ae0:	bf00      	nop
 8002ae2:	e006      	b.n	8002af2 <DMA_CheckFifoParam+0xe6>
      break;
 8002ae4:	bf00      	nop
 8002ae6:	e004      	b.n	8002af2 <DMA_CheckFifoParam+0xe6>
      break;
 8002ae8:	bf00      	nop
 8002aea:	e002      	b.n	8002af2 <DMA_CheckFifoParam+0xe6>
      break;   
 8002aec:	bf00      	nop
 8002aee:	e000      	b.n	8002af2 <DMA_CheckFifoParam+0xe6>
      break;
 8002af0:	bf00      	nop
    }
  } 
  
  return status; 
 8002af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	3714      	adds	r7, #20
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr

08002b00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b00:	b480      	push	{r7}
 8002b02:	b089      	sub	sp, #36	; 0x24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b12:	2300      	movs	r3, #0
 8002b14:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b16:	2300      	movs	r3, #0
 8002b18:	61fb      	str	r3, [r7, #28]
 8002b1a:	e16b      	b.n	8002df4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	fa02 f303 	lsl.w	r3, r2, r3
 8002b24:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	697a      	ldr	r2, [r7, #20]
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	f040 815a 	bne.w	8002dee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d00b      	beq.n	8002b5a <HAL_GPIO_Init+0x5a>
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d007      	beq.n	8002b5a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002b4e:	2b11      	cmp	r3, #17
 8002b50:	d003      	beq.n	8002b5a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	685b      	ldr	r3, [r3, #4]
 8002b56:	2b12      	cmp	r3, #18
 8002b58:	d130      	bne.n	8002bbc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	005b      	lsls	r3, r3, #1
 8002b64:	2203      	movs	r2, #3
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6a:	43db      	mvns	r3, r3
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	4013      	ands	r3, r2
 8002b70:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	68da      	ldr	r2, [r3, #12]
 8002b76:	69fb      	ldr	r3, [r7, #28]
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b7e:	69ba      	ldr	r2, [r7, #24]
 8002b80:	4313      	orrs	r3, r2
 8002b82:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	69ba      	ldr	r2, [r7, #24]
 8002b88:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b90:	2201      	movs	r2, #1
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	fa02 f303 	lsl.w	r3, r2, r3
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	091b      	lsrs	r3, r3, #4
 8002ba6:	f003 0201 	and.w	r2, r3, #1
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb0:	69ba      	ldr	r2, [r7, #24]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bc2:	69fb      	ldr	r3, [r7, #28]
 8002bc4:	005b      	lsls	r3, r3, #1
 8002bc6:	2203      	movs	r2, #3
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	43db      	mvns	r3, r3
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	689a      	ldr	r2, [r3, #8]
 8002bd8:	69fb      	ldr	r3, [r7, #28]
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	69ba      	ldr	r2, [r7, #24]
 8002bea:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d003      	beq.n	8002bfc <HAL_GPIO_Init+0xfc>
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b12      	cmp	r3, #18
 8002bfa:	d123      	bne.n	8002c44 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bfc:	69fb      	ldr	r3, [r7, #28]
 8002bfe:	08da      	lsrs	r2, r3, #3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3208      	adds	r2, #8
 8002c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c0a:	69fb      	ldr	r3, [r7, #28]
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	009b      	lsls	r3, r3, #2
 8002c12:	220f      	movs	r2, #15
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	43db      	mvns	r3, r3
 8002c1a:	69ba      	ldr	r2, [r7, #24]
 8002c1c:	4013      	ands	r3, r2
 8002c1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	691a      	ldr	r2, [r3, #16]
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	f003 0307 	and.w	r3, r3, #7
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	69ba      	ldr	r2, [r7, #24]
 8002c32:	4313      	orrs	r3, r2
 8002c34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c36:	69fb      	ldr	r3, [r7, #28]
 8002c38:	08da      	lsrs	r2, r3, #3
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	3208      	adds	r2, #8
 8002c3e:	69b9      	ldr	r1, [r7, #24]
 8002c40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	005b      	lsls	r3, r3, #1
 8002c4e:	2203      	movs	r2, #3
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	43db      	mvns	r3, r3
 8002c56:	69ba      	ldr	r2, [r7, #24]
 8002c58:	4013      	ands	r3, r2
 8002c5a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f003 0203 	and.w	r2, r3, #3
 8002c64:	69fb      	ldr	r3, [r7, #28]
 8002c66:	005b      	lsls	r3, r3, #1
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	69ba      	ldr	r2, [r7, #24]
 8002c76:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 80b4 	beq.w	8002dee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c86:	2300      	movs	r3, #0
 8002c88:	60fb      	str	r3, [r7, #12]
 8002c8a:	4b5f      	ldr	r3, [pc, #380]	; (8002e08 <HAL_GPIO_Init+0x308>)
 8002c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8e:	4a5e      	ldr	r2, [pc, #376]	; (8002e08 <HAL_GPIO_Init+0x308>)
 8002c90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c94:	6453      	str	r3, [r2, #68]	; 0x44
 8002c96:	4b5c      	ldr	r3, [pc, #368]	; (8002e08 <HAL_GPIO_Init+0x308>)
 8002c98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ca2:	4a5a      	ldr	r2, [pc, #360]	; (8002e0c <HAL_GPIO_Init+0x30c>)
 8002ca4:	69fb      	ldr	r3, [r7, #28]
 8002ca6:	089b      	lsrs	r3, r3, #2
 8002ca8:	3302      	adds	r3, #2
 8002caa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	f003 0303 	and.w	r3, r3, #3
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	220f      	movs	r2, #15
 8002cba:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbe:	43db      	mvns	r3, r3
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a51      	ldr	r2, [pc, #324]	; (8002e10 <HAL_GPIO_Init+0x310>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d02b      	beq.n	8002d26 <HAL_GPIO_Init+0x226>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a50      	ldr	r2, [pc, #320]	; (8002e14 <HAL_GPIO_Init+0x314>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d025      	beq.n	8002d22 <HAL_GPIO_Init+0x222>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a4f      	ldr	r2, [pc, #316]	; (8002e18 <HAL_GPIO_Init+0x318>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d01f      	beq.n	8002d1e <HAL_GPIO_Init+0x21e>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a4e      	ldr	r2, [pc, #312]	; (8002e1c <HAL_GPIO_Init+0x31c>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d019      	beq.n	8002d1a <HAL_GPIO_Init+0x21a>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a4d      	ldr	r2, [pc, #308]	; (8002e20 <HAL_GPIO_Init+0x320>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d013      	beq.n	8002d16 <HAL_GPIO_Init+0x216>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a4c      	ldr	r2, [pc, #304]	; (8002e24 <HAL_GPIO_Init+0x324>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d00d      	beq.n	8002d12 <HAL_GPIO_Init+0x212>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a4b      	ldr	r2, [pc, #300]	; (8002e28 <HAL_GPIO_Init+0x328>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d007      	beq.n	8002d0e <HAL_GPIO_Init+0x20e>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4a4a      	ldr	r2, [pc, #296]	; (8002e2c <HAL_GPIO_Init+0x32c>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d101      	bne.n	8002d0a <HAL_GPIO_Init+0x20a>
 8002d06:	2307      	movs	r3, #7
 8002d08:	e00e      	b.n	8002d28 <HAL_GPIO_Init+0x228>
 8002d0a:	2308      	movs	r3, #8
 8002d0c:	e00c      	b.n	8002d28 <HAL_GPIO_Init+0x228>
 8002d0e:	2306      	movs	r3, #6
 8002d10:	e00a      	b.n	8002d28 <HAL_GPIO_Init+0x228>
 8002d12:	2305      	movs	r3, #5
 8002d14:	e008      	b.n	8002d28 <HAL_GPIO_Init+0x228>
 8002d16:	2304      	movs	r3, #4
 8002d18:	e006      	b.n	8002d28 <HAL_GPIO_Init+0x228>
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	e004      	b.n	8002d28 <HAL_GPIO_Init+0x228>
 8002d1e:	2302      	movs	r3, #2
 8002d20:	e002      	b.n	8002d28 <HAL_GPIO_Init+0x228>
 8002d22:	2301      	movs	r3, #1
 8002d24:	e000      	b.n	8002d28 <HAL_GPIO_Init+0x228>
 8002d26:	2300      	movs	r3, #0
 8002d28:	69fa      	ldr	r2, [r7, #28]
 8002d2a:	f002 0203 	and.w	r2, r2, #3
 8002d2e:	0092      	lsls	r2, r2, #2
 8002d30:	4093      	lsls	r3, r2
 8002d32:	69ba      	ldr	r2, [r7, #24]
 8002d34:	4313      	orrs	r3, r2
 8002d36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d38:	4934      	ldr	r1, [pc, #208]	; (8002e0c <HAL_GPIO_Init+0x30c>)
 8002d3a:	69fb      	ldr	r3, [r7, #28]
 8002d3c:	089b      	lsrs	r3, r3, #2
 8002d3e:	3302      	adds	r3, #2
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d46:	4b3a      	ldr	r3, [pc, #232]	; (8002e30 <HAL_GPIO_Init+0x330>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	43db      	mvns	r3, r3
 8002d50:	69ba      	ldr	r2, [r7, #24]
 8002d52:	4013      	ands	r3, r2
 8002d54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d003      	beq.n	8002d6a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d62:	69ba      	ldr	r2, [r7, #24]
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d6a:	4a31      	ldr	r2, [pc, #196]	; (8002e30 <HAL_GPIO_Init+0x330>)
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002d70:	4b2f      	ldr	r3, [pc, #188]	; (8002e30 <HAL_GPIO_Init+0x330>)
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d76:	693b      	ldr	r3, [r7, #16]
 8002d78:	43db      	mvns	r3, r3
 8002d7a:	69ba      	ldr	r2, [r7, #24]
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d003      	beq.n	8002d94 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d94:	4a26      	ldr	r2, [pc, #152]	; (8002e30 <HAL_GPIO_Init+0x330>)
 8002d96:	69bb      	ldr	r3, [r7, #24]
 8002d98:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d9a:	4b25      	ldr	r3, [pc, #148]	; (8002e30 <HAL_GPIO_Init+0x330>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	43db      	mvns	r3, r3
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4013      	ands	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d003      	beq.n	8002dbe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002dbe:	4a1c      	ldr	r2, [pc, #112]	; (8002e30 <HAL_GPIO_Init+0x330>)
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002dc4:	4b1a      	ldr	r3, [pc, #104]	; (8002e30 <HAL_GPIO_Init+0x330>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d003      	beq.n	8002de8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002de8:	4a11      	ldr	r2, [pc, #68]	; (8002e30 <HAL_GPIO_Init+0x330>)
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	3301      	adds	r3, #1
 8002df2:	61fb      	str	r3, [r7, #28]
 8002df4:	69fb      	ldr	r3, [r7, #28]
 8002df6:	2b0f      	cmp	r3, #15
 8002df8:	f67f ae90 	bls.w	8002b1c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002dfc:	bf00      	nop
 8002dfe:	3724      	adds	r7, #36	; 0x24
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	40013800 	.word	0x40013800
 8002e10:	40020000 	.word	0x40020000
 8002e14:	40020400 	.word	0x40020400
 8002e18:	40020800 	.word	0x40020800
 8002e1c:	40020c00 	.word	0x40020c00
 8002e20:	40021000 	.word	0x40021000
 8002e24:	40021400 	.word	0x40021400
 8002e28:	40021800 	.word	0x40021800
 8002e2c:	40021c00 	.word	0x40021c00
 8002e30:	40013c00 	.word	0x40013c00

08002e34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	691a      	ldr	r2, [r3, #16]
 8002e44:	887b      	ldrh	r3, [r7, #2]
 8002e46:	4013      	ands	r3, r2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d002      	beq.n	8002e52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	73fb      	strb	r3, [r7, #15]
 8002e50:	e001      	b.n	8002e56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e52:	2300      	movs	r3, #0
 8002e54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e58:	4618      	mov	r0, r3
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	807b      	strh	r3, [r7, #2]
 8002e70:	4613      	mov	r3, r2
 8002e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e74:	787b      	ldrb	r3, [r7, #1]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e7a:	887a      	ldrh	r2, [r7, #2]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e80:	e003      	b.n	8002e8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e82:	887b      	ldrh	r3, [r7, #2]
 8002e84:	041a      	lsls	r2, r3, #16
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	619a      	str	r2, [r3, #24]
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	695a      	ldr	r2, [r3, #20]
 8002ea6:	887b      	ldrh	r3, [r7, #2]
 8002ea8:	401a      	ands	r2, r3
 8002eaa:	887b      	ldrh	r3, [r7, #2]
 8002eac:	429a      	cmp	r2, r3
 8002eae:	d104      	bne.n	8002eba <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002eb0:	887b      	ldrh	r3, [r7, #2]
 8002eb2:	041a      	lsls	r2, r3, #16
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8002eb8:	e002      	b.n	8002ec0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8002eba:	887a      	ldrh	r2, [r7, #2]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	619a      	str	r2, [r3, #24]
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b084      	sub	sp, #16
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e11f      	b.n	800311e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d106      	bne.n	8002ef8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f7fe f864 	bl	8000fc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2224      	movs	r2, #36	; 0x24
 8002efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	681a      	ldr	r2, [r3, #0]
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f022 0201 	bic.w	r2, r2, #1
 8002f0e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681a      	ldr	r2, [r3, #0]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f2e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002f30:	f004 fa1e 	bl	8007370 <HAL_RCC_GetPCLK1Freq>
 8002f34:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	4a7b      	ldr	r2, [pc, #492]	; (8003128 <HAL_I2C_Init+0x25c>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d807      	bhi.n	8002f50 <HAL_I2C_Init+0x84>
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4a7a      	ldr	r2, [pc, #488]	; (800312c <HAL_I2C_Init+0x260>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	bf94      	ite	ls
 8002f48:	2301      	movls	r3, #1
 8002f4a:	2300      	movhi	r3, #0
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	e006      	b.n	8002f5e <HAL_I2C_Init+0x92>
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	4a77      	ldr	r2, [pc, #476]	; (8003130 <HAL_I2C_Init+0x264>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	bf94      	ite	ls
 8002f58:	2301      	movls	r3, #1
 8002f5a:	2300      	movhi	r3, #0
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d001      	beq.n	8002f66 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	e0db      	b.n	800311e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	4a72      	ldr	r2, [pc, #456]	; (8003134 <HAL_I2C_Init+0x268>)
 8002f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f6e:	0c9b      	lsrs	r3, r3, #18
 8002f70:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	68ba      	ldr	r2, [r7, #8]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	4a64      	ldr	r2, [pc, #400]	; (8003128 <HAL_I2C_Init+0x25c>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d802      	bhi.n	8002fa0 <HAL_I2C_Init+0xd4>
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	e009      	b.n	8002fb4 <HAL_I2C_Init+0xe8>
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002fa6:	fb02 f303 	mul.w	r3, r2, r3
 8002faa:	4a63      	ldr	r2, [pc, #396]	; (8003138 <HAL_I2C_Init+0x26c>)
 8002fac:	fba2 2303 	umull	r2, r3, r2, r3
 8002fb0:	099b      	lsrs	r3, r3, #6
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	687a      	ldr	r2, [r7, #4]
 8002fb6:	6812      	ldr	r2, [r2, #0]
 8002fb8:	430b      	orrs	r3, r1
 8002fba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002fc6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685b      	ldr	r3, [r3, #4]
 8002fce:	4956      	ldr	r1, [pc, #344]	; (8003128 <HAL_I2C_Init+0x25c>)
 8002fd0:	428b      	cmp	r3, r1
 8002fd2:	d80d      	bhi.n	8002ff0 <HAL_I2C_Init+0x124>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	1e59      	subs	r1, r3, #1
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	005b      	lsls	r3, r3, #1
 8002fde:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe8:	2b04      	cmp	r3, #4
 8002fea:	bf38      	it	cc
 8002fec:	2304      	movcc	r3, #4
 8002fee:	e04f      	b.n	8003090 <HAL_I2C_Init+0x1c4>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d111      	bne.n	800301c <HAL_I2C_Init+0x150>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	1e58      	subs	r0, r3, #1
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6859      	ldr	r1, [r3, #4]
 8003000:	460b      	mov	r3, r1
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	440b      	add	r3, r1
 8003006:	fbb0 f3f3 	udiv	r3, r0, r3
 800300a:	3301      	adds	r3, #1
 800300c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003010:	2b00      	cmp	r3, #0
 8003012:	bf0c      	ite	eq
 8003014:	2301      	moveq	r3, #1
 8003016:	2300      	movne	r3, #0
 8003018:	b2db      	uxtb	r3, r3
 800301a:	e012      	b.n	8003042 <HAL_I2C_Init+0x176>
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	1e58      	subs	r0, r3, #1
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6859      	ldr	r1, [r3, #4]
 8003024:	460b      	mov	r3, r1
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	0099      	lsls	r1, r3, #2
 800302c:	440b      	add	r3, r1
 800302e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003032:	3301      	adds	r3, #1
 8003034:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003038:	2b00      	cmp	r3, #0
 800303a:	bf0c      	ite	eq
 800303c:	2301      	moveq	r3, #1
 800303e:	2300      	movne	r3, #0
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2b00      	cmp	r3, #0
 8003044:	d001      	beq.n	800304a <HAL_I2C_Init+0x17e>
 8003046:	2301      	movs	r3, #1
 8003048:	e022      	b.n	8003090 <HAL_I2C_Init+0x1c4>
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d10e      	bne.n	8003070 <HAL_I2C_Init+0x1a4>
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	1e58      	subs	r0, r3, #1
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6859      	ldr	r1, [r3, #4]
 800305a:	460b      	mov	r3, r1
 800305c:	005b      	lsls	r3, r3, #1
 800305e:	440b      	add	r3, r1
 8003060:	fbb0 f3f3 	udiv	r3, r0, r3
 8003064:	3301      	adds	r3, #1
 8003066:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800306a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800306e:	e00f      	b.n	8003090 <HAL_I2C_Init+0x1c4>
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	1e58      	subs	r0, r3, #1
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6859      	ldr	r1, [r3, #4]
 8003078:	460b      	mov	r3, r1
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	0099      	lsls	r1, r3, #2
 8003080:	440b      	add	r3, r1
 8003082:	fbb0 f3f3 	udiv	r3, r0, r3
 8003086:	3301      	adds	r3, #1
 8003088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800308c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003090:	6879      	ldr	r1, [r7, #4]
 8003092:	6809      	ldr	r1, [r1, #0]
 8003094:	4313      	orrs	r3, r2
 8003096:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	69da      	ldr	r2, [r3, #28]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a1b      	ldr	r3, [r3, #32]
 80030aa:	431a      	orrs	r2, r3
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	430a      	orrs	r2, r1
 80030b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80030be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	6911      	ldr	r1, [r2, #16]
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	68d2      	ldr	r2, [r2, #12]
 80030ca:	4311      	orrs	r1, r2
 80030cc:	687a      	ldr	r2, [r7, #4]
 80030ce:	6812      	ldr	r2, [r2, #0]
 80030d0:	430b      	orrs	r3, r1
 80030d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	68db      	ldr	r3, [r3, #12]
 80030da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	695a      	ldr	r2, [r3, #20]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	699b      	ldr	r3, [r3, #24]
 80030e6:	431a      	orrs	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	430a      	orrs	r2, r1
 80030ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f042 0201 	orr.w	r2, r2, #1
 80030fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	2200      	movs	r2, #0
 8003104:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2220      	movs	r2, #32
 800310a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3710      	adds	r7, #16
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	000186a0 	.word	0x000186a0
 800312c:	001e847f 	.word	0x001e847f
 8003130:	003d08ff 	.word	0x003d08ff
 8003134:	431bde83 	.word	0x431bde83
 8003138:	10624dd3 	.word	0x10624dd3

0800313c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b088      	sub	sp, #32
 8003140:	af02      	add	r7, sp, #8
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	607a      	str	r2, [r7, #4]
 8003146:	461a      	mov	r2, r3
 8003148:	460b      	mov	r3, r1
 800314a:	817b      	strh	r3, [r7, #10]
 800314c:	4613      	mov	r3, r2
 800314e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003150:	f7fe ffec 	bl	800212c <HAL_GetTick>
 8003154:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b20      	cmp	r3, #32
 8003160:	f040 80e0 	bne.w	8003324 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	9300      	str	r3, [sp, #0]
 8003168:	2319      	movs	r3, #25
 800316a:	2201      	movs	r2, #1
 800316c:	4970      	ldr	r1, [pc, #448]	; (8003330 <HAL_I2C_Master_Transmit+0x1f4>)
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f002 f9a1 	bl	80054b6 <I2C_WaitOnFlagUntilTimeout>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800317a:	2302      	movs	r3, #2
 800317c:	e0d3      	b.n	8003326 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003184:	2b01      	cmp	r3, #1
 8003186:	d101      	bne.n	800318c <HAL_I2C_Master_Transmit+0x50>
 8003188:	2302      	movs	r3, #2
 800318a:	e0cc      	b.n	8003326 <HAL_I2C_Master_Transmit+0x1ea>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2201      	movs	r2, #1
 8003190:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0301 	and.w	r3, r3, #1
 800319e:	2b01      	cmp	r3, #1
 80031a0:	d007      	beq.n	80031b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	681a      	ldr	r2, [r3, #0]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f042 0201 	orr.w	r2, r2, #1
 80031b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2221      	movs	r2, #33	; 0x21
 80031c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2210      	movs	r2, #16
 80031ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	893a      	ldrh	r2, [r7, #8]
 80031e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e8:	b29a      	uxth	r2, r3
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	4a50      	ldr	r2, [pc, #320]	; (8003334 <HAL_I2C_Master_Transmit+0x1f8>)
 80031f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031f4:	8979      	ldrh	r1, [r7, #10]
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	6a3a      	ldr	r2, [r7, #32]
 80031fa:	68f8      	ldr	r0, [r7, #12]
 80031fc:	f001 fe62 	bl	8004ec4 <I2C_MasterRequestWrite>
 8003200:	4603      	mov	r3, r0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d001      	beq.n	800320a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e08d      	b.n	8003326 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800320a:	2300      	movs	r3, #0
 800320c:	613b      	str	r3, [r7, #16]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	613b      	str	r3, [r7, #16]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	613b      	str	r3, [r7, #16]
 800321e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003220:	e066      	b.n	80032f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003222:	697a      	ldr	r2, [r7, #20]
 8003224:	6a39      	ldr	r1, [r7, #32]
 8003226:	68f8      	ldr	r0, [r7, #12]
 8003228:	f002 fa1b 	bl	8005662 <I2C_WaitOnTXEFlagUntilTimeout>
 800322c:	4603      	mov	r3, r0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d00d      	beq.n	800324e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003236:	2b04      	cmp	r3, #4
 8003238:	d107      	bne.n	800324a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003248:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e06b      	b.n	8003326 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003252:	781a      	ldrb	r2, [r3, #0]
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325e:	1c5a      	adds	r2, r3, #1
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003268:	b29b      	uxth	r3, r3
 800326a:	3b01      	subs	r3, #1
 800326c:	b29a      	uxth	r2, r3
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003276:	3b01      	subs	r3, #1
 8003278:	b29a      	uxth	r2, r3
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	695b      	ldr	r3, [r3, #20]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b04      	cmp	r3, #4
 800328a:	d11b      	bne.n	80032c4 <HAL_I2C_Master_Transmit+0x188>
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003290:	2b00      	cmp	r3, #0
 8003292:	d017      	beq.n	80032c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003298:	781a      	ldrb	r2, [r3, #0]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a4:	1c5a      	adds	r2, r3, #1
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	3b01      	subs	r3, #1
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032bc:	3b01      	subs	r3, #1
 80032be:	b29a      	uxth	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032c4:	697a      	ldr	r2, [r7, #20]
 80032c6:	6a39      	ldr	r1, [r7, #32]
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f002 fa0b 	bl	80056e4 <I2C_WaitOnBTFFlagUntilTimeout>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d00d      	beq.n	80032f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d8:	2b04      	cmp	r3, #4
 80032da:	d107      	bne.n	80032ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032ec:	2301      	movs	r3, #1
 80032ee:	e01a      	b.n	8003326 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d194      	bne.n	8003222 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003306:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2220      	movs	r2, #32
 800330c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	2200      	movs	r2, #0
 8003314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003320:	2300      	movs	r3, #0
 8003322:	e000      	b.n	8003326 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003324:	2302      	movs	r3, #2
  }
}
 8003326:	4618      	mov	r0, r3
 8003328:	3718      	adds	r7, #24
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	bf00      	nop
 8003330:	00100002 	.word	0x00100002
 8003334:	ffff0000 	.word	0xffff0000

08003338 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af00      	add	r7, sp, #0
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	607a      	str	r2, [r7, #4]
 8003342:	461a      	mov	r2, r3
 8003344:	460b      	mov	r3, r1
 8003346:	817b      	strh	r3, [r7, #10]
 8003348:	4613      	mov	r3, r2
 800334a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800334c:	2300      	movs	r3, #0
 800334e:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b20      	cmp	r3, #32
 800335a:	f040 80f4 	bne.w	8003546 <HAL_I2C_Master_Transmit_DMA+0x20e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800335e:	4b7c      	ldr	r3, [pc, #496]	; (8003550 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	08db      	lsrs	r3, r3, #3
 8003364:	4a7b      	ldr	r2, [pc, #492]	; (8003554 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8003366:	fba2 2303 	umull	r2, r3, r2, r3
 800336a:	0a1a      	lsrs	r2, r3, #8
 800336c:	4613      	mov	r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	4413      	add	r3, r2
 8003372:	009a      	lsls	r2, r3, #2
 8003374:	4413      	add	r3, r2
 8003376:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	3b01      	subs	r3, #1
 800337c:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d116      	bne.n	80033b2 <HAL_I2C_Master_Transmit_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	2220      	movs	r2, #32
 800338e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339e:	f043 0220 	orr.w	r2, r3, #32
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2200      	movs	r2, #0
 80033aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
 80033b0:	e0ca      	b.n	8003548 <HAL_I2C_Master_Transmit_DMA+0x210>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d0db      	beq.n	8003378 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d101      	bne.n	80033ce <HAL_I2C_Master_Transmit_DMA+0x96>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e0bc      	b.n	8003548 <HAL_I2C_Master_Transmit_DMA+0x210>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d007      	beq.n	80033f4 <HAL_I2C_Master_Transmit_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f042 0201 	orr.w	r2, r2, #1
 80033f2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003402:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2221      	movs	r2, #33	; 0x21
 8003408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2210      	movs	r2, #16
 8003410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	893a      	ldrh	r2, [r7, #8]
 8003424:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800342a:	b29a      	uxth	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	4a49      	ldr	r2, [pc, #292]	; (8003558 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8003434:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003436:	897a      	ldrh	r2, [r7, #10]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003440:	2b00      	cmp	r3, #0
 8003442:	d062      	beq.n	800350a <HAL_I2C_Master_Transmit_DMA+0x1d2>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003448:	4a44      	ldr	r2, [pc, #272]	; (800355c <HAL_I2C_Master_Transmit_DMA+0x224>)
 800344a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003450:	4a43      	ldr	r2, [pc, #268]	; (8003560 <HAL_I2C_Master_Transmit_DMA+0x228>)
 8003452:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003458:	2200      	movs	r2, #0
 800345a:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmatx->XferM1CpltCallback = NULL;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003460:	2200      	movs	r2, #0
 8003462:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003468:	2200      	movs	r2, #0
 800346a:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmatx->XferAbortCallback = NULL;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003470:	2200      	movs	r2, #0
 8003472:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347c:	4619      	mov	r1, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	3310      	adds	r3, #16
 8003484:	461a      	mov	r2, r3
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800348a:	f7ff f83d 	bl	8002508 <HAL_DMA_Start_IT>
 800348e:	4603      	mov	r3, r0
 8003490:	75fb      	strb	r3, [r7, #23]

      if (dmaxferstatus == HAL_OK)
 8003492:	7dfb      	ldrb	r3, [r7, #23]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d124      	bne.n	80034e2 <HAL_I2C_Master_Transmit_DMA+0x1aa>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034a6:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80034b6:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	2200      	movs	r2, #0
 80034bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	685a      	ldr	r2, [r3, #4]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80034ce:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	685a      	ldr	r2, [r3, #4]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034de:	605a      	str	r2, [r3, #4]
 80034e0:	e02f      	b.n	8003542 <HAL_I2C_Master_Transmit_DMA+0x20a>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	2220      	movs	r2, #32
 80034e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f6:	f043 0210 	orr.w	r2, r3, #16
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e01e      	b.n	8003548 <HAL_I2C_Master_Transmit_DMA+0x210>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003518:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003528:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	685a      	ldr	r2, [r3, #4]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8003540:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 8003542:	2300      	movs	r3, #0
 8003544:	e000      	b.n	8003548 <HAL_I2C_Master_Transmit_DMA+0x210>
  }
  else
  {
    return HAL_BUSY;
 8003546:	2302      	movs	r3, #2
  }
}
 8003548:	4618      	mov	r0, r3
 800354a:	3718      	adds	r7, #24
 800354c:	46bd      	mov	sp, r7
 800354e:	bd80      	pop	{r7, pc}
 8003550:	20000008 	.word	0x20000008
 8003554:	14f8b589 	.word	0x14f8b589
 8003558:	ffff0000 	.word	0xffff0000
 800355c:	08005195 	.word	0x08005195
 8003560:	0800533f 	.word	0x0800533f

08003564 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	607a      	str	r2, [r7, #4]
 800356e:	461a      	mov	r2, r3
 8003570:	460b      	mov	r3, r1
 8003572:	817b      	strh	r3, [r7, #10]
 8003574:	4613      	mov	r3, r2
 8003576:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003578:	2300      	movs	r3, #0
 800357a:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003582:	b2db      	uxtb	r3, r3
 8003584:	2b20      	cmp	r3, #32
 8003586:	f040 80f4 	bne.w	8003772 <HAL_I2C_Master_Receive_DMA+0x20e>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800358a:	4b7c      	ldr	r3, [pc, #496]	; (800377c <HAL_I2C_Master_Receive_DMA+0x218>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	08db      	lsrs	r3, r3, #3
 8003590:	4a7b      	ldr	r2, [pc, #492]	; (8003780 <HAL_I2C_Master_Receive_DMA+0x21c>)
 8003592:	fba2 2303 	umull	r2, r3, r2, r3
 8003596:	0a1a      	lsrs	r2, r3, #8
 8003598:	4613      	mov	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	4413      	add	r3, r2
 800359e:	009a      	lsls	r2, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	3b01      	subs	r3, #1
 80035a8:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 80035aa:	693b      	ldr	r3, [r7, #16]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d116      	bne.n	80035de <HAL_I2C_Master_Receive_DMA+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	2200      	movs	r2, #0
 80035b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2220      	movs	r2, #32
 80035ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ca:	f043 0220 	orr.w	r2, r3, #32
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e0ca      	b.n	8003774 <HAL_I2C_Master_Receive_DMA+0x210>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	699b      	ldr	r3, [r3, #24]
 80035e4:	f003 0302 	and.w	r3, r3, #2
 80035e8:	2b02      	cmp	r3, #2
 80035ea:	d0db      	beq.n	80035a4 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d101      	bne.n	80035fa <HAL_I2C_Master_Receive_DMA+0x96>
 80035f6:	2302      	movs	r3, #2
 80035f8:	e0bc      	b.n	8003774 <HAL_I2C_Master_Receive_DMA+0x210>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0301 	and.w	r3, r3, #1
 800360c:	2b01      	cmp	r3, #1
 800360e:	d007      	beq.n	8003620 <HAL_I2C_Master_Receive_DMA+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681a      	ldr	r2, [r3, #0]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f042 0201 	orr.w	r2, r2, #1
 800361e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681a      	ldr	r2, [r3, #0]
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800362e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2222      	movs	r2, #34	; 0x22
 8003634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2210      	movs	r2, #16
 800363c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	687a      	ldr	r2, [r7, #4]
 800364a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	893a      	ldrh	r2, [r7, #8]
 8003650:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003656:	b29a      	uxth	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	4a49      	ldr	r2, [pc, #292]	; (8003784 <HAL_I2C_Master_Receive_DMA+0x220>)
 8003660:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8003662:	897a      	ldrh	r2, [r7, #10]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	645a      	str	r2, [r3, #68]	; 0x44

    if (hi2c->XferSize > 0U)
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800366c:	2b00      	cmp	r3, #0
 800366e:	d062      	beq.n	8003736 <HAL_I2C_Master_Receive_DMA+0x1d2>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003674:	4a44      	ldr	r2, [pc, #272]	; (8003788 <HAL_I2C_Master_Receive_DMA+0x224>)
 8003676:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800367c:	4a43      	ldr	r2, [pc, #268]	; (800378c <HAL_I2C_Master_Receive_DMA+0x228>)
 800367e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003684:	2200      	movs	r2, #0
 8003686:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800368c:	2200      	movs	r2, #0
 800368e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003694:	2200      	movs	r2, #0
 8003696:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800369c:	2200      	movs	r2, #0
 800369e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	3310      	adds	r3, #16
 80036aa:	4619      	mov	r1, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	461a      	mov	r2, r3
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b6:	f7fe ff27 	bl	8002508 <HAL_DMA_Start_IT>
 80036ba:	4603      	mov	r3, r0
 80036bc:	75fb      	strb	r3, [r7, #23]

      if (dmaxferstatus == HAL_OK)
 80036be:	7dfb      	ldrb	r3, [r7, #23]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d124      	bne.n	800370e <HAL_I2C_Master_Receive_DMA+0x1aa>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80036d2:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	681a      	ldr	r2, [r3, #0]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036e2:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	685a      	ldr	r2, [r3, #4]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80036fa:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	685a      	ldr	r2, [r3, #4]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800370a:	605a      	str	r2, [r3, #4]
 800370c:	e02f      	b.n	800376e <HAL_I2C_Master_Receive_DMA+0x20a>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2220      	movs	r2, #32
 8003712:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003722:	f043 0210 	orr.w	r2, r3, #16
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e01e      	b.n	8003774 <HAL_I2C_Master_Receive_DMA+0x210>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003744:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003754:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800376c:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 800376e:	2300      	movs	r3, #0
 8003770:	e000      	b.n	8003774 <HAL_I2C_Master_Receive_DMA+0x210>
  }
  else
  {
    return HAL_BUSY;
 8003772:	2302      	movs	r3, #2
  }
}
 8003774:	4618      	mov	r0, r3
 8003776:	3718      	adds	r7, #24
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	20000008 	.word	0x20000008
 8003780:	14f8b589 	.word	0x14f8b589
 8003784:	ffff0000 	.word	0xffff0000
 8003788:	08005195 	.word	0x08005195
 800378c:	0800533f 	.word	0x0800533f

08003790 <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b08c      	sub	sp, #48	; 0x30
 8003794:	af02      	add	r7, sp, #8
 8003796:	60f8      	str	r0, [r7, #12]
 8003798:	4608      	mov	r0, r1
 800379a:	4611      	mov	r1, r2
 800379c:	461a      	mov	r2, r3
 800379e:	4603      	mov	r3, r0
 80037a0:	817b      	strh	r3, [r7, #10]
 80037a2:	460b      	mov	r3, r1
 80037a4:	813b      	strh	r3, [r7, #8]
 80037a6:	4613      	mov	r3, r2
 80037a8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037aa:	f7fe fcbf 	bl	800212c <HAL_GetTick>
 80037ae:	6278      	str	r0, [r7, #36]	; 0x24
  __IO uint32_t count = 0U;
 80037b0:	2300      	movs	r3, #0
 80037b2:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037ba:	b2db      	uxtb	r3, r3
 80037bc:	2b20      	cmp	r3, #32
 80037be:	f040 8123 	bne.w	8003a08 <HAL_I2C_Mem_Read_DMA+0x278>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80037c2:	4b94      	ldr	r3, [pc, #592]	; (8003a14 <HAL_I2C_Mem_Read_DMA+0x284>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	08db      	lsrs	r3, r3, #3
 80037c8:	4a93      	ldr	r2, [pc, #588]	; (8003a18 <HAL_I2C_Mem_Read_DMA+0x288>)
 80037ca:	fba2 2303 	umull	r2, r3, r2, r3
 80037ce:	0a1a      	lsrs	r2, r3, #8
 80037d0:	4613      	mov	r3, r2
 80037d2:	009b      	lsls	r3, r3, #2
 80037d4:	4413      	add	r3, r2
 80037d6:	009a      	lsls	r2, r3, #2
 80037d8:	4413      	add	r3, r2
 80037da:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 80037dc:	69fb      	ldr	r3, [r7, #28]
 80037de:	3b01      	subs	r3, #1
 80037e0:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 80037e2:	69fb      	ldr	r3, [r7, #28]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d116      	bne.n	8003816 <HAL_I2C_Mem_Read_DMA+0x86>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	2200      	movs	r2, #0
 80037ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	f043 0220 	orr.w	r2, r3, #32
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e0f9      	b.n	8003a0a <HAL_I2C_Mem_Read_DMA+0x27a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	699b      	ldr	r3, [r3, #24]
 800381c:	f003 0302 	and.w	r3, r3, #2
 8003820:	2b02      	cmp	r3, #2
 8003822:	d0db      	beq.n	80037dc <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800382a:	2b01      	cmp	r3, #1
 800382c:	d101      	bne.n	8003832 <HAL_I2C_Mem_Read_DMA+0xa2>
 800382e:	2302      	movs	r3, #2
 8003830:	e0eb      	b.n	8003a0a <HAL_I2C_Mem_Read_DMA+0x27a>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	2b01      	cmp	r3, #1
 8003846:	d007      	beq.n	8003858 <HAL_I2C_Mem_Read_DMA+0xc8>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0201 	orr.w	r2, r2, #1
 8003856:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003866:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2222      	movs	r2, #34	; 0x22
 800386c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2240      	movs	r2, #64	; 0x40
 8003874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003882:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003888:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388e:	b29a      	uxth	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	4a61      	ldr	r2, [pc, #388]	; (8003a1c <HAL_I2C_Mem_Read_DMA+0x28c>)
 8003898:	62da      	str	r2, [r3, #44]	; 0x2c

    if (hi2c->XferSize > 0U)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800389e:	2b00      	cmp	r3, #0
 80038a0:	f000 8085 	beq.w	80039ae <HAL_I2C_Mem_Read_DMA+0x21e>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038a8:	4a5d      	ldr	r2, [pc, #372]	; (8003a20 <HAL_I2C_Mem_Read_DMA+0x290>)
 80038aa:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b0:	4a5c      	ldr	r2, [pc, #368]	; (8003a24 <HAL_I2C_Mem_Read_DMA+0x294>)
 80038b2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038b8:	2200      	movs	r2, #0
 80038ba:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferM1CpltCallback = NULL;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c0:	2200      	movs	r2, #0
 80038c2:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c8:	2200      	movs	r2, #0
 80038ca:	649a      	str	r2, [r3, #72]	; 0x48
      hi2c->hdmarx->XferAbortCallback = NULL;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d0:	2200      	movs	r2, #0
 80038d2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	3310      	adds	r3, #16
 80038de:	4619      	mov	r1, r3
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e4:	461a      	mov	r2, r3
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ea:	f7fe fe0d 	bl	8002508 <HAL_DMA_Start_IT>
 80038ee:	4603      	mov	r3, r0
 80038f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

      if (dmaxferstatus == HAL_OK)
 80038f4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d144      	bne.n	8003986 <HAL_I2C_Mem_Read_DMA+0x1f6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80038fc:	88f8      	ldrh	r0, [r7, #6]
 80038fe:	893a      	ldrh	r2, [r7, #8]
 8003900:	8979      	ldrh	r1, [r7, #10]
 8003902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003904:	9301      	str	r3, [sp, #4]
 8003906:	2323      	movs	r3, #35	; 0x23
 8003908:	9300      	str	r3, [sp, #0]
 800390a:	4603      	mov	r3, r0
 800390c:	68f8      	ldr	r0, [r7, #12]
 800390e:	f001 fb5b 	bl	8004fc8 <I2C_RequestMemoryRead>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d001      	beq.n	800391c <HAL_I2C_Mem_Read_DMA+0x18c>
        {
          return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e076      	b.n	8003a0a <HAL_I2C_Mem_Read_DMA+0x27a>
        }

        if (hi2c->XferSize == 1U)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003920:	2b01      	cmp	r3, #1
 8003922:	d108      	bne.n	8003936 <HAL_I2C_Mem_Read_DMA+0x1a6>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003932:	601a      	str	r2, [r3, #0]
 8003934:	e007      	b.n	8003946 <HAL_I2C_Mem_Read_DMA+0x1b6>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	685a      	ldr	r2, [r3, #4]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003944:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003946:	2300      	movs	r3, #0
 8003948:	61bb      	str	r3, [r7, #24]
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	695b      	ldr	r3, [r3, #20]
 8003950:	61bb      	str	r3, [r7, #24]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	699b      	ldr	r3, [r3, #24]
 8003958:	61bb      	str	r3, [r7, #24]
 800395a:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	685a      	ldr	r2, [r3, #4]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003972:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	685a      	ldr	r2, [r3, #4]
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003982:	605a      	str	r2, [r3, #4]
 8003984:	e03e      	b.n	8003a04 <HAL_I2C_Mem_Read_DMA+0x274>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2220      	movs	r2, #32
 800398a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800399a:	f043 0210 	orr.w	r2, r3, #16
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e02d      	b.n	8003a0a <HAL_I2C_Mem_Read_DMA+0x27a>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80039ae:	88f8      	ldrh	r0, [r7, #6]
 80039b0:	893a      	ldrh	r2, [r7, #8]
 80039b2:	8979      	ldrh	r1, [r7, #10]
 80039b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b6:	9301      	str	r3, [sp, #4]
 80039b8:	2323      	movs	r3, #35	; 0x23
 80039ba:	9300      	str	r3, [sp, #0]
 80039bc:	4603      	mov	r3, r0
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f001 fb02 	bl	8004fc8 <I2C_RequestMemoryRead>
 80039c4:	4603      	mov	r3, r0
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <HAL_I2C_Mem_Read_DMA+0x23e>
      {
        return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e01d      	b.n	8003a0a <HAL_I2C_Mem_Read_DMA+0x27a>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039ce:	2300      	movs	r3, #0
 80039d0:	617b      	str	r3, [r7, #20]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	695b      	ldr	r3, [r3, #20]
 80039d8:	617b      	str	r3, [r7, #20]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	617b      	str	r3, [r7, #20]
 80039e2:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039f2:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2220      	movs	r2, #32
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }

    return HAL_OK;
 8003a04:	2300      	movs	r3, #0
 8003a06:	e000      	b.n	8003a0a <HAL_I2C_Mem_Read_DMA+0x27a>
  }
  else
  {
    return HAL_BUSY;
 8003a08:	2302      	movs	r3, #2
  }
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3728      	adds	r7, #40	; 0x28
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	20000008 	.word	0x20000008
 8003a18:	14f8b589 	.word	0x14f8b589
 8003a1c:	ffff0000 	.word	0xffff0000
 8003a20:	08005195 	.word	0x08005195
 8003a24:	0800533f 	.word	0x0800533f

08003a28 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b088      	sub	sp, #32
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003a30:	2300      	movs	r3, #0
 8003a32:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a40:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a48:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a50:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003a52:	7bfb      	ldrb	r3, [r7, #15]
 8003a54:	2b10      	cmp	r3, #16
 8003a56:	d003      	beq.n	8003a60 <HAL_I2C_EV_IRQHandler+0x38>
 8003a58:	7bfb      	ldrb	r3, [r7, #15]
 8003a5a:	2b40      	cmp	r3, #64	; 0x40
 8003a5c:	f040 80b6 	bne.w	8003bcc <HAL_I2C_EV_IRQHandler+0x1a4>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d10d      	bne.n	8003a96 <HAL_I2C_EV_IRQHandler+0x6e>
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003a80:	d003      	beq.n	8003a8a <HAL_I2C_EV_IRQHandler+0x62>
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003a88:	d101      	bne.n	8003a8e <HAL_I2C_EV_IRQHandler+0x66>
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e000      	b.n	8003a90 <HAL_I2C_EV_IRQHandler+0x68>
 8003a8e:	2300      	movs	r3, #0
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	f000 8127 	beq.w	8003ce4 <HAL_I2C_EV_IRQHandler+0x2bc>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	f003 0301 	and.w	r3, r3, #1
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d00c      	beq.n	8003aba <HAL_I2C_EV_IRQHandler+0x92>
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	0a5b      	lsrs	r3, r3, #9
 8003aa4:	f003 0301 	and.w	r3, r3, #1
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d006      	beq.n	8003aba <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f001 fe89 	bl	80057c4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f000 fc65 	bl	8004382 <I2C_Master_SB>
 8003ab8:	e087      	b.n	8003bca <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	08db      	lsrs	r3, r3, #3
 8003abe:	f003 0301 	and.w	r3, r3, #1
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d009      	beq.n	8003ada <HAL_I2C_EV_IRQHandler+0xb2>
 8003ac6:	697b      	ldr	r3, [r7, #20]
 8003ac8:	0a5b      	lsrs	r3, r3, #9
 8003aca:	f003 0301 	and.w	r3, r3, #1
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d003      	beq.n	8003ada <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 fcdb 	bl	800448e <I2C_Master_ADD10>
 8003ad8:	e077      	b.n	8003bca <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	085b      	lsrs	r3, r3, #1
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d009      	beq.n	8003afa <HAL_I2C_EV_IRQHandler+0xd2>
 8003ae6:	697b      	ldr	r3, [r7, #20]
 8003ae8:	0a5b      	lsrs	r3, r3, #9
 8003aea:	f003 0301 	and.w	r3, r3, #1
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d003      	beq.n	8003afa <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 fcf5 	bl	80044e2 <I2C_Master_ADDR>
 8003af8:	e067      	b.n	8003bca <HAL_I2C_EV_IRQHandler+0x1a2>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003afa:	69bb      	ldr	r3, [r7, #24]
 8003afc:	089b      	lsrs	r3, r3, #2
 8003afe:	f003 0301 	and.w	r3, r3, #1
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d030      	beq.n	8003b68 <HAL_I2C_EV_IRQHandler+0x140>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	685b      	ldr	r3, [r3, #4]
 8003b0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b10:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b14:	f000 80e8 	beq.w	8003ce8 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	09db      	lsrs	r3, r3, #7
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00f      	beq.n	8003b44 <HAL_I2C_EV_IRQHandler+0x11c>
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	0a9b      	lsrs	r3, r3, #10
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d009      	beq.n	8003b44 <HAL_I2C_EV_IRQHandler+0x11c>
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	089b      	lsrs	r3, r3, #2
 8003b34:	f003 0301 	and.w	r3, r3, #1
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d103      	bne.n	8003b44 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 f931 	bl	8003da4 <I2C_MasterTransmit_TXE>
 8003b42:	e042      	b.n	8003bca <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	089b      	lsrs	r3, r3, #2
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f000 80cb 	beq.w	8003ce8 <HAL_I2C_EV_IRQHandler+0x2c0>
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	0a5b      	lsrs	r3, r3, #9
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 80c4 	beq.w	8003ce8 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterTransmit_BTF(hi2c);
 8003b60:	6878      	ldr	r0, [r7, #4]
 8003b62:	f000 f9bb 	bl	8003edc <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b66:	e0bf      	b.n	8003ce8 <HAL_I2C_EV_IRQHandler+0x2c0>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b72:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b76:	f000 80b7 	beq.w	8003ce8 <HAL_I2C_EV_IRQHandler+0x2c0>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	099b      	lsrs	r3, r3, #6
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00f      	beq.n	8003ba6 <HAL_I2C_EV_IRQHandler+0x17e>
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	0a9b      	lsrs	r3, r3, #10
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d009      	beq.n	8003ba6 <HAL_I2C_EV_IRQHandler+0x17e>
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	089b      	lsrs	r3, r3, #2
 8003b96:	f003 0301 	and.w	r3, r3, #1
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d103      	bne.n	8003ba6 <HAL_I2C_EV_IRQHandler+0x17e>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 fa83 	bl	80040aa <I2C_MasterReceive_RXNE>
 8003ba4:	e011      	b.n	8003bca <HAL_I2C_EV_IRQHandler+0x1a2>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	089b      	lsrs	r3, r3, #2
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	f000 809a 	beq.w	8003ce8 <HAL_I2C_EV_IRQHandler+0x2c0>
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	0a5b      	lsrs	r3, r3, #9
 8003bb8:	f003 0301 	and.w	r3, r3, #1
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	f000 8093 	beq.w	8003ce8 <HAL_I2C_EV_IRQHandler+0x2c0>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f000 faf3 	bl	80041ae <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bc8:	e08e      	b.n	8003ce8 <HAL_I2C_EV_IRQHandler+0x2c0>
 8003bca:	e08d      	b.n	8003ce8 <HAL_I2C_EV_IRQHandler+0x2c0>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d004      	beq.n	8003bde <HAL_I2C_EV_IRQHandler+0x1b6>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	695b      	ldr	r3, [r3, #20]
 8003bda:	61fb      	str	r3, [r7, #28]
 8003bdc:	e007      	b.n	8003bee <HAL_I2C_EV_IRQHandler+0x1c6>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	695b      	ldr	r3, [r3, #20]
 8003bec:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	085b      	lsrs	r3, r3, #1
 8003bf2:	f003 0301 	and.w	r3, r3, #1
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d012      	beq.n	8003c20 <HAL_I2C_EV_IRQHandler+0x1f8>
 8003bfa:	697b      	ldr	r3, [r7, #20]
 8003bfc:	0a5b      	lsrs	r3, r3, #9
 8003bfe:	f003 0301 	and.w	r3, r3, #1
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00c      	beq.n	8003c20 <HAL_I2C_EV_IRQHandler+0x1f8>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_I2C_EV_IRQHandler+0x1ee>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	699b      	ldr	r3, [r3, #24]
 8003c14:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003c16:	69b9      	ldr	r1, [r7, #24]
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f000 feb1 	bl	8004980 <I2C_Slave_ADDR>
 8003c1e:	e066      	b.n	8003cee <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	091b      	lsrs	r3, r3, #4
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d009      	beq.n	8003c40 <HAL_I2C_EV_IRQHandler+0x218>
 8003c2c:	697b      	ldr	r3, [r7, #20]
 8003c2e:	0a5b      	lsrs	r3, r3, #9
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d003      	beq.n	8003c40 <HAL_I2C_EV_IRQHandler+0x218>
    {
      I2C_Slave_STOPF(hi2c);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f000 fee5 	bl	8004a08 <I2C_Slave_STOPF>
 8003c3e:	e056      	b.n	8003cee <HAL_I2C_EV_IRQHandler+0x2c6>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003c40:	7bbb      	ldrb	r3, [r7, #14]
 8003c42:	2b21      	cmp	r3, #33	; 0x21
 8003c44:	d002      	beq.n	8003c4c <HAL_I2C_EV_IRQHandler+0x224>
 8003c46:	7bbb      	ldrb	r3, [r7, #14]
 8003c48:	2b29      	cmp	r3, #41	; 0x29
 8003c4a:	d125      	bne.n	8003c98 <HAL_I2C_EV_IRQHandler+0x270>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	09db      	lsrs	r3, r3, #7
 8003c50:	f003 0301 	and.w	r3, r3, #1
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d00f      	beq.n	8003c78 <HAL_I2C_EV_IRQHandler+0x250>
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	0a9b      	lsrs	r3, r3, #10
 8003c5c:	f003 0301 	and.w	r3, r3, #1
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d009      	beq.n	8003c78 <HAL_I2C_EV_IRQHandler+0x250>
 8003c64:	69fb      	ldr	r3, [r7, #28]
 8003c66:	089b      	lsrs	r3, r3, #2
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d103      	bne.n	8003c78 <HAL_I2C_EV_IRQHandler+0x250>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f000 fdc7 	bl	8004804 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c76:	e039      	b.n	8003cec <HAL_I2C_EV_IRQHandler+0x2c4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	089b      	lsrs	r3, r3, #2
 8003c7c:	f003 0301 	and.w	r3, r3, #1
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d033      	beq.n	8003cec <HAL_I2C_EV_IRQHandler+0x2c4>
 8003c84:	697b      	ldr	r3, [r7, #20]
 8003c86:	0a5b      	lsrs	r3, r3, #9
 8003c88:	f003 0301 	and.w	r3, r3, #1
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d02d      	beq.n	8003cec <HAL_I2C_EV_IRQHandler+0x2c4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f000 fdf4 	bl	800487e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c96:	e029      	b.n	8003cec <HAL_I2C_EV_IRQHandler+0x2c4>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c98:	69fb      	ldr	r3, [r7, #28]
 8003c9a:	099b      	lsrs	r3, r3, #6
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00f      	beq.n	8003cc4 <HAL_I2C_EV_IRQHandler+0x29c>
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	0a9b      	lsrs	r3, r3, #10
 8003ca8:	f003 0301 	and.w	r3, r3, #1
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d009      	beq.n	8003cc4 <HAL_I2C_EV_IRQHandler+0x29c>
 8003cb0:	69fb      	ldr	r3, [r7, #28]
 8003cb2:	089b      	lsrs	r3, r3, #2
 8003cb4:	f003 0301 	and.w	r3, r3, #1
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d103      	bne.n	8003cc4 <HAL_I2C_EV_IRQHandler+0x29c>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003cbc:	6878      	ldr	r0, [r7, #4]
 8003cbe:	f000 fdff 	bl	80048c0 <I2C_SlaveReceive_RXNE>
 8003cc2:	e014      	b.n	8003cee <HAL_I2C_EV_IRQHandler+0x2c6>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	089b      	lsrs	r3, r3, #2
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d00e      	beq.n	8003cee <HAL_I2C_EV_IRQHandler+0x2c6>
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	0a5b      	lsrs	r3, r3, #9
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d008      	beq.n	8003cee <HAL_I2C_EV_IRQHandler+0x2c6>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 fe2d 	bl	800493c <I2C_SlaveReceive_BTF>
 8003ce2:	e004      	b.n	8003cee <HAL_I2C_EV_IRQHandler+0x2c6>
      return;
 8003ce4:	bf00      	nop
 8003ce6:	e002      	b.n	8003cee <HAL_I2C_EV_IRQHandler+0x2c6>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ce8:	bf00      	nop
 8003cea:	e000      	b.n	8003cee <HAL_I2C_EV_IRQHandler+0x2c6>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cec:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003cee:	3720      	adds	r7, #32
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003cfc:	bf00      	nop
 8003cfe:	370c      	adds	r7, #12
 8003d00:	46bd      	mov	sp, r7
 8003d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d06:	4770      	bx	lr

08003d08 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003d10:	bf00      	nop
 8003d12:	370c      	adds	r7, #12
 8003d14:	46bd      	mov	sp, r7
 8003d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1a:	4770      	bx	lr

08003d1c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	460b      	mov	r3, r1
 8003d26:	70fb      	strb	r3, [r7, #3]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003d2c:	bf00      	nop
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003d40:	bf00      	nop
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr

08003d4c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003d54:	bf00      	nop
 8003d56:	370c      	adds	r7, #12
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr

08003d60 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d72:	4770      	bx	lr

08003d74 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003d7c:	bf00      	nop
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d96:	b2db      	uxtb	r3, r3
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	370c      	adds	r7, #12
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003db2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dba:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d150      	bne.n	8003e6c <I2C_MasterTransmit_TXE+0xc8>
 8003dca:	7bfb      	ldrb	r3, [r7, #15]
 8003dcc:	2b21      	cmp	r3, #33	; 0x21
 8003dce:	d14d      	bne.n	8003e6c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2b08      	cmp	r3, #8
 8003dd4:	d01d      	beq.n	8003e12 <I2C_MasterTransmit_TXE+0x6e>
 8003dd6:	68bb      	ldr	r3, [r7, #8]
 8003dd8:	2b20      	cmp	r3, #32
 8003dda:	d01a      	beq.n	8003e12 <I2C_MasterTransmit_TXE+0x6e>
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003de2:	d016      	beq.n	8003e12 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	685a      	ldr	r2, [r3, #4]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003df2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2211      	movs	r2, #17
 8003df8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f7fd fcce 	bl	80017ac <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e10:	e060      	b.n	8003ed4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003e20:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e30:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2220      	movs	r2, #32
 8003e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e46:	b2db      	uxtb	r3, r3
 8003e48:	2b40      	cmp	r3, #64	; 0x40
 8003e4a:	d107      	bne.n	8003e5c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f7ff ff79 	bl	8003d4c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e5a:	e03b      	b.n	8003ed4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f7fd fca1 	bl	80017ac <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e6a:	e033      	b.n	8003ed4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003e6c:	7bfb      	ldrb	r3, [r7, #15]
 8003e6e:	2b21      	cmp	r3, #33	; 0x21
 8003e70:	d005      	beq.n	8003e7e <I2C_MasterTransmit_TXE+0xda>
 8003e72:	7bbb      	ldrb	r3, [r7, #14]
 8003e74:	2b40      	cmp	r3, #64	; 0x40
 8003e76:	d12d      	bne.n	8003ed4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003e78:	7bfb      	ldrb	r3, [r7, #15]
 8003e7a:	2b22      	cmp	r3, #34	; 0x22
 8003e7c:	d12a      	bne.n	8003ed4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d108      	bne.n	8003e9a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	685a      	ldr	r2, [r3, #4]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e96:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003e98:	e01c      	b.n	8003ed4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ea0:	b2db      	uxtb	r3, r3
 8003ea2:	2b40      	cmp	r3, #64	; 0x40
 8003ea4:	d103      	bne.n	8003eae <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003ea6:	6878      	ldr	r0, [r7, #4]
 8003ea8:	f000 f898 	bl	8003fdc <I2C_MemoryTransmit_TXE_BTF>
}
 8003eac:	e012      	b.n	8003ed4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eb2:	781a      	ldrb	r2, [r3, #0]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ebe:	1c5a      	adds	r2, r3, #1
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	3b01      	subs	r3, #1
 8003ecc:	b29a      	uxth	r2, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003ed2:	e7ff      	b.n	8003ed4 <I2C_MasterTransmit_TXE+0x130>
 8003ed4:	bf00      	nop
 8003ed6:	3710      	adds	r7, #16
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ee8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b21      	cmp	r3, #33	; 0x21
 8003ef4:	d165      	bne.n	8003fc2 <I2C_MasterTransmit_BTF+0xe6>
  {
    if (hi2c->XferCount != 0U)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d012      	beq.n	8003f26 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	781a      	ldrb	r2, [r3, #0]
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f10:	1c5a      	adds	r2, r3, #1
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	3b01      	subs	r3, #1
 8003f1e:	b29a      	uxth	r2, r3
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003f24:	e056      	b.n	8003fd4 <I2C_MasterTransmit_BTF+0xf8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2b08      	cmp	r3, #8
 8003f2a:	d01d      	beq.n	8003f68 <I2C_MasterTransmit_BTF+0x8c>
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2b20      	cmp	r3, #32
 8003f30:	d01a      	beq.n	8003f68 <I2C_MasterTransmit_BTF+0x8c>
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f38:	d016      	beq.n	8003f68 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	685a      	ldr	r2, [r3, #4]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f48:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2211      	movs	r2, #17
 8003f4e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7fd fc23 	bl	80017ac <HAL_I2C_MasterTxCpltCallback>
}
 8003f66:	e035      	b.n	8003fd4 <I2C_MasterTransmit_BTF+0xf8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	685a      	ldr	r2, [r3, #4]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003f76:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f86:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2220      	movs	r2, #32
 8003f92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	2b40      	cmp	r3, #64	; 0x40
 8003fa0:	d107      	bne.n	8003fb2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003faa:	6878      	ldr	r0, [r7, #4]
 8003fac:	f7ff fece 	bl	8003d4c <HAL_I2C_MemTxCpltCallback>
}
 8003fb0:	e010      	b.n	8003fd4 <I2C_MasterTransmit_BTF+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f7fd fbf6 	bl	80017ac <HAL_I2C_MasterTxCpltCallback>
}
 8003fc0:	e008      	b.n	8003fd4 <I2C_MasterTransmit_BTF+0xf8>
  else if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	2b40      	cmp	r3, #64	; 0x40
 8003fcc:	d102      	bne.n	8003fd4 <I2C_MasterTransmit_BTF+0xf8>
    I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 f804 	bl	8003fdc <I2C_MemoryTransmit_TXE_BTF>
}
 8003fd4:	bf00      	nop
 8003fd6:	3710      	adds	r7, #16
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  if (hi2c->EventCount == 0U)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d11d      	bne.n	8004028 <I2C_MemoryTransmit_TXE_BTF+0x4c>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff0:	2b01      	cmp	r3, #1
 8003ff2:	d10b      	bne.n	800400c <I2C_MemoryTransmit_TXE_BTF+0x30>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004004:	1c9a      	adds	r2, r3, #2
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 800400a:	e048      	b.n	800409e <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004010:	b29b      	uxth	r3, r3
 8004012:	121b      	asrs	r3, r3, #8
 8004014:	b2da      	uxtb	r2, r3
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004020:	1c5a      	adds	r2, r3, #1
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004026:	e03a      	b.n	800409e <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 1U)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800402c:	2b01      	cmp	r3, #1
 800402e:	d10b      	bne.n	8004048 <I2C_MemoryTransmit_TXE_BTF+0x6c>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004034:	b2da      	uxtb	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004040:	1c5a      	adds	r2, r3, #1
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004046:	e02a      	b.n	800409e <I2C_MemoryTransmit_TXE_BTF+0xc2>
  else if (hi2c->EventCount == 2U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800404c:	2b02      	cmp	r3, #2
 800404e:	d126      	bne.n	800409e <I2C_MemoryTransmit_TXE_BTF+0xc2>
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004056:	b2db      	uxtb	r3, r3
 8004058:	2b22      	cmp	r3, #34	; 0x22
 800405a:	d108      	bne.n	800406e <I2C_MemoryTransmit_TXE_BTF+0x92>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	681a      	ldr	r2, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800406a:	601a      	str	r2, [r3, #0]
}
 800406c:	e017      	b.n	800409e <I2C_MemoryTransmit_TXE_BTF+0xc2>
    else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b21      	cmp	r3, #33	; 0x21
 8004078:	d111      	bne.n	800409e <I2C_MemoryTransmit_TXE_BTF+0xc2>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407e:	781a      	ldrb	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800408a:	1c5a      	adds	r2, r3, #1
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004094:	b29b      	uxth	r3, r3
 8004096:	3b01      	subs	r3, #1
 8004098:	b29a      	uxth	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800409e:	bf00      	nop
 80040a0:	370c      	adds	r7, #12
 80040a2:	46bd      	mov	sp, r7
 80040a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a8:	4770      	bx	lr

080040aa <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b084      	sub	sp, #16
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b22      	cmp	r3, #34	; 0x22
 80040bc:	d173      	bne.n	80041a6 <I2C_MasterReceive_RXNE+0xfc>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2b03      	cmp	r3, #3
 80040ca:	d920      	bls.n	800410e <I2C_MasterReceive_RXNE+0x64>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	691a      	ldr	r2, [r3, #16]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040d6:	b2d2      	uxtb	r2, r2
 80040d8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040de:	1c5a      	adds	r2, r3, #1
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	3b01      	subs	r3, #1
 80040ec:	b29a      	uxth	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040f6:	b29b      	uxth	r3, r3
 80040f8:	2b03      	cmp	r3, #3
 80040fa:	d154      	bne.n	80041a6 <I2C_MasterReceive_RXNE+0xfc>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	685a      	ldr	r2, [r3, #4]
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800410a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800410c:	e04b      	b.n	80041a6 <I2C_MasterReceive_RXNE+0xfc>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004112:	2b02      	cmp	r3, #2
 8004114:	d047      	beq.n	80041a6 <I2C_MasterReceive_RXNE+0xfc>
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	2b01      	cmp	r3, #1
 800411a:	d002      	beq.n	8004122 <I2C_MasterReceive_RXNE+0x78>
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d141      	bne.n	80041a6 <I2C_MasterReceive_RXNE+0xfc>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	681a      	ldr	r2, [r3, #0]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004130:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	685a      	ldr	r2, [r3, #4]
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004140:	605a      	str	r2, [r3, #4]
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	691a      	ldr	r2, [r3, #16]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800414c:	b2d2      	uxtb	r2, r2
 800414e:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004154:	1c5a      	adds	r2, r3, #1
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800415e:	b29b      	uxth	r3, r3
 8004160:	3b01      	subs	r3, #1
 8004162:	b29a      	uxth	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2220      	movs	r2, #32
 800416c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b40      	cmp	r3, #64	; 0x40
 800417a:	d10a      	bne.n	8004192 <I2C_MasterReceive_RXNE+0xe8>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f7fd fafa 	bl	8001784 <HAL_I2C_MemRxCpltCallback>
}
 8004190:	e009      	b.n	80041a6 <I2C_MasterReceive_RXNE+0xfc>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2200      	movs	r2, #0
 8004196:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2212      	movs	r2, #18
 800419e:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f7fd fb25 	bl	80017f0 <HAL_I2C_MasterRxCpltCallback>
}
 80041a6:	bf00      	nop
 80041a8:	3710      	adds	r7, #16
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b084      	sub	sp, #16
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ba:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	2b04      	cmp	r3, #4
 80041c4:	d11b      	bne.n	80041fe <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	685a      	ldr	r2, [r3, #4]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041d4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	691a      	ldr	r2, [r3, #16]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e0:	b2d2      	uxtb	r2, r2
 80041e2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041e8:	1c5a      	adds	r2, r3, #1
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80041fc:	e0bd      	b.n	800437a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004202:	b29b      	uxth	r3, r3
 8004204:	2b03      	cmp	r3, #3
 8004206:	d129      	bne.n	800425c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	685a      	ldr	r2, [r3, #4]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004216:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	2b04      	cmp	r3, #4
 800421c:	d00a      	beq.n	8004234 <I2C_MasterReceive_BTF+0x86>
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2b02      	cmp	r3, #2
 8004222:	d007      	beq.n	8004234 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004232:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	691a      	ldr	r2, [r3, #16]
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423e:	b2d2      	uxtb	r2, r2
 8004240:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004246:	1c5a      	adds	r2, r3, #1
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004250:	b29b      	uxth	r3, r3
 8004252:	3b01      	subs	r3, #1
 8004254:	b29a      	uxth	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800425a:	e08e      	b.n	800437a <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004260:	b29b      	uxth	r3, r3
 8004262:	2b02      	cmp	r3, #2
 8004264:	d176      	bne.n	8004354 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d002      	beq.n	8004272 <I2C_MasterReceive_BTF+0xc4>
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2b10      	cmp	r3, #16
 8004270:	d108      	bne.n	8004284 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	e019      	b.n	80042b8 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2b04      	cmp	r3, #4
 8004288:	d002      	beq.n	8004290 <I2C_MasterReceive_BTF+0xe2>
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2b02      	cmp	r3, #2
 800428e:	d108      	bne.n	80042a2 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	681a      	ldr	r2, [r3, #0]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800429e:	601a      	str	r2, [r3, #0]
 80042a0:	e00a      	b.n	80042b8 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	2b10      	cmp	r3, #16
 80042a6:	d007      	beq.n	80042b8 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042b6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	691a      	ldr	r2, [r3, #16]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c2:	b2d2      	uxtb	r2, r2
 80042c4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ca:	1c5a      	adds	r2, r3, #1
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042d4:	b29b      	uxth	r3, r3
 80042d6:	3b01      	subs	r3, #1
 80042d8:	b29a      	uxth	r2, r3
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	691a      	ldr	r2, [r3, #16]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e8:	b2d2      	uxtb	r2, r2
 80042ea:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f0:	1c5a      	adds	r2, r3, #1
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042fa:	b29b      	uxth	r3, r3
 80042fc:	3b01      	subs	r3, #1
 80042fe:	b29a      	uxth	r2, r3
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	685a      	ldr	r2, [r3, #4]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004312:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2220      	movs	r2, #32
 8004318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b40      	cmp	r3, #64	; 0x40
 8004326:	d10a      	bne.n	800433e <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004336:	6878      	ldr	r0, [r7, #4]
 8004338:	f7fd fa24 	bl	8001784 <HAL_I2C_MemRxCpltCallback>
}
 800433c:	e01d      	b.n	800437a <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2212      	movs	r2, #18
 800434a:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f7fd fa4f 	bl	80017f0 <HAL_I2C_MasterRxCpltCallback>
}
 8004352:	e012      	b.n	800437a <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	691a      	ldr	r2, [r3, #16]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435e:	b2d2      	uxtb	r2, r2
 8004360:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004366:	1c5a      	adds	r2, r3, #1
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004370:	b29b      	uxth	r3, r3
 8004372:	3b01      	subs	r3, #1
 8004374:	b29a      	uxth	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800437a:	bf00      	nop
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004382:	b480      	push	{r7}
 8004384:	b083      	sub	sp, #12
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b40      	cmp	r3, #64	; 0x40
 8004394:	d117      	bne.n	80043c6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800439a:	2b00      	cmp	r3, #0
 800439c:	d109      	bne.n	80043b2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	461a      	mov	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80043ae:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80043b0:	e067      	b.n	8004482 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b6:	b2db      	uxtb	r3, r3
 80043b8:	f043 0301 	orr.w	r3, r3, #1
 80043bc:	b2da      	uxtb	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	611a      	str	r2, [r3, #16]
}
 80043c4:	e05d      	b.n	8004482 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043ce:	d133      	bne.n	8004438 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	2b21      	cmp	r3, #33	; 0x21
 80043da:	d109      	bne.n	80043f0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	461a      	mov	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80043ec:	611a      	str	r2, [r3, #16]
 80043ee:	e008      	b.n	8004402 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f4:	b2db      	uxtb	r3, r3
 80043f6:	f043 0301 	orr.w	r3, r3, #1
 80043fa:	b2da      	uxtb	r2, r3
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004406:	2b00      	cmp	r3, #0
 8004408:	d004      	beq.n	8004414 <I2C_Master_SB+0x92>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800440e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004410:	2b00      	cmp	r3, #0
 8004412:	d108      	bne.n	8004426 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004418:	2b00      	cmp	r3, #0
 800441a:	d032      	beq.n	8004482 <I2C_Master_SB+0x100>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004420:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004422:	2b00      	cmp	r3, #0
 8004424:	d02d      	beq.n	8004482 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	685a      	ldr	r2, [r3, #4]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004434:	605a      	str	r2, [r3, #4]
}
 8004436:	e024      	b.n	8004482 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10e      	bne.n	800445e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004444:	b29b      	uxth	r3, r3
 8004446:	11db      	asrs	r3, r3, #7
 8004448:	b2db      	uxtb	r3, r3
 800444a:	f003 0306 	and.w	r3, r3, #6
 800444e:	b2db      	uxtb	r3, r3
 8004450:	f063 030f 	orn	r3, r3, #15
 8004454:	b2da      	uxtb	r2, r3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	611a      	str	r2, [r3, #16]
}
 800445c:	e011      	b.n	8004482 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004462:	2b01      	cmp	r3, #1
 8004464:	d10d      	bne.n	8004482 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800446a:	b29b      	uxth	r3, r3
 800446c:	11db      	asrs	r3, r3, #7
 800446e:	b2db      	uxtb	r3, r3
 8004470:	f003 0306 	and.w	r3, r3, #6
 8004474:	b2db      	uxtb	r3, r3
 8004476:	f063 030e 	orn	r3, r3, #14
 800447a:	b2da      	uxtb	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	611a      	str	r2, [r3, #16]
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800448e:	b480      	push	{r7}
 8004490:	b083      	sub	sp, #12
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800449a:	b2da      	uxtb	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d103      	bne.n	80044b2 <I2C_Master_ADD10+0x24>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d011      	beq.n	80044d6 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d104      	bne.n	80044c6 <I2C_Master_ADD10+0x38>
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d007      	beq.n	80044d6 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044d4:	605a      	str	r2, [r3, #4]
    }
  }
}
 80044d6:	bf00      	nop
 80044d8:	370c      	adds	r7, #12
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr

080044e2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80044e2:	b480      	push	{r7}
 80044e4:	b091      	sub	sp, #68	; 0x44
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80044f0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044f8:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fe:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2b22      	cmp	r3, #34	; 0x22
 800450a:	f040 8169 	bne.w	80047e0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004512:	2b00      	cmp	r3, #0
 8004514:	d10f      	bne.n	8004536 <I2C_Master_ADDR+0x54>
 8004516:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800451a:	2b40      	cmp	r3, #64	; 0x40
 800451c:	d10b      	bne.n	8004536 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800451e:	2300      	movs	r3, #0
 8004520:	633b      	str	r3, [r7, #48]	; 0x30
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	633b      	str	r3, [r7, #48]	; 0x30
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	699b      	ldr	r3, [r3, #24]
 8004530:	633b      	str	r3, [r7, #48]	; 0x30
 8004532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004534:	e160      	b.n	80047f8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800453a:	2b00      	cmp	r3, #0
 800453c:	d11d      	bne.n	800457a <I2C_Master_ADDR+0x98>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004546:	d118      	bne.n	800457a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004548:	2300      	movs	r3, #0
 800454a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	699b      	ldr	r3, [r3, #24]
 800455a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800455c:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800456c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004572:	1c5a      	adds	r2, r3, #1
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	651a      	str	r2, [r3, #80]	; 0x50
 8004578:	e13e      	b.n	80047f8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800457e:	b29b      	uxth	r3, r3
 8004580:	2b00      	cmp	r3, #0
 8004582:	d113      	bne.n	80045ac <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004584:	2300      	movs	r3, #0
 8004586:	62bb      	str	r3, [r7, #40]	; 0x28
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	695b      	ldr	r3, [r3, #20]
 800458e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	699b      	ldr	r3, [r3, #24]
 8004596:	62bb      	str	r3, [r7, #40]	; 0x28
 8004598:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	681a      	ldr	r2, [r3, #0]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045a8:	601a      	str	r2, [r3, #0]
 80045aa:	e115      	b.n	80047d8 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	f040 808a 	bne.w	80046cc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80045b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045ba:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80045be:	d137      	bne.n	8004630 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045ce:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045de:	d113      	bne.n	8004608 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045ee:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045f0:	2300      	movs	r3, #0
 80045f2:	627b      	str	r3, [r7, #36]	; 0x24
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	695b      	ldr	r3, [r3, #20]
 80045fa:	627b      	str	r3, [r7, #36]	; 0x24
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	699b      	ldr	r3, [r3, #24]
 8004602:	627b      	str	r3, [r7, #36]	; 0x24
 8004604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004606:	e0e7      	b.n	80047d8 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004608:	2300      	movs	r3, #0
 800460a:	623b      	str	r3, [r7, #32]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	623b      	str	r3, [r7, #32]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	623b      	str	r3, [r7, #32]
 800461c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800462c:	601a      	str	r2, [r3, #0]
 800462e:	e0d3      	b.n	80047d8 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004632:	2b08      	cmp	r3, #8
 8004634:	d02e      	beq.n	8004694 <I2C_Master_ADDR+0x1b2>
 8004636:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004638:	2b20      	cmp	r3, #32
 800463a:	d02b      	beq.n	8004694 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800463c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800463e:	2b12      	cmp	r3, #18
 8004640:	d102      	bne.n	8004648 <I2C_Master_ADDR+0x166>
 8004642:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004644:	2b01      	cmp	r3, #1
 8004646:	d125      	bne.n	8004694 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800464a:	2b04      	cmp	r3, #4
 800464c:	d00e      	beq.n	800466c <I2C_Master_ADDR+0x18a>
 800464e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004650:	2b02      	cmp	r3, #2
 8004652:	d00b      	beq.n	800466c <I2C_Master_ADDR+0x18a>
 8004654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004656:	2b10      	cmp	r3, #16
 8004658:	d008      	beq.n	800466c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004668:	601a      	str	r2, [r3, #0]
 800466a:	e007      	b.n	800467c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800467a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800467c:	2300      	movs	r3, #0
 800467e:	61fb      	str	r3, [r7, #28]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	61fb      	str	r3, [r7, #28]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	61fb      	str	r3, [r7, #28]
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	e0a1      	b.n	80047d8 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046a2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046a4:	2300      	movs	r3, #0
 80046a6:	61bb      	str	r3, [r7, #24]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	61bb      	str	r3, [r7, #24]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	699b      	ldr	r3, [r3, #24]
 80046b6:	61bb      	str	r3, [r7, #24]
 80046b8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	e085      	b.n	80047d8 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d14d      	bne.n	8004772 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80046d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046d8:	2b04      	cmp	r3, #4
 80046da:	d016      	beq.n	800470a <I2C_Master_ADDR+0x228>
 80046dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046de:	2b02      	cmp	r3, #2
 80046e0:	d013      	beq.n	800470a <I2C_Master_ADDR+0x228>
 80046e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046e4:	2b10      	cmp	r3, #16
 80046e6:	d010      	beq.n	800470a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046f6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004706:	601a      	str	r2, [r3, #0]
 8004708:	e007      	b.n	800471a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004718:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004724:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004728:	d117      	bne.n	800475a <I2C_Master_ADDR+0x278>
 800472a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800472c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004730:	d00b      	beq.n	800474a <I2C_Master_ADDR+0x268>
 8004732:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004734:	2b01      	cmp	r3, #1
 8004736:	d008      	beq.n	800474a <I2C_Master_ADDR+0x268>
 8004738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800473a:	2b08      	cmp	r3, #8
 800473c:	d005      	beq.n	800474a <I2C_Master_ADDR+0x268>
 800473e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004740:	2b10      	cmp	r3, #16
 8004742:	d002      	beq.n	800474a <I2C_Master_ADDR+0x268>
 8004744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004746:	2b20      	cmp	r3, #32
 8004748:	d107      	bne.n	800475a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	685a      	ldr	r2, [r3, #4]
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004758:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800475a:	2300      	movs	r3, #0
 800475c:	617b      	str	r3, [r7, #20]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	695b      	ldr	r3, [r3, #20]
 8004764:	617b      	str	r3, [r7, #20]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	617b      	str	r3, [r7, #20]
 800476e:	697b      	ldr	r3, [r7, #20]
 8004770:	e032      	b.n	80047d8 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004780:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800478c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004790:	d117      	bne.n	80047c2 <I2C_Master_ADDR+0x2e0>
 8004792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004794:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004798:	d00b      	beq.n	80047b2 <I2C_Master_ADDR+0x2d0>
 800479a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800479c:	2b01      	cmp	r3, #1
 800479e:	d008      	beq.n	80047b2 <I2C_Master_ADDR+0x2d0>
 80047a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a2:	2b08      	cmp	r3, #8
 80047a4:	d005      	beq.n	80047b2 <I2C_Master_ADDR+0x2d0>
 80047a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047a8:	2b10      	cmp	r3, #16
 80047aa:	d002      	beq.n	80047b2 <I2C_Master_ADDR+0x2d0>
 80047ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ae:	2b20      	cmp	r3, #32
 80047b0:	d107      	bne.n	80047c2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	685a      	ldr	r2, [r3, #4]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80047c0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047c2:	2300      	movs	r3, #0
 80047c4:	613b      	str	r3, [r7, #16]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	695b      	ldr	r3, [r3, #20]
 80047cc:	613b      	str	r3, [r7, #16]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	613b      	str	r3, [r7, #16]
 80047d6:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2200      	movs	r2, #0
 80047dc:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80047de:	e00b      	b.n	80047f8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047e0:	2300      	movs	r3, #0
 80047e2:	60fb      	str	r3, [r7, #12]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	60fb      	str	r3, [r7, #12]
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	699b      	ldr	r3, [r3, #24]
 80047f2:	60fb      	str	r3, [r7, #12]
 80047f4:	68fb      	ldr	r3, [r7, #12]
}
 80047f6:	e7ff      	b.n	80047f8 <I2C_Master_ADDR+0x316>
 80047f8:	bf00      	nop
 80047fa:	3744      	adds	r7, #68	; 0x44
 80047fc:	46bd      	mov	sp, r7
 80047fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004802:	4770      	bx	lr

08004804 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b084      	sub	sp, #16
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004812:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004818:	b29b      	uxth	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	d02b      	beq.n	8004876 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004822:	781a      	ldrb	r2, [r3, #0]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482e:	1c5a      	adds	r2, r3, #1
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004838:	b29b      	uxth	r3, r3
 800483a:	3b01      	subs	r3, #1
 800483c:	b29a      	uxth	r2, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004846:	b29b      	uxth	r3, r3
 8004848:	2b00      	cmp	r3, #0
 800484a:	d114      	bne.n	8004876 <I2C_SlaveTransmit_TXE+0x72>
 800484c:	7bfb      	ldrb	r3, [r7, #15]
 800484e:	2b29      	cmp	r3, #41	; 0x29
 8004850:	d111      	bne.n	8004876 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	685a      	ldr	r2, [r3, #4]
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004860:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	2221      	movs	r2, #33	; 0x21
 8004866:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2228      	movs	r2, #40	; 0x28
 800486c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f7ff fa3f 	bl	8003cf4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004876:	bf00      	nop
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}

0800487e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800487e:	b480      	push	{r7}
 8004880:	b083      	sub	sp, #12
 8004882:	af00      	add	r7, sp, #0
 8004884:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800488a:	b29b      	uxth	r3, r3
 800488c:	2b00      	cmp	r3, #0
 800488e:	d011      	beq.n	80048b4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004894:	781a      	ldrb	r2, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a0:	1c5a      	adds	r2, r3, #1
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048aa:	b29b      	uxth	r3, r3
 80048ac:	3b01      	subs	r3, #1
 80048ae:	b29a      	uxth	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b084      	sub	sp, #16
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048ce:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d02c      	beq.n	8004934 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	691a      	ldr	r2, [r3, #16]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e4:	b2d2      	uxtb	r2, r2
 80048e6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	1c5a      	adds	r2, r3, #1
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	3b01      	subs	r3, #1
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004904:	b29b      	uxth	r3, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d114      	bne.n	8004934 <I2C_SlaveReceive_RXNE+0x74>
 800490a:	7bfb      	ldrb	r3, [r7, #15]
 800490c:	2b2a      	cmp	r3, #42	; 0x2a
 800490e:	d111      	bne.n	8004934 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	685a      	ldr	r2, [r3, #4]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800491e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2222      	movs	r2, #34	; 0x22
 8004924:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2228      	movs	r2, #40	; 0x28
 800492a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800492e:	6878      	ldr	r0, [r7, #4]
 8004930:	f7ff f9ea 	bl	8003d08 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004934:	bf00      	nop
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004948:	b29b      	uxth	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d012      	beq.n	8004974 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	691a      	ldr	r2, [r3, #16]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004958:	b2d2      	uxtb	r2, r2
 800495a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004960:	1c5a      	adds	r2, r3, #1
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800496a:	b29b      	uxth	r3, r3
 800496c:	3b01      	subs	r3, #1
 800496e:	b29a      	uxth	r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004974:	bf00      	nop
 8004976:	370c      	adds	r7, #12
 8004978:	46bd      	mov	sp, r7
 800497a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497e:	4770      	bx	lr

08004980 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800498a:	2300      	movs	r3, #0
 800498c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004994:	b2db      	uxtb	r3, r3
 8004996:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800499a:	2b28      	cmp	r3, #40	; 0x28
 800499c:	d127      	bne.n	80049ee <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049ac:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	089b      	lsrs	r3, r3, #2
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d101      	bne.n	80049be <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80049ba:	2301      	movs	r3, #1
 80049bc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	09db      	lsrs	r3, r3, #7
 80049c2:	f003 0301 	and.w	r3, r3, #1
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d103      	bne.n	80049d2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	81bb      	strh	r3, [r7, #12]
 80049d0:	e002      	b.n	80049d8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	699b      	ldr	r3, [r3, #24]
 80049d6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2200      	movs	r2, #0
 80049dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80049e0:	89ba      	ldrh	r2, [r7, #12]
 80049e2:	7bfb      	ldrb	r3, [r7, #15]
 80049e4:	4619      	mov	r1, r3
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f7ff f998 	bl	8003d1c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80049ec:	e008      	b.n	8004a00 <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f06f 0202 	mvn.w	r2, #2
 80049f6:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2200      	movs	r2, #0
 80049fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004a00:	bf00      	nop
 8004a02:	3710      	adds	r7, #16
 8004a04:	46bd      	mov	sp, r7
 8004a06:	bd80      	pop	{r7, pc}

08004a08 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b084      	sub	sp, #16
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a16:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	685a      	ldr	r2, [r3, #4]
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a26:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004a28:	2300      	movs	r3, #0
 8004a2a:	60bb      	str	r3, [r7, #8]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	60bb      	str	r3, [r7, #8]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f042 0201 	orr.w	r2, r2, #1
 8004a42:	601a      	str	r2, [r3, #0]
 8004a44:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a54:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a60:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a64:	d172      	bne.n	8004b4c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004a66:	7bfb      	ldrb	r3, [r7, #15]
 8004a68:	2b22      	cmp	r3, #34	; 0x22
 8004a6a:	d002      	beq.n	8004a72 <I2C_Slave_STOPF+0x6a>
 8004a6c:	7bfb      	ldrb	r3, [r7, #15]
 8004a6e:	2b2a      	cmp	r3, #42	; 0x2a
 8004a70:	d135      	bne.n	8004ade <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a84:	b29b      	uxth	r3, r3
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d005      	beq.n	8004a96 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a8e:	f043 0204 	orr.w	r2, r3, #4
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685a      	ldr	r2, [r3, #4]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004aa4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f7fd ff30 	bl	8002910 <HAL_DMA_GetState>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d049      	beq.n	8004b4a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aba:	4a69      	ldr	r2, [pc, #420]	; (8004c60 <I2C_Slave_STOPF+0x258>)
 8004abc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f7fd fd78 	bl	80025b8 <HAL_DMA_Abort_IT>
 8004ac8:	4603      	mov	r3, r0
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d03d      	beq.n	8004b4a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ad4:	687a      	ldr	r2, [r7, #4]
 8004ad6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ad8:	4610      	mov	r0, r2
 8004ada:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004adc:	e035      	b.n	8004b4a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d005      	beq.n	8004b02 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afa:	f043 0204 	orr.w	r2, r3, #4
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	685a      	ldr	r2, [r3, #4]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b10:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7fd fefa 	bl	8002910 <HAL_DMA_GetState>
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d014      	beq.n	8004b4c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b26:	4a4e      	ldr	r2, [pc, #312]	; (8004c60 <I2C_Slave_STOPF+0x258>)
 8004b28:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f7fd fd42 	bl	80025b8 <HAL_DMA_Abort_IT>
 8004b34:	4603      	mov	r3, r0
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d008      	beq.n	8004b4c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b40:	687a      	ldr	r2, [r7, #4]
 8004b42:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b44:	4610      	mov	r0, r2
 8004b46:	4798      	blx	r3
 8004b48:	e000      	b.n	8004b4c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004b4a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d03e      	beq.n	8004bd4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	f003 0304 	and.w	r3, r3, #4
 8004b60:	2b04      	cmp	r3, #4
 8004b62:	d112      	bne.n	8004b8a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	691a      	ldr	r2, [r3, #16]
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b6e:	b2d2      	uxtb	r2, r2
 8004b70:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b76:	1c5a      	adds	r2, r3, #1
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	3b01      	subs	r3, #1
 8004b84:	b29a      	uxth	r2, r3
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b94:	2b40      	cmp	r3, #64	; 0x40
 8004b96:	d112      	bne.n	8004bbe <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	691a      	ldr	r2, [r3, #16]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba2:	b2d2      	uxtb	r2, r2
 8004ba4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d005      	beq.n	8004bd4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bcc:	f043 0204 	orr.w	r2, r3, #4
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d003      	beq.n	8004be4 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f843 	bl	8004c68 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004be2:	e039      	b.n	8004c58 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004be4:	7bfb      	ldrb	r3, [r7, #15]
 8004be6:	2b2a      	cmp	r3, #42	; 0x2a
 8004be8:	d109      	bne.n	8004bfe <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	2200      	movs	r2, #0
 8004bee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2228      	movs	r2, #40	; 0x28
 8004bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	f7ff f885 	bl	8003d08 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b28      	cmp	r3, #40	; 0x28
 8004c08:	d111      	bne.n	8004c2e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a15      	ldr	r2, [pc, #84]	; (8004c64 <I2C_Slave_STOPF+0x25c>)
 8004c0e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2220      	movs	r2, #32
 8004c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7ff f886 	bl	8003d38 <HAL_I2C_ListenCpltCallback>
}
 8004c2c:	e014      	b.n	8004c58 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c32:	2b22      	cmp	r3, #34	; 0x22
 8004c34:	d002      	beq.n	8004c3c <I2C_Slave_STOPF+0x234>
 8004c36:	7bfb      	ldrb	r3, [r7, #15]
 8004c38:	2b22      	cmp	r3, #34	; 0x22
 8004c3a:	d10d      	bne.n	8004c58 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2200      	movs	r2, #0
 8004c40:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2220      	movs	r2, #32
 8004c46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f7ff f858 	bl	8003d08 <HAL_I2C_SlaveRxCpltCallback>
}
 8004c58:	bf00      	nop
 8004c5a:	3710      	adds	r7, #16
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}
 8004c60:	080053b9 	.word	0x080053b9
 8004c64:	ffff0000 	.word	0xffff0000

08004c68 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c76:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentError;

  if ((hi2c->Mode == HAL_I2C_MODE_MASTER) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	2b10      	cmp	r3, #16
 8004c82:	d10a      	bne.n	8004c9a <I2C_ITError+0x32>
 8004c84:	7bfb      	ldrb	r3, [r7, #15]
 8004c86:	2b22      	cmp	r3, #34	; 0x22
 8004c88:	d107      	bne.n	8004c9a <I2C_ITError+0x32>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c98:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c9a:	7bfb      	ldrb	r3, [r7, #15]
 8004c9c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004ca0:	2b28      	cmp	r3, #40	; 0x28
 8004ca2:	d107      	bne.n	8004cb4 <I2C_ITError+0x4c>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	2228      	movs	r2, #40	; 0x28
 8004cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004cb2:	e015      	b.n	8004ce0 <I2C_ITError+0x78>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cbe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004cc2:	d006      	beq.n	8004cd2 <I2C_ITError+0x6a>
 8004cc4:	7bfb      	ldrb	r3, [r7, #15]
 8004cc6:	2b60      	cmp	r3, #96	; 0x60
 8004cc8:	d003      	beq.n	8004cd2 <I2C_ITError+0x6a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2220      	movs	r2, #32
 8004cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004cee:	d162      	bne.n	8004db6 <I2C_ITError+0x14e>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	685a      	ldr	r2, [r3, #4]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cfe:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d04:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004d08:	b2db      	uxtb	r3, r3
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d020      	beq.n	8004d50 <I2C_ITError+0xe8>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d12:	4a6a      	ldr	r2, [pc, #424]	; (8004ebc <I2C_ITError+0x254>)
 8004d14:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fd fc4c 	bl	80025b8 <HAL_DMA_Abort_IT>
 8004d20:	4603      	mov	r3, r0
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f000 8089 	beq.w	8004e3a <I2C_ITError+0x1d2>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f022 0201 	bic.w	r2, r2, #1
 8004d36:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2220      	movs	r2, #32
 8004d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004d4a:	4610      	mov	r0, r2
 8004d4c:	4798      	blx	r3
 8004d4e:	e074      	b.n	8004e3a <I2C_ITError+0x1d2>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d54:	4a59      	ldr	r2, [pc, #356]	; (8004ebc <I2C_ITError+0x254>)
 8004d56:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	f7fd fc2b 	bl	80025b8 <HAL_DMA_Abort_IT>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d068      	beq.n	8004e3a <I2C_ITError+0x1d2>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d72:	2b40      	cmp	r3, #64	; 0x40
 8004d74:	d10b      	bne.n	8004d8e <I2C_ITError+0x126>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	691a      	ldr	r2, [r3, #16]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d80:	b2d2      	uxtb	r2, r2
 8004d82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d88:	1c5a      	adds	r2, r3, #1
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	681a      	ldr	r2, [r3, #0]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f022 0201 	bic.w	r2, r2, #1
 8004d9c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2220      	movs	r2, #32
 8004da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004daa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004dac:	687a      	ldr	r2, [r7, #4]
 8004dae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004db0:	4610      	mov	r0, r2
 8004db2:	4798      	blx	r3
 8004db4:	e041      	b.n	8004e3a <I2C_ITError+0x1d2>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b60      	cmp	r3, #96	; 0x60
 8004dc0:	d125      	bne.n	8004e0e <I2C_ITError+0x1a6>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2220      	movs	r2, #32
 8004dc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	695b      	ldr	r3, [r3, #20]
 8004dd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dda:	2b40      	cmp	r3, #64	; 0x40
 8004ddc:	d10b      	bne.n	8004df6 <I2C_ITError+0x18e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	691a      	ldr	r2, [r3, #16]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de8:	b2d2      	uxtb	r2, r2
 8004dea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004df0:	1c5a      	adds	r2, r3, #1
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f022 0201 	bic.w	r2, r2, #1
 8004e04:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f7fe ffb4 	bl	8003d74 <HAL_I2C_AbortCpltCallback>
 8004e0c:	e015      	b.n	8004e3a <I2C_ITError+0x1d2>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	695b      	ldr	r3, [r3, #20]
 8004e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e18:	2b40      	cmp	r3, #64	; 0x40
 8004e1a:	d10b      	bne.n	8004e34 <I2C_ITError+0x1cc>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	691a      	ldr	r2, [r3, #16]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e26:	b2d2      	uxtb	r2, r2
 8004e28:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e2e:	1c5a      	adds	r2, r3, #1
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004e34:	6878      	ldr	r0, [r7, #4]
 8004e36:	f7fe ff93 	bl	8003d60 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d10e      	bne.n	8004e68 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d109      	bne.n	8004e68 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d104      	bne.n	8004e68 <I2C_ITError+0x200>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d007      	beq.n	8004e78 <I2C_ITError+0x210>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685a      	ldr	r2, [r3, #4]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e76:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e7e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e84:	f003 0304 	and.w	r3, r3, #4
 8004e88:	2b04      	cmp	r3, #4
 8004e8a:	d113      	bne.n	8004eb4 <I2C_ITError+0x24c>
 8004e8c:	7bfb      	ldrb	r3, [r7, #15]
 8004e8e:	2b28      	cmp	r3, #40	; 0x28
 8004e90:	d110      	bne.n	8004eb4 <I2C_ITError+0x24c>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a0a      	ldr	r2, [pc, #40]	; (8004ec0 <I2C_ITError+0x258>)
 8004e96:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2220      	movs	r2, #32
 8004ea2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004eae:	6878      	ldr	r0, [r7, #4]
 8004eb0:	f7fe ff42 	bl	8003d38 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004eb4:	bf00      	nop
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	080053b9 	.word	0x080053b9
 8004ec0:	ffff0000 	.word	0xffff0000

08004ec4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b088      	sub	sp, #32
 8004ec8:	af02      	add	r7, sp, #8
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	607a      	str	r2, [r7, #4]
 8004ece:	603b      	str	r3, [r7, #0]
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	2b08      	cmp	r3, #8
 8004ede:	d006      	beq.n	8004eee <I2C_MasterRequestWrite+0x2a>
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d003      	beq.n	8004eee <I2C_MasterRequestWrite+0x2a>
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004eec:	d108      	bne.n	8004f00 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	681a      	ldr	r2, [r3, #0]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004efc:	601a      	str	r2, [r3, #0]
 8004efe:	e00b      	b.n	8004f18 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f04:	2b12      	cmp	r3, #18
 8004f06:	d107      	bne.n	8004f18 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	681a      	ldr	r2, [r3, #0]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f16:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	9300      	str	r3, [sp, #0]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2200      	movs	r2, #0
 8004f20:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f24:	68f8      	ldr	r0, [r7, #12]
 8004f26:	f000 fac6 	bl	80054b6 <I2C_WaitOnFlagUntilTimeout>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d00c      	beq.n	8004f4a <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d003      	beq.n	8004f46 <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f44:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e035      	b.n	8004fb6 <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f52:	d108      	bne.n	8004f66 <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f54:	897b      	ldrh	r3, [r7, #10]
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	461a      	mov	r2, r3
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f62:	611a      	str	r2, [r3, #16]
 8004f64:	e01b      	b.n	8004f9e <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004f66:	897b      	ldrh	r3, [r7, #10]
 8004f68:	11db      	asrs	r3, r3, #7
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	f003 0306 	and.w	r3, r3, #6
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	f063 030f 	orn	r3, r3, #15
 8004f76:	b2da      	uxtb	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	687a      	ldr	r2, [r7, #4]
 8004f82:	490f      	ldr	r1, [pc, #60]	; (8004fc0 <I2C_MasterRequestWrite+0xfc>)
 8004f84:	68f8      	ldr	r0, [r7, #12]
 8004f86:	f000 faed 	bl	8005564 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f8a:	4603      	mov	r3, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d001      	beq.n	8004f94 <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8004f90:	2301      	movs	r3, #1
 8004f92:	e010      	b.n	8004fb6 <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004f94:	897b      	ldrh	r3, [r7, #10]
 8004f96:	b2da      	uxtb	r2, r3
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	4908      	ldr	r1, [pc, #32]	; (8004fc4 <I2C_MasterRequestWrite+0x100>)
 8004fa4:	68f8      	ldr	r0, [r7, #12]
 8004fa6:	f000 fadd 	bl	8005564 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d001      	beq.n	8004fb4 <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e000      	b.n	8004fb6 <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8004fb4:	2300      	movs	r3, #0
}
 8004fb6:	4618      	mov	r0, r3
 8004fb8:	3718      	adds	r7, #24
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	00010008 	.word	0x00010008
 8004fc4:	00010002 	.word	0x00010002

08004fc8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b088      	sub	sp, #32
 8004fcc:	af02      	add	r7, sp, #8
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	4608      	mov	r0, r1
 8004fd2:	4611      	mov	r1, r2
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	817b      	strh	r3, [r7, #10]
 8004fda:	460b      	mov	r3, r1
 8004fdc:	813b      	strh	r3, [r7, #8]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ff0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005000:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005004:	9300      	str	r3, [sp, #0]
 8005006:	6a3b      	ldr	r3, [r7, #32]
 8005008:	2200      	movs	r2, #0
 800500a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800500e:	68f8      	ldr	r0, [r7, #12]
 8005010:	f000 fa51 	bl	80054b6 <I2C_WaitOnFlagUntilTimeout>
 8005014:	4603      	mov	r3, r0
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00c      	beq.n	8005034 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005024:	2b00      	cmp	r3, #0
 8005026:	d003      	beq.n	8005030 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800502e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005030:	2303      	movs	r3, #3
 8005032:	e0a9      	b.n	8005188 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005034:	897b      	ldrh	r3, [r7, #10]
 8005036:	b2db      	uxtb	r3, r3
 8005038:	461a      	mov	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005042:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005046:	6a3a      	ldr	r2, [r7, #32]
 8005048:	4951      	ldr	r1, [pc, #324]	; (8005190 <I2C_RequestMemoryRead+0x1c8>)
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	f000 fa8a 	bl	8005564 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005050:	4603      	mov	r3, r0
 8005052:	2b00      	cmp	r3, #0
 8005054:	d001      	beq.n	800505a <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e096      	b.n	8005188 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800505a:	2300      	movs	r3, #0
 800505c:	617b      	str	r3, [r7, #20]
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	695b      	ldr	r3, [r3, #20]
 8005064:	617b      	str	r3, [r7, #20]
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	699b      	ldr	r3, [r3, #24]
 800506c:	617b      	str	r3, [r7, #20]
 800506e:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005070:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005072:	6a39      	ldr	r1, [r7, #32]
 8005074:	68f8      	ldr	r0, [r7, #12]
 8005076:	f000 faf4 	bl	8005662 <I2C_WaitOnTXEFlagUntilTimeout>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00d      	beq.n	800509c <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005084:	2b04      	cmp	r3, #4
 8005086:	d107      	bne.n	8005098 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	681a      	ldr	r2, [r3, #0]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005096:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e075      	b.n	8005188 <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800509c:	88fb      	ldrh	r3, [r7, #6]
 800509e:	2b01      	cmp	r3, #1
 80050a0:	d105      	bne.n	80050ae <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050a2:	893b      	ldrh	r3, [r7, #8]
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	611a      	str	r2, [r3, #16]
 80050ac:	e021      	b.n	80050f2 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80050ae:	893b      	ldrh	r3, [r7, #8]
 80050b0:	0a1b      	lsrs	r3, r3, #8
 80050b2:	b29b      	uxth	r3, r3
 80050b4:	b2da      	uxtb	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050be:	6a39      	ldr	r1, [r7, #32]
 80050c0:	68f8      	ldr	r0, [r7, #12]
 80050c2:	f000 face 	bl	8005662 <I2C_WaitOnTXEFlagUntilTimeout>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d00d      	beq.n	80050e8 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d0:	2b04      	cmp	r3, #4
 80050d2:	d107      	bne.n	80050e4 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050e2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e04f      	b.n	8005188 <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050e8:	893b      	ldrh	r3, [r7, #8]
 80050ea:	b2da      	uxtb	r2, r3
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050f4:	6a39      	ldr	r1, [r7, #32]
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f000 fab3 	bl	8005662 <I2C_WaitOnTXEFlagUntilTimeout>
 80050fc:	4603      	mov	r3, r0
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d00d      	beq.n	800511e <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005106:	2b04      	cmp	r3, #4
 8005108:	d107      	bne.n	800511a <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	681a      	ldr	r2, [r3, #0]
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005118:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e034      	b.n	8005188 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	681a      	ldr	r2, [r3, #0]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800512c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800512e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005130:	9300      	str	r3, [sp, #0]
 8005132:	6a3b      	ldr	r3, [r7, #32]
 8005134:	2200      	movs	r2, #0
 8005136:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800513a:	68f8      	ldr	r0, [r7, #12]
 800513c:	f000 f9bb 	bl	80054b6 <I2C_WaitOnFlagUntilTimeout>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00c      	beq.n	8005160 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005150:	2b00      	cmp	r3, #0
 8005152:	d003      	beq.n	800515c <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	f44f 7200 	mov.w	r2, #512	; 0x200
 800515a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800515c:	2303      	movs	r3, #3
 800515e:	e013      	b.n	8005188 <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005160:	897b      	ldrh	r3, [r7, #10]
 8005162:	b2db      	uxtb	r3, r3
 8005164:	f043 0301 	orr.w	r3, r3, #1
 8005168:	b2da      	uxtb	r2, r3
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005172:	6a3a      	ldr	r2, [r7, #32]
 8005174:	4906      	ldr	r1, [pc, #24]	; (8005190 <I2C_RequestMemoryRead+0x1c8>)
 8005176:	68f8      	ldr	r0, [r7, #12]
 8005178:	f000 f9f4 	bl	8005564 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800517c:	4603      	mov	r3, r0
 800517e:	2b00      	cmp	r3, #0
 8005180:	d001      	beq.n	8005186 <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e000      	b.n	8005188 <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	3718      	adds	r7, #24
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}
 8005190:	00010002 	.word	0x00010002

08005194 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005194:	b580      	push	{r7, lr}
 8005196:	b086      	sub	sp, #24
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051a0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051a8:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051b0:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b6:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	685a      	ldr	r2, [r3, #4]
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80051c6:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80051c8:	697b      	ldr	r3, [r7, #20]
 80051ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d003      	beq.n	80051d8 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051d4:	2200      	movs	r2, #0
 80051d6:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d003      	beq.n	80051e8 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051e4:	2200      	movs	r2, #0
 80051e6:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80051e8:	7cfb      	ldrb	r3, [r7, #19]
 80051ea:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80051ee:	2b21      	cmp	r3, #33	; 0x21
 80051f0:	d007      	beq.n	8005202 <I2C_DMAXferCplt+0x6e>
 80051f2:	7cfb      	ldrb	r3, [r7, #19]
 80051f4:	f003 0322 	and.w	r3, r3, #34	; 0x22
 80051f8:	2b22      	cmp	r3, #34	; 0x22
 80051fa:	d131      	bne.n	8005260 <I2C_DMAXferCplt+0xcc>
 80051fc:	7cbb      	ldrb	r3, [r7, #18]
 80051fe:	2b20      	cmp	r3, #32
 8005200:	d12e      	bne.n	8005260 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	685a      	ldr	r2, [r3, #4]
 8005208:	697b      	ldr	r3, [r7, #20]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005210:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	2200      	movs	r2, #0
 8005216:	855a      	strh	r2, [r3, #42]	; 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005218:	7cfb      	ldrb	r3, [r7, #19]
 800521a:	2b29      	cmp	r3, #41	; 0x29
 800521c:	d10a      	bne.n	8005234 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	2221      	movs	r2, #33	; 0x21
 8005222:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005224:	697b      	ldr	r3, [r7, #20]
 8005226:	2228      	movs	r2, #40	; 0x28
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800522c:	6978      	ldr	r0, [r7, #20]
 800522e:	f7fe fd61 	bl	8003cf4 <HAL_I2C_SlaveTxCpltCallback>
 8005232:	e00c      	b.n	800524e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005234:	7cfb      	ldrb	r3, [r7, #19]
 8005236:	2b2a      	cmp	r3, #42	; 0x2a
 8005238:	d109      	bne.n	800524e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800523a:	697b      	ldr	r3, [r7, #20]
 800523c:	2222      	movs	r2, #34	; 0x22
 800523e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	2228      	movs	r2, #40	; 0x28
 8005244:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005248:	6978      	ldr	r0, [r7, #20]
 800524a:	f7fe fd5d 	bl	8003d08 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	685a      	ldr	r2, [r3, #4]
 8005254:	697b      	ldr	r3, [r7, #20]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800525c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800525e:	e06a      	b.n	8005336 <I2C_DMAXferCplt+0x1a2>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005260:	697b      	ldr	r3, [r7, #20]
 8005262:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005266:	b2db      	uxtb	r3, r3
 8005268:	2b00      	cmp	r3, #0
 800526a:	d064      	beq.n	8005336 <I2C_DMAXferCplt+0x1a2>
    if (hi2c->XferCount == (uint16_t)1)
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005270:	b29b      	uxth	r3, r3
 8005272:	2b01      	cmp	r3, #1
 8005274:	d107      	bne.n	8005286 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	697b      	ldr	r3, [r7, #20]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005284:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	685a      	ldr	r2, [r3, #4]
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005294:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800529c:	d009      	beq.n	80052b2 <I2C_DMAXferCplt+0x11e>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2b08      	cmp	r3, #8
 80052a2:	d006      	beq.n	80052b2 <I2C_DMAXferCplt+0x11e>
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80052aa:	d002      	beq.n	80052b2 <I2C_DMAXferCplt+0x11e>
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2b20      	cmp	r3, #32
 80052b0:	d107      	bne.n	80052c2 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681a      	ldr	r2, [r3, #0]
 80052b8:	697b      	ldr	r3, [r7, #20]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80052c0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	685a      	ldr	r2, [r3, #4]
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80052d0:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	685a      	ldr	r2, [r3, #4]
 80052d8:	697b      	ldr	r3, [r7, #20]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052e0:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	2200      	movs	r2, #0
 80052e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80052e8:	697b      	ldr	r3, [r7, #20]
 80052ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d003      	beq.n	80052f8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80052f0:	6978      	ldr	r0, [r7, #20]
 80052f2:	f7fe fd35 	bl	8003d60 <HAL_I2C_ErrorCallback>
}
 80052f6:	e01e      	b.n	8005336 <I2C_DMAXferCplt+0x1a2>
      hi2c->State = HAL_I2C_STATE_READY;
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	2220      	movs	r2, #32
 80052fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005306:	b2db      	uxtb	r3, r3
 8005308:	2b40      	cmp	r3, #64	; 0x40
 800530a:	d10a      	bne.n	8005322 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	2200      	movs	r2, #0
 8005310:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	2200      	movs	r2, #0
 8005318:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800531a:	6978      	ldr	r0, [r7, #20]
 800531c:	f7fc fa32 	bl	8001784 <HAL_I2C_MemRxCpltCallback>
}
 8005320:	e009      	b.n	8005336 <I2C_DMAXferCplt+0x1a2>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	2200      	movs	r2, #0
 8005326:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	2212      	movs	r2, #18
 800532e:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005330:	6978      	ldr	r0, [r7, #20]
 8005332:	f7fc fa5d 	bl	80017f0 <HAL_I2C_MasterRxCpltCallback>
}
 8005336:	bf00      	nop
 8005338:	3718      	adds	r7, #24
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}

0800533e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800533e:	b580      	push	{r7, lr}
 8005340:	b084      	sub	sp, #16
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800534a:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005350:	2b00      	cmp	r3, #0
 8005352:	d003      	beq.n	800535c <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005358:	2200      	movs	r2, #0
 800535a:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005360:	2b00      	cmp	r3, #0
 8005362:	d003      	beq.n	800536c <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005368:	2200      	movs	r2, #0
 800536a:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7fd fadd 	bl	800292c <HAL_DMA_GetError>
 8005372:	4603      	mov	r3, r0
 8005374:	2b02      	cmp	r3, #2
 8005376:	d01b      	beq.n	80053b0 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005386:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2220      	movs	r2, #32
 8005392:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a2:	f043 0210 	orr.w	r2, r3, #16
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	641a      	str	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f7fe fcd8 	bl	8003d60 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80053b0:	bf00      	nop
 80053b2:	3710      	adds	r7, #16
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}

080053b8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b084      	sub	sp, #16
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c4:	60fb      	str	r3, [r7, #12]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053cc:	72fb      	strb	r3, [r7, #11]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d003      	beq.n	80053de <I2C_DMAAbort+0x26>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053da:	2200      	movs	r2, #0
 80053dc:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d003      	beq.n	80053ee <I2C_DMAAbort+0x36>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ea:	2200      	movs	r2, #0
 80053ec:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053fc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005408:	2b00      	cmp	r3, #0
 800540a:	d003      	beq.n	8005414 <I2C_DMAAbort+0x5c>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005410:	2200      	movs	r2, #0
 8005412:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005418:	2b00      	cmp	r3, #0
 800541a:	d003      	beq.n	8005424 <I2C_DMAAbort+0x6c>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005420:	2200      	movs	r2, #0
 8005422:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	681a      	ldr	r2, [r3, #0]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f022 0201 	bic.w	r2, r2, #1
 8005432:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800543a:	b2db      	uxtb	r3, r3
 800543c:	2b60      	cmp	r3, #96	; 0x60
 800543e:	d10e      	bne.n	800545e <I2C_DMAAbort+0xa6>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2220      	movs	r2, #32
 8005444:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	2200      	movs	r2, #0
 800544c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2200      	movs	r2, #0
 8005454:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f7fe fc8c 	bl	8003d74 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800545c:	e027      	b.n	80054ae <I2C_DMAAbort+0xf6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800545e:	7afb      	ldrb	r3, [r7, #11]
 8005460:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005464:	2b28      	cmp	r3, #40	; 0x28
 8005466:	d117      	bne.n	8005498 <I2C_DMAAbort+0xe0>
      __HAL_I2C_ENABLE(hi2c);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681a      	ldr	r2, [r3, #0]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f042 0201 	orr.w	r2, r2, #1
 8005476:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005486:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	2200      	movs	r2, #0
 800548c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	2228      	movs	r2, #40	; 0x28
 8005492:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005496:	e007      	b.n	80054a8 <I2C_DMAAbort+0xf0>
      hi2c->State = HAL_I2C_STATE_READY;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2220      	movs	r2, #32
 800549c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2200      	movs	r2, #0
 80054a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f7fe fc59 	bl	8003d60 <HAL_I2C_ErrorCallback>
}
 80054ae:	bf00      	nop
 80054b0:	3710      	adds	r7, #16
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}

080054b6 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b084      	sub	sp, #16
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	60f8      	str	r0, [r7, #12]
 80054be:	60b9      	str	r1, [r7, #8]
 80054c0:	603b      	str	r3, [r7, #0]
 80054c2:	4613      	mov	r3, r2
 80054c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054c6:	e025      	b.n	8005514 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ce:	d021      	beq.n	8005514 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054d0:	f7fc fe2c 	bl	800212c <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	1ad3      	subs	r3, r2, r3
 80054da:	683a      	ldr	r2, [r7, #0]
 80054dc:	429a      	cmp	r2, r3
 80054de:	d302      	bcc.n	80054e6 <I2C_WaitOnFlagUntilTimeout+0x30>
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d116      	bne.n	8005514 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	2220      	movs	r2, #32
 80054f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005500:	f043 0220 	orr.w	r2, r3, #32
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e023      	b.n	800555c <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	0c1b      	lsrs	r3, r3, #16
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b01      	cmp	r3, #1
 800551c:	d10d      	bne.n	800553a <I2C_WaitOnFlagUntilTimeout+0x84>
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	695b      	ldr	r3, [r3, #20]
 8005524:	43da      	mvns	r2, r3
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	4013      	ands	r3, r2
 800552a:	b29b      	uxth	r3, r3
 800552c:	2b00      	cmp	r3, #0
 800552e:	bf0c      	ite	eq
 8005530:	2301      	moveq	r3, #1
 8005532:	2300      	movne	r3, #0
 8005534:	b2db      	uxtb	r3, r3
 8005536:	461a      	mov	r2, r3
 8005538:	e00c      	b.n	8005554 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	699b      	ldr	r3, [r3, #24]
 8005540:	43da      	mvns	r2, r3
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	4013      	ands	r3, r2
 8005546:	b29b      	uxth	r3, r3
 8005548:	2b00      	cmp	r3, #0
 800554a:	bf0c      	ite	eq
 800554c:	2301      	moveq	r3, #1
 800554e:	2300      	movne	r3, #0
 8005550:	b2db      	uxtb	r3, r3
 8005552:	461a      	mov	r2, r3
 8005554:	79fb      	ldrb	r3, [r7, #7]
 8005556:	429a      	cmp	r2, r3
 8005558:	d0b6      	beq.n	80054c8 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3710      	adds	r7, #16
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	60b9      	str	r1, [r7, #8]
 800556e:	607a      	str	r2, [r7, #4]
 8005570:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005572:	e051      	b.n	8005618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	695b      	ldr	r3, [r3, #20]
 800557a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800557e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005582:	d123      	bne.n	80055cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005592:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800559c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2200      	movs	r2, #0
 80055a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	2220      	movs	r2, #32
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055b8:	f043 0204 	orr.w	r2, r3, #4
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80055c8:	2301      	movs	r3, #1
 80055ca:	e046      	b.n	800565a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055d2:	d021      	beq.n	8005618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055d4:	f7fc fdaa 	bl	800212c <HAL_GetTick>
 80055d8:	4602      	mov	r2, r0
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d302      	bcc.n	80055ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d116      	bne.n	8005618 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2220      	movs	r2, #32
 80055f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005604:	f043 0220 	orr.w	r2, r3, #32
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	e020      	b.n	800565a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	0c1b      	lsrs	r3, r3, #16
 800561c:	b2db      	uxtb	r3, r3
 800561e:	2b01      	cmp	r3, #1
 8005620:	d10c      	bne.n	800563c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	695b      	ldr	r3, [r3, #20]
 8005628:	43da      	mvns	r2, r3
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	4013      	ands	r3, r2
 800562e:	b29b      	uxth	r3, r3
 8005630:	2b00      	cmp	r3, #0
 8005632:	bf14      	ite	ne
 8005634:	2301      	movne	r3, #1
 8005636:	2300      	moveq	r3, #0
 8005638:	b2db      	uxtb	r3, r3
 800563a:	e00b      	b.n	8005654 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	699b      	ldr	r3, [r3, #24]
 8005642:	43da      	mvns	r2, r3
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	4013      	ands	r3, r2
 8005648:	b29b      	uxth	r3, r3
 800564a:	2b00      	cmp	r3, #0
 800564c:	bf14      	ite	ne
 800564e:	2301      	movne	r3, #1
 8005650:	2300      	moveq	r3, #0
 8005652:	b2db      	uxtb	r3, r3
 8005654:	2b00      	cmp	r3, #0
 8005656:	d18d      	bne.n	8005574 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3710      	adds	r7, #16
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005662:	b580      	push	{r7, lr}
 8005664:	b084      	sub	sp, #16
 8005666:	af00      	add	r7, sp, #0
 8005668:	60f8      	str	r0, [r7, #12]
 800566a:	60b9      	str	r1, [r7, #8]
 800566c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800566e:	e02d      	b.n	80056cc <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005670:	68f8      	ldr	r0, [r7, #12]
 8005672:	f000 f878 	bl	8005766 <I2C_IsAcknowledgeFailed>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	d001      	beq.n	8005680 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800567c:	2301      	movs	r3, #1
 800567e:	e02d      	b.n	80056dc <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005686:	d021      	beq.n	80056cc <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005688:	f7fc fd50 	bl	800212c <HAL_GetTick>
 800568c:	4602      	mov	r2, r0
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	1ad3      	subs	r3, r2, r3
 8005692:	68ba      	ldr	r2, [r7, #8]
 8005694:	429a      	cmp	r2, r3
 8005696:	d302      	bcc.n	800569e <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d116      	bne.n	80056cc <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2220      	movs	r2, #32
 80056a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2200      	movs	r2, #0
 80056b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b8:	f043 0220 	orr.w	r2, r3, #32
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056c8:	2301      	movs	r3, #1
 80056ca:	e007      	b.n	80056dc <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	695b      	ldr	r3, [r3, #20]
 80056d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056d6:	2b80      	cmp	r3, #128	; 0x80
 80056d8:	d1ca      	bne.n	8005670 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056da:	2300      	movs	r3, #0
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3710      	adds	r7, #16
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b084      	sub	sp, #16
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	60b9      	str	r1, [r7, #8]
 80056ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056f0:	e02d      	b.n	800574e <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	f000 f837 	bl	8005766 <I2C_IsAcknowledgeFailed>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d001      	beq.n	8005702 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056fe:	2301      	movs	r3, #1
 8005700:	e02d      	b.n	800575e <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005708:	d021      	beq.n	800574e <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800570a:	f7fc fd0f 	bl	800212c <HAL_GetTick>
 800570e:	4602      	mov	r2, r0
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	1ad3      	subs	r3, r2, r3
 8005714:	68ba      	ldr	r2, [r7, #8]
 8005716:	429a      	cmp	r2, r3
 8005718:	d302      	bcc.n	8005720 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d116      	bne.n	800574e <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	2200      	movs	r2, #0
 8005724:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2220      	movs	r2, #32
 800572a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573a:	f043 0220 	orr.w	r2, r3, #32
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	2200      	movs	r2, #0
 8005746:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	e007      	b.n	800575e <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	695b      	ldr	r3, [r3, #20]
 8005754:	f003 0304 	and.w	r3, r3, #4
 8005758:	2b04      	cmp	r3, #4
 800575a:	d1ca      	bne.n	80056f2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800575c:	2300      	movs	r3, #0
}
 800575e:	4618      	mov	r0, r3
 8005760:	3710      	adds	r7, #16
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005766:	b480      	push	{r7}
 8005768:	b083      	sub	sp, #12
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	695b      	ldr	r3, [r3, #20]
 8005774:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005778:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800577c:	d11b      	bne.n	80057b6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005786:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2200      	movs	r2, #0
 800578c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2220      	movs	r2, #32
 8005792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a2:	f043 0204 	orr.w	r2, r3, #4
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2200      	movs	r2, #0
 80057ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	e000      	b.n	80057b8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	370c      	adds	r7, #12
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr

080057c4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057d0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80057d4:	d103      	bne.n	80057de <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	2201      	movs	r2, #1
 80057da:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80057dc:	e007      	b.n	80057ee <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e2:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80057e6:	d102      	bne.n	80057ee <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2208      	movs	r2, #8
 80057ec:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80057ee:	bf00      	nop
 80057f0:	370c      	adds	r7, #12
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr

080057fa <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80057fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057fc:	b08f      	sub	sp, #60	; 0x3c
 80057fe:	af0a      	add	r7, sp, #40	; 0x28
 8005800:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d101      	bne.n	800580c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	e10f      	b.n	8005a2c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8005818:	b2db      	uxtb	r3, r3
 800581a:	2b00      	cmp	r3, #0
 800581c:	d106      	bne.n	800582c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	2200      	movs	r2, #0
 8005822:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f006 f982 	bl	800bb30 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	2203      	movs	r2, #3
 8005830:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005838:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800583c:	2b00      	cmp	r3, #0
 800583e:	d102      	bne.n	8005846 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2200      	movs	r2, #0
 8005844:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4618      	mov	r0, r3
 800584c:	f003 f9b7 	bl	8008bbe <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	603b      	str	r3, [r7, #0]
 8005856:	687e      	ldr	r6, [r7, #4]
 8005858:	466d      	mov	r5, sp
 800585a:	f106 0410 	add.w	r4, r6, #16
 800585e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005860:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005862:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005864:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005866:	e894 0003 	ldmia.w	r4, {r0, r1}
 800586a:	e885 0003 	stmia.w	r5, {r0, r1}
 800586e:	1d33      	adds	r3, r6, #4
 8005870:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005872:	6838      	ldr	r0, [r7, #0]
 8005874:	f003 f88e 	bl	8008994 <USB_CoreInit>
 8005878:	4603      	mov	r3, r0
 800587a:	2b00      	cmp	r3, #0
 800587c:	d005      	beq.n	800588a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2202      	movs	r2, #2
 8005882:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005886:	2301      	movs	r3, #1
 8005888:	e0d0      	b.n	8005a2c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	2100      	movs	r1, #0
 8005890:	4618      	mov	r0, r3
 8005892:	f003 f9a5 	bl	8008be0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005896:	2300      	movs	r3, #0
 8005898:	73fb      	strb	r3, [r7, #15]
 800589a:	e04a      	b.n	8005932 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800589c:	7bfa      	ldrb	r2, [r7, #15]
 800589e:	6879      	ldr	r1, [r7, #4]
 80058a0:	4613      	mov	r3, r2
 80058a2:	00db      	lsls	r3, r3, #3
 80058a4:	1a9b      	subs	r3, r3, r2
 80058a6:	009b      	lsls	r3, r3, #2
 80058a8:	440b      	add	r3, r1
 80058aa:	333d      	adds	r3, #61	; 0x3d
 80058ac:	2201      	movs	r2, #1
 80058ae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80058b0:	7bfa      	ldrb	r2, [r7, #15]
 80058b2:	6879      	ldr	r1, [r7, #4]
 80058b4:	4613      	mov	r3, r2
 80058b6:	00db      	lsls	r3, r3, #3
 80058b8:	1a9b      	subs	r3, r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	440b      	add	r3, r1
 80058be:	333c      	adds	r3, #60	; 0x3c
 80058c0:	7bfa      	ldrb	r2, [r7, #15]
 80058c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80058c4:	7bfa      	ldrb	r2, [r7, #15]
 80058c6:	7bfb      	ldrb	r3, [r7, #15]
 80058c8:	b298      	uxth	r0, r3
 80058ca:	6879      	ldr	r1, [r7, #4]
 80058cc:	4613      	mov	r3, r2
 80058ce:	00db      	lsls	r3, r3, #3
 80058d0:	1a9b      	subs	r3, r3, r2
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	440b      	add	r3, r1
 80058d6:	3342      	adds	r3, #66	; 0x42
 80058d8:	4602      	mov	r2, r0
 80058da:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80058dc:	7bfa      	ldrb	r2, [r7, #15]
 80058de:	6879      	ldr	r1, [r7, #4]
 80058e0:	4613      	mov	r3, r2
 80058e2:	00db      	lsls	r3, r3, #3
 80058e4:	1a9b      	subs	r3, r3, r2
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	440b      	add	r3, r1
 80058ea:	333f      	adds	r3, #63	; 0x3f
 80058ec:	2200      	movs	r2, #0
 80058ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80058f0:	7bfa      	ldrb	r2, [r7, #15]
 80058f2:	6879      	ldr	r1, [r7, #4]
 80058f4:	4613      	mov	r3, r2
 80058f6:	00db      	lsls	r3, r3, #3
 80058f8:	1a9b      	subs	r3, r3, r2
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	440b      	add	r3, r1
 80058fe:	3344      	adds	r3, #68	; 0x44
 8005900:	2200      	movs	r2, #0
 8005902:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005904:	7bfa      	ldrb	r2, [r7, #15]
 8005906:	6879      	ldr	r1, [r7, #4]
 8005908:	4613      	mov	r3, r2
 800590a:	00db      	lsls	r3, r3, #3
 800590c:	1a9b      	subs	r3, r3, r2
 800590e:	009b      	lsls	r3, r3, #2
 8005910:	440b      	add	r3, r1
 8005912:	3348      	adds	r3, #72	; 0x48
 8005914:	2200      	movs	r2, #0
 8005916:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005918:	7bfa      	ldrb	r2, [r7, #15]
 800591a:	6879      	ldr	r1, [r7, #4]
 800591c:	4613      	mov	r3, r2
 800591e:	00db      	lsls	r3, r3, #3
 8005920:	1a9b      	subs	r3, r3, r2
 8005922:	009b      	lsls	r3, r3, #2
 8005924:	440b      	add	r3, r1
 8005926:	3350      	adds	r3, #80	; 0x50
 8005928:	2200      	movs	r2, #0
 800592a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800592c:	7bfb      	ldrb	r3, [r7, #15]
 800592e:	3301      	adds	r3, #1
 8005930:	73fb      	strb	r3, [r7, #15]
 8005932:	7bfa      	ldrb	r2, [r7, #15]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	429a      	cmp	r2, r3
 800593a:	d3af      	bcc.n	800589c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800593c:	2300      	movs	r3, #0
 800593e:	73fb      	strb	r3, [r7, #15]
 8005940:	e044      	b.n	80059cc <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005942:	7bfa      	ldrb	r2, [r7, #15]
 8005944:	6879      	ldr	r1, [r7, #4]
 8005946:	4613      	mov	r3, r2
 8005948:	00db      	lsls	r3, r3, #3
 800594a:	1a9b      	subs	r3, r3, r2
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	440b      	add	r3, r1
 8005950:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005954:	2200      	movs	r2, #0
 8005956:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005958:	7bfa      	ldrb	r2, [r7, #15]
 800595a:	6879      	ldr	r1, [r7, #4]
 800595c:	4613      	mov	r3, r2
 800595e:	00db      	lsls	r3, r3, #3
 8005960:	1a9b      	subs	r3, r3, r2
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	440b      	add	r3, r1
 8005966:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800596a:	7bfa      	ldrb	r2, [r7, #15]
 800596c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800596e:	7bfa      	ldrb	r2, [r7, #15]
 8005970:	6879      	ldr	r1, [r7, #4]
 8005972:	4613      	mov	r3, r2
 8005974:	00db      	lsls	r3, r3, #3
 8005976:	1a9b      	subs	r3, r3, r2
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	440b      	add	r3, r1
 800597c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005980:	2200      	movs	r2, #0
 8005982:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005984:	7bfa      	ldrb	r2, [r7, #15]
 8005986:	6879      	ldr	r1, [r7, #4]
 8005988:	4613      	mov	r3, r2
 800598a:	00db      	lsls	r3, r3, #3
 800598c:	1a9b      	subs	r3, r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	440b      	add	r3, r1
 8005992:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005996:	2200      	movs	r2, #0
 8005998:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800599a:	7bfa      	ldrb	r2, [r7, #15]
 800599c:	6879      	ldr	r1, [r7, #4]
 800599e:	4613      	mov	r3, r2
 80059a0:	00db      	lsls	r3, r3, #3
 80059a2:	1a9b      	subs	r3, r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	440b      	add	r3, r1
 80059a8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80059ac:	2200      	movs	r2, #0
 80059ae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80059b0:	7bfa      	ldrb	r2, [r7, #15]
 80059b2:	6879      	ldr	r1, [r7, #4]
 80059b4:	4613      	mov	r3, r2
 80059b6:	00db      	lsls	r3, r3, #3
 80059b8:	1a9b      	subs	r3, r3, r2
 80059ba:	009b      	lsls	r3, r3, #2
 80059bc:	440b      	add	r3, r1
 80059be:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80059c2:	2200      	movs	r2, #0
 80059c4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059c6:	7bfb      	ldrb	r3, [r7, #15]
 80059c8:	3301      	adds	r3, #1
 80059ca:	73fb      	strb	r3, [r7, #15]
 80059cc:	7bfa      	ldrb	r2, [r7, #15]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	685b      	ldr	r3, [r3, #4]
 80059d2:	429a      	cmp	r2, r3
 80059d4:	d3b5      	bcc.n	8005942 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	603b      	str	r3, [r7, #0]
 80059dc:	687e      	ldr	r6, [r7, #4]
 80059de:	466d      	mov	r5, sp
 80059e0:	f106 0410 	add.w	r4, r6, #16
 80059e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80059e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80059e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80059ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80059ec:	e894 0003 	ldmia.w	r4, {r0, r1}
 80059f0:	e885 0003 	stmia.w	r5, {r0, r1}
 80059f4:	1d33      	adds	r3, r6, #4
 80059f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80059f8:	6838      	ldr	r0, [r7, #0]
 80059fa:	f003 f91b 	bl	8008c34 <USB_DevInit>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d005      	beq.n	8005a10 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2202      	movs	r2, #2
 8005a08:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	e00d      	b.n	8005a2c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2200      	movs	r2, #0
 8005a14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4618      	mov	r0, r3
 8005a26:	f004 f95a 	bl	8009cde <USB_DevDisconnect>

  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3714      	adds	r7, #20
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005a34 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d101      	bne.n	8005a50 <HAL_PCD_Start+0x1c>
 8005a4c:	2302      	movs	r3, #2
 8005a4e:	e020      	b.n	8005a92 <HAL_PCD_Start+0x5e>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5c:	2b01      	cmp	r3, #1
 8005a5e:	d109      	bne.n	8005a74 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d005      	beq.n	8005a74 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a6c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f004 f918 	bl	8009cae <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	4618      	mov	r0, r3
 8005a84:	f003 f88a 	bl	8008b9c <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3710      	adds	r7, #16
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005a9a:	b590      	push	{r4, r7, lr}
 8005a9c:	b08d      	sub	sp, #52	; 0x34
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aa8:	6a3b      	ldr	r3, [r7, #32]
 8005aaa:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f004 f9bf 	bl	8009e34 <USB_GetMode>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	f040 839d 	bne.w	80061f8 <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f004 f923 	bl	8009d0e <USB_ReadInterrupts>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f000 8393 	beq.w	80061f6 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f004 f91a 	bl	8009d0e <USB_ReadInterrupts>
 8005ada:	4603      	mov	r3, r0
 8005adc:	f003 0302 	and.w	r3, r3, #2
 8005ae0:	2b02      	cmp	r3, #2
 8005ae2:	d107      	bne.n	8005af4 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	695a      	ldr	r2, [r3, #20]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f002 0202 	and.w	r2, r2, #2
 8005af2:	615a      	str	r2, [r3, #20]
    }

     /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4618      	mov	r0, r3
 8005afa:	f004 f908 	bl	8009d0e <USB_ReadInterrupts>
 8005afe:	4603      	mov	r3, r0
 8005b00:	f003 0310 	and.w	r3, r3, #16
 8005b04:	2b10      	cmp	r3, #16
 8005b06:	d161      	bne.n	8005bcc <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	699a      	ldr	r2, [r3, #24]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f022 0210 	bic.w	r2, r2, #16
 8005b16:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8005b18:	6a3b      	ldr	r3, [r7, #32]
 8005b1a:	6a1b      	ldr	r3, [r3, #32]
 8005b1c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8005b1e:	69bb      	ldr	r3, [r7, #24]
 8005b20:	f003 020f 	and.w	r2, r3, #15
 8005b24:	4613      	mov	r3, r2
 8005b26:	00db      	lsls	r3, r3, #3
 8005b28:	1a9b      	subs	r3, r3, r2
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005b30:	687a      	ldr	r2, [r7, #4]
 8005b32:	4413      	add	r3, r2
 8005b34:	3304      	adds	r3, #4
 8005b36:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005b38:	69bb      	ldr	r3, [r7, #24]
 8005b3a:	0c5b      	lsrs	r3, r3, #17
 8005b3c:	f003 030f 	and.w	r3, r3, #15
 8005b40:	2b02      	cmp	r3, #2
 8005b42:	d124      	bne.n	8005b8e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005b44:	69ba      	ldr	r2, [r7, #24]
 8005b46:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d035      	beq.n	8005bbc <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b50:	697b      	ldr	r3, [r7, #20]
 8005b52:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005b54:	69bb      	ldr	r3, [r7, #24]
 8005b56:	091b      	lsrs	r3, r3, #4
 8005b58:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b5e:	b29b      	uxth	r3, r3
 8005b60:	461a      	mov	r2, r3
 8005b62:	6a38      	ldr	r0, [r7, #32]
 8005b64:	f003 ff80 	bl	8009a68 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	68da      	ldr	r2, [r3, #12]
 8005b6c:	69bb      	ldr	r3, [r7, #24]
 8005b6e:	091b      	lsrs	r3, r3, #4
 8005b70:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b74:	441a      	add	r2, r3
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	699a      	ldr	r2, [r3, #24]
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	091b      	lsrs	r3, r3, #4
 8005b82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b86:	441a      	add	r2, r3
 8005b88:	697b      	ldr	r3, [r7, #20]
 8005b8a:	619a      	str	r2, [r3, #24]
 8005b8c:	e016      	b.n	8005bbc <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	0c5b      	lsrs	r3, r3, #17
 8005b92:	f003 030f 	and.w	r3, r3, #15
 8005b96:	2b06      	cmp	r3, #6
 8005b98:	d110      	bne.n	8005bbc <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005ba0:	2208      	movs	r2, #8
 8005ba2:	4619      	mov	r1, r3
 8005ba4:	6a38      	ldr	r0, [r7, #32]
 8005ba6:	f003 ff5f 	bl	8009a68 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	699a      	ldr	r2, [r3, #24]
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	091b      	lsrs	r3, r3, #4
 8005bb2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bb6:	441a      	add	r2, r3
 8005bb8:	697b      	ldr	r3, [r7, #20]
 8005bba:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	699a      	ldr	r2, [r3, #24]
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f042 0210 	orr.w	r2, r2, #16
 8005bca:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f004 f89c 	bl	8009d0e <USB_ReadInterrupts>
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005bdc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005be0:	d16e      	bne.n	8005cc0 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8005be2:	2300      	movs	r3, #0
 8005be4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4618      	mov	r0, r3
 8005bec:	f004 f8a2 	bl	8009d34 <USB_ReadDevAllOutEpInterrupt>
 8005bf0:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005bf2:	e062      	b.n	8005cba <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bf6:	f003 0301 	and.w	r3, r3, #1
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d057      	beq.n	8005cae <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c04:	b2d2      	uxtb	r2, r2
 8005c06:	4611      	mov	r1, r2
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f004 f8c7 	bl	8009d9c <USB_ReadDevOutEPInterrupt>
 8005c0e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	f003 0301 	and.w	r3, r3, #1
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d00c      	beq.n	8005c34 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c1c:	015a      	lsls	r2, r3, #5
 8005c1e:	69fb      	ldr	r3, [r7, #28]
 8005c20:	4413      	add	r3, r2
 8005c22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c26:	461a      	mov	r2, r3
 8005c28:	2301      	movs	r3, #1
 8005c2a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005c2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c2e:	6878      	ldr	r0, [r7, #4]
 8005c30:	f000 fdb0 	bl	8006794 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	f003 0308 	and.w	r3, r3, #8
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d00c      	beq.n	8005c58 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	2308      	movs	r3, #8
 8005c4e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005c50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 feaa 	bl	80069ac <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	f003 0310 	and.w	r3, r3, #16
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d008      	beq.n	8005c74 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c64:	015a      	lsls	r2, r3, #5
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	4413      	add	r3, r2
 8005c6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c6e:	461a      	mov	r2, r3
 8005c70:	2310      	movs	r3, #16
 8005c72:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f003 0320 	and.w	r3, r3, #32
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d008      	beq.n	8005c90 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c80:	015a      	lsls	r2, r3, #5
 8005c82:	69fb      	ldr	r3, [r7, #28]
 8005c84:	4413      	add	r3, r2
 8005c86:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	2320      	movs	r3, #32
 8005c8e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d009      	beq.n	8005cae <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9c:	015a      	lsls	r2, r3, #5
 8005c9e:	69fb      	ldr	r3, [r7, #28]
 8005ca0:	4413      	add	r3, r2
 8005ca2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ca6:	461a      	mov	r2, r3
 8005ca8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005cac:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb0:	3301      	adds	r3, #1
 8005cb2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cb6:	085b      	lsrs	r3, r3, #1
 8005cb8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005cba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d199      	bne.n	8005bf4 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f004 f822 	bl	8009d0e <USB_ReadInterrupts>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005cd0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005cd4:	f040 80c0 	bne.w	8005e58 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f004 f843 	bl	8009d68 <USB_ReadDevAllInEpInterrupt>
 8005ce2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005ce8:	e0b2      	b.n	8005e50 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cec:	f003 0301 	and.w	r3, r3, #1
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f000 80a7 	beq.w	8005e44 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cfc:	b2d2      	uxtb	r2, r2
 8005cfe:	4611      	mov	r1, r2
 8005d00:	4618      	mov	r0, r3
 8005d02:	f004 f869 	bl	8009dd8 <USB_ReadDevInEPInterrupt>
 8005d06:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	f003 0301 	and.w	r3, r3, #1
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d057      	beq.n	8005dc2 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d14:	f003 030f 	and.w	r3, r3, #15
 8005d18:	2201      	movs	r2, #1
 8005d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d1e:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005d20:	69fb      	ldr	r3, [r7, #28]
 8005d22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005d26:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	43db      	mvns	r3, r3
 8005d2c:	69f9      	ldr	r1, [r7, #28]
 8005d2e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005d32:	4013      	ands	r3, r2
 8005d34:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d38:	015a      	lsls	r2, r3, #5
 8005d3a:	69fb      	ldr	r3, [r7, #28]
 8005d3c:	4413      	add	r3, r2
 8005d3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d42:	461a      	mov	r2, r3
 8005d44:	2301      	movs	r3, #1
 8005d46:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	691b      	ldr	r3, [r3, #16]
 8005d4c:	2b01      	cmp	r3, #1
 8005d4e:	d132      	bne.n	8005db6 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005d50:	6879      	ldr	r1, [r7, #4]
 8005d52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d54:	4613      	mov	r3, r2
 8005d56:	00db      	lsls	r3, r3, #3
 8005d58:	1a9b      	subs	r3, r3, r2
 8005d5a:	009b      	lsls	r3, r3, #2
 8005d5c:	440b      	add	r3, r1
 8005d5e:	3348      	adds	r3, #72	; 0x48
 8005d60:	6819      	ldr	r1, [r3, #0]
 8005d62:	6878      	ldr	r0, [r7, #4]
 8005d64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d66:	4613      	mov	r3, r2
 8005d68:	00db      	lsls	r3, r3, #3
 8005d6a:	1a9b      	subs	r3, r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	4403      	add	r3, r0
 8005d70:	3344      	adds	r3, #68	; 0x44
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4419      	add	r1, r3
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d7a:	4613      	mov	r3, r2
 8005d7c:	00db      	lsls	r3, r3, #3
 8005d7e:	1a9b      	subs	r3, r3, r2
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	4403      	add	r3, r0
 8005d84:	3348      	adds	r3, #72	; 0x48
 8005d86:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d113      	bne.n	8005db6 <HAL_PCD_IRQHandler+0x31c>
 8005d8e:	6879      	ldr	r1, [r7, #4]
 8005d90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d92:	4613      	mov	r3, r2
 8005d94:	00db      	lsls	r3, r3, #3
 8005d96:	1a9b      	subs	r3, r3, r2
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	440b      	add	r3, r1
 8005d9c:	3350      	adds	r3, #80	; 0x50
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d108      	bne.n	8005db6 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6818      	ldr	r0, [r3, #0]
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005dae:	461a      	mov	r2, r3
 8005db0:	2101      	movs	r1, #1
 8005db2:	f004 f871 	bl	8009e98 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005db8:	b2db      	uxtb	r3, r3
 8005dba:	4619      	mov	r1, r3
 8005dbc:	6878      	ldr	r0, [r7, #4]
 8005dbe:	f005 ff38 	bl	800bc32 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	f003 0308 	and.w	r3, r3, #8
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d008      	beq.n	8005dde <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dce:	015a      	lsls	r2, r3, #5
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	4413      	add	r3, r2
 8005dd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dd8:	461a      	mov	r2, r3
 8005dda:	2308      	movs	r3, #8
 8005ddc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	f003 0310 	and.w	r3, r3, #16
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d008      	beq.n	8005dfa <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dea:	015a      	lsls	r2, r3, #5
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	4413      	add	r3, r2
 8005df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005df4:	461a      	mov	r2, r3
 8005df6:	2310      	movs	r3, #16
 8005df8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d008      	beq.n	8005e16 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e06:	015a      	lsls	r2, r3, #5
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e10:	461a      	mov	r2, r3
 8005e12:	2340      	movs	r3, #64	; 0x40
 8005e14:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005e16:	693b      	ldr	r3, [r7, #16]
 8005e18:	f003 0302 	and.w	r3, r3, #2
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d008      	beq.n	8005e32 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e22:	015a      	lsls	r2, r3, #5
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	4413      	add	r3, r2
 8005e28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	2302      	movs	r3, #2
 8005e30:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d003      	beq.n	8005e44 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005e3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f000 fc1b 	bl	800667a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005e44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e46:	3301      	adds	r3, #1
 8005e48:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e4c:	085b      	lsrs	r3, r3, #1
 8005e4e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f47f af49 	bne.w	8005cea <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	f003 ff56 	bl	8009d0e <USB_ReadInterrupts>
 8005e62:	4603      	mov	r3, r0
 8005e64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005e6c:	d122      	bne.n	8005eb4 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	69fa      	ldr	r2, [r7, #28]
 8005e78:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e7c:	f023 0301 	bic.w	r3, r3, #1
 8005e80:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d108      	bne.n	8005e9e <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2200      	movs	r2, #0
 8005e90:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005e94:	2100      	movs	r1, #0
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 fe26 	bl	8006ae8 <HAL_PCDEx_LPM_Callback>
 8005e9c:	e002      	b.n	8005ea4 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f005 ff3e 	bl	800bd20 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	695a      	ldr	r2, [r3, #20]
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005eb2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4618      	mov	r0, r3
 8005eba:	f003 ff28 	bl	8009d0e <USB_ReadInterrupts>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ec4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ec8:	d112      	bne.n	8005ef0 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ed0:	689b      	ldr	r3, [r3, #8]
 8005ed2:	f003 0301 	and.w	r3, r3, #1
 8005ed6:	2b01      	cmp	r3, #1
 8005ed8:	d102      	bne.n	8005ee0 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f005 fefa 	bl	800bcd4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	695a      	ldr	r2, [r3, #20]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005eee:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	f003 ff0a 	bl	8009d0e <USB_ReadInterrupts>
 8005efa:	4603      	mov	r3, r0
 8005efc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f04:	f040 80c7 	bne.w	8006096 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f08:	69fb      	ldr	r3, [r7, #28]
 8005f0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	69fa      	ldr	r2, [r7, #28]
 8005f12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005f16:	f023 0301 	bic.w	r3, r3, #1
 8005f1a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2110      	movs	r1, #16
 8005f22:	4618      	mov	r0, r3
 8005f24:	f002 ffea 	bl	8008efc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f28:	2300      	movs	r3, #0
 8005f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005f2c:	e056      	b.n	8005fdc <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	69fb      	ldr	r3, [r7, #28]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f3a:	461a      	mov	r2, r3
 8005f3c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005f40:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005f42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f44:	015a      	lsls	r2, r3, #5
 8005f46:	69fb      	ldr	r3, [r7, #28]
 8005f48:	4413      	add	r3, r2
 8005f4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f52:	0151      	lsls	r1, r2, #5
 8005f54:	69fa      	ldr	r2, [r7, #28]
 8005f56:	440a      	add	r2, r1
 8005f58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f5c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005f60:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f64:	015a      	lsls	r2, r3, #5
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	4413      	add	r3, r2
 8005f6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f72:	0151      	lsls	r1, r2, #5
 8005f74:	69fa      	ldr	r2, [r7, #28]
 8005f76:	440a      	add	r2, r1
 8005f78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005f7c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005f80:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f84:	015a      	lsls	r2, r3, #5
 8005f86:	69fb      	ldr	r3, [r7, #28]
 8005f88:	4413      	add	r3, r2
 8005f8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f8e:	461a      	mov	r2, r3
 8005f90:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005f94:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005f96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f98:	015a      	lsls	r2, r3, #5
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fa6:	0151      	lsls	r1, r2, #5
 8005fa8:	69fa      	ldr	r2, [r7, #28]
 8005faa:	440a      	add	r2, r1
 8005fac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fb0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005fb4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fb8:	015a      	lsls	r2, r3, #5
 8005fba:	69fb      	ldr	r3, [r7, #28]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fc6:	0151      	lsls	r1, r2, #5
 8005fc8:	69fa      	ldr	r2, [r7, #28]
 8005fca:	440a      	add	r2, r1
 8005fcc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005fd0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005fd4:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005fd8:	3301      	adds	r3, #1
 8005fda:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d3a3      	bcc.n	8005f2e <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005fe6:	69fb      	ldr	r3, [r7, #28]
 8005fe8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fec:	69db      	ldr	r3, [r3, #28]
 8005fee:	69fa      	ldr	r2, [r7, #28]
 8005ff0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ff4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005ff8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d016      	beq.n	8006030 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006002:	69fb      	ldr	r3, [r7, #28]
 8006004:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006008:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800600c:	69fa      	ldr	r2, [r7, #28]
 800600e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006012:	f043 030b 	orr.w	r3, r3, #11
 8006016:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800601a:	69fb      	ldr	r3, [r7, #28]
 800601c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006022:	69fa      	ldr	r2, [r7, #28]
 8006024:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006028:	f043 030b 	orr.w	r3, r3, #11
 800602c:	6453      	str	r3, [r2, #68]	; 0x44
 800602e:	e015      	b.n	800605c <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006030:	69fb      	ldr	r3, [r7, #28]
 8006032:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006036:	695b      	ldr	r3, [r3, #20]
 8006038:	69fa      	ldr	r2, [r7, #28]
 800603a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800603e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006042:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8006046:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006048:	69fb      	ldr	r3, [r7, #28]
 800604a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800604e:	691b      	ldr	r3, [r3, #16]
 8006050:	69fa      	ldr	r2, [r7, #28]
 8006052:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006056:	f043 030b 	orr.w	r3, r3, #11
 800605a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	69fa      	ldr	r2, [r7, #28]
 8006066:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800606a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800606e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6818      	ldr	r0, [r3, #0]
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	691b      	ldr	r3, [r3, #16]
 8006078:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006080:	461a      	mov	r2, r3
 8006082:	f003 ff09 	bl	8009e98 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	695a      	ldr	r2, [r3, #20]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8006094:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4618      	mov	r0, r3
 800609c:	f003 fe37 	bl	8009d0e <USB_ReadInterrupts>
 80060a0:	4603      	mov	r3, r0
 80060a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80060a6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060aa:	d124      	bne.n	80060f6 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4618      	mov	r0, r3
 80060b2:	f003 fecd 	bl	8009e50 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4618      	mov	r0, r3
 80060bc:	f002 ff7f 	bl	8008fbe <USB_GetDevSpeed>
 80060c0:	4603      	mov	r3, r0
 80060c2:	461a      	mov	r2, r3
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681c      	ldr	r4, [r3, #0]
 80060cc:	f001 f944 	bl	8007358 <HAL_RCC_GetHCLKFreq>
 80060d0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	461a      	mov	r2, r3
 80060da:	4620      	mov	r0, r4
 80060dc:	f002 fcbc 	bl	8008a58 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f005 fdce 	bl	800bc82 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	695a      	ldr	r2, [r3, #20]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80060f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	4618      	mov	r0, r3
 80060fc:	f003 fe07 	bl	8009d0e <USB_ReadInterrupts>
 8006100:	4603      	mov	r3, r0
 8006102:	f003 0308 	and.w	r3, r3, #8
 8006106:	2b08      	cmp	r3, #8
 8006108:	d10a      	bne.n	8006120 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f005 fdab 	bl	800bc66 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	695a      	ldr	r2, [r3, #20]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f002 0208 	and.w	r2, r2, #8
 800611e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4618      	mov	r0, r3
 8006126:	f003 fdf2 	bl	8009d0e <USB_ReadInterrupts>
 800612a:	4603      	mov	r3, r0
 800612c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006130:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006134:	d10f      	bne.n	8006156 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006136:	2300      	movs	r3, #0
 8006138:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800613a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613c:	b2db      	uxtb	r3, r3
 800613e:	4619      	mov	r1, r3
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	f005 fe0d 	bl	800bd60 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	695a      	ldr	r2, [r3, #20]
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8006154:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	4618      	mov	r0, r3
 800615c:	f003 fdd7 	bl	8009d0e <USB_ReadInterrupts>
 8006160:	4603      	mov	r3, r0
 8006162:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006166:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800616a:	d10f      	bne.n	800618c <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800616c:	2300      	movs	r3, #0
 800616e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006172:	b2db      	uxtb	r3, r3
 8006174:	4619      	mov	r1, r3
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f005 fde0 	bl	800bd3c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	695a      	ldr	r2, [r3, #20]
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800618a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4618      	mov	r0, r3
 8006192:	f003 fdbc 	bl	8009d0e <USB_ReadInterrupts>
 8006196:	4603      	mov	r3, r0
 8006198:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800619c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061a0:	d10a      	bne.n	80061b8 <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f005 fdee 	bl	800bd84 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	695a      	ldr	r2, [r3, #20]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80061b6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	4618      	mov	r0, r3
 80061be:	f003 fda6 	bl	8009d0e <USB_ReadInterrupts>
 80061c2:	4603      	mov	r3, r0
 80061c4:	f003 0304 	and.w	r3, r3, #4
 80061c8:	2b04      	cmp	r3, #4
 80061ca:	d115      	bne.n	80061f8 <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80061d4:	69bb      	ldr	r3, [r7, #24]
 80061d6:	f003 0304 	and.w	r3, r3, #4
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d002      	beq.n	80061e4 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f005 fdde 	bl	800bda0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	6859      	ldr	r1, [r3, #4]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	69ba      	ldr	r2, [r7, #24]
 80061f0:	430a      	orrs	r2, r1
 80061f2:	605a      	str	r2, [r3, #4]
 80061f4:	e000      	b.n	80061f8 <HAL_PCD_IRQHandler+0x75e>
      return;
 80061f6:	bf00      	nop
    }
  }
}
 80061f8:	3734      	adds	r7, #52	; 0x34
 80061fa:	46bd      	mov	sp, r7
 80061fc:	bd90      	pop	{r4, r7, pc}

080061fe <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80061fe:	b580      	push	{r7, lr}
 8006200:	b082      	sub	sp, #8
 8006202:	af00      	add	r7, sp, #0
 8006204:	6078      	str	r0, [r7, #4]
 8006206:	460b      	mov	r3, r1
 8006208:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006210:	2b01      	cmp	r3, #1
 8006212:	d101      	bne.n	8006218 <HAL_PCD_SetAddress+0x1a>
 8006214:	2302      	movs	r3, #2
 8006216:	e013      	b.n	8006240 <HAL_PCD_SetAddress+0x42>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	78fa      	ldrb	r2, [r7, #3]
 8006224:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	78fa      	ldrb	r2, [r7, #3]
 800622e:	4611      	mov	r1, r2
 8006230:	4618      	mov	r0, r3
 8006232:	f003 fd16 	bl	8009c62 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800623e:	2300      	movs	r3, #0
}
 8006240:	4618      	mov	r0, r3
 8006242:	3708      	adds	r7, #8
 8006244:	46bd      	mov	sp, r7
 8006246:	bd80      	pop	{r7, pc}

08006248 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b084      	sub	sp, #16
 800624c:	af00      	add	r7, sp, #0
 800624e:	6078      	str	r0, [r7, #4]
 8006250:	4608      	mov	r0, r1
 8006252:	4611      	mov	r1, r2
 8006254:	461a      	mov	r2, r3
 8006256:	4603      	mov	r3, r0
 8006258:	70fb      	strb	r3, [r7, #3]
 800625a:	460b      	mov	r3, r1
 800625c:	803b      	strh	r3, [r7, #0]
 800625e:	4613      	mov	r3, r2
 8006260:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8006262:	2300      	movs	r3, #0
 8006264:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006266:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800626a:	2b00      	cmp	r3, #0
 800626c:	da0f      	bge.n	800628e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800626e:	78fb      	ldrb	r3, [r7, #3]
 8006270:	f003 020f 	and.w	r2, r3, #15
 8006274:	4613      	mov	r3, r2
 8006276:	00db      	lsls	r3, r3, #3
 8006278:	1a9b      	subs	r3, r3, r2
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	3338      	adds	r3, #56	; 0x38
 800627e:	687a      	ldr	r2, [r7, #4]
 8006280:	4413      	add	r3, r2
 8006282:	3304      	adds	r3, #4
 8006284:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2201      	movs	r2, #1
 800628a:	705a      	strb	r2, [r3, #1]
 800628c:	e00f      	b.n	80062ae <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800628e:	78fb      	ldrb	r3, [r7, #3]
 8006290:	f003 020f 	and.w	r2, r3, #15
 8006294:	4613      	mov	r3, r2
 8006296:	00db      	lsls	r3, r3, #3
 8006298:	1a9b      	subs	r3, r3, r2
 800629a:	009b      	lsls	r3, r3, #2
 800629c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80062a0:	687a      	ldr	r2, [r7, #4]
 80062a2:	4413      	add	r3, r2
 80062a4:	3304      	adds	r3, #4
 80062a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	2200      	movs	r2, #0
 80062ac:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80062ae:	78fb      	ldrb	r3, [r7, #3]
 80062b0:	f003 030f 	and.w	r3, r3, #15
 80062b4:	b2da      	uxtb	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80062ba:	883a      	ldrh	r2, [r7, #0]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	78ba      	ldrb	r2, [r7, #2]
 80062c4:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	785b      	ldrb	r3, [r3, #1]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d004      	beq.n	80062d8 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	781b      	ldrb	r3, [r3, #0]
 80062d2:	b29a      	uxth	r2, r3
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80062d8:	78bb      	ldrb	r3, [r7, #2]
 80062da:	2b02      	cmp	r3, #2
 80062dc:	d102      	bne.n	80062e4 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	2200      	movs	r2, #0
 80062e2:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d101      	bne.n	80062f2 <HAL_PCD_EP_Open+0xaa>
 80062ee:	2302      	movs	r3, #2
 80062f0:	e00e      	b.n	8006310 <HAL_PCD_EP_Open+0xc8>
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2201      	movs	r2, #1
 80062f6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68f9      	ldr	r1, [r7, #12]
 8006300:	4618      	mov	r0, r3
 8006302:	f002 fe81 	bl	8009008 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	2200      	movs	r2, #0
 800630a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800630e:	7afb      	ldrb	r3, [r7, #11]
}
 8006310:	4618      	mov	r0, r3
 8006312:	3710      	adds	r7, #16
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}

08006318 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	460b      	mov	r3, r1
 8006322:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006324:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006328:	2b00      	cmp	r3, #0
 800632a:	da0f      	bge.n	800634c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800632c:	78fb      	ldrb	r3, [r7, #3]
 800632e:	f003 020f 	and.w	r2, r3, #15
 8006332:	4613      	mov	r3, r2
 8006334:	00db      	lsls	r3, r3, #3
 8006336:	1a9b      	subs	r3, r3, r2
 8006338:	009b      	lsls	r3, r3, #2
 800633a:	3338      	adds	r3, #56	; 0x38
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	4413      	add	r3, r2
 8006340:	3304      	adds	r3, #4
 8006342:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2201      	movs	r2, #1
 8006348:	705a      	strb	r2, [r3, #1]
 800634a:	e00f      	b.n	800636c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800634c:	78fb      	ldrb	r3, [r7, #3]
 800634e:	f003 020f 	and.w	r2, r3, #15
 8006352:	4613      	mov	r3, r2
 8006354:	00db      	lsls	r3, r3, #3
 8006356:	1a9b      	subs	r3, r3, r2
 8006358:	009b      	lsls	r3, r3, #2
 800635a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800635e:	687a      	ldr	r2, [r7, #4]
 8006360:	4413      	add	r3, r2
 8006362:	3304      	adds	r3, #4
 8006364:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2200      	movs	r2, #0
 800636a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800636c:	78fb      	ldrb	r3, [r7, #3]
 800636e:	f003 030f 	and.w	r3, r3, #15
 8006372:	b2da      	uxtb	r2, r3
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800637e:	2b01      	cmp	r3, #1
 8006380:	d101      	bne.n	8006386 <HAL_PCD_EP_Close+0x6e>
 8006382:	2302      	movs	r3, #2
 8006384:	e00e      	b.n	80063a4 <HAL_PCD_EP_Close+0x8c>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2201      	movs	r2, #1
 800638a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	68f9      	ldr	r1, [r7, #12]
 8006394:	4618      	mov	r0, r3
 8006396:	f002 febf 	bl	8009118 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	2200      	movs	r2, #0
 800639e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80063a2:	2300      	movs	r3, #0
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	3710      	adds	r7, #16
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bd80      	pop	{r7, pc}

080063ac <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b086      	sub	sp, #24
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	607a      	str	r2, [r7, #4]
 80063b6:	603b      	str	r3, [r7, #0]
 80063b8:	460b      	mov	r3, r1
 80063ba:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80063bc:	7afb      	ldrb	r3, [r7, #11]
 80063be:	f003 020f 	and.w	r2, r3, #15
 80063c2:	4613      	mov	r3, r2
 80063c4:	00db      	lsls	r3, r3, #3
 80063c6:	1a9b      	subs	r3, r3, r2
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80063ce:	68fa      	ldr	r2, [r7, #12]
 80063d0:	4413      	add	r3, r2
 80063d2:	3304      	adds	r3, #4
 80063d4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	687a      	ldr	r2, [r7, #4]
 80063da:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80063dc:	697b      	ldr	r3, [r7, #20]
 80063de:	683a      	ldr	r2, [r7, #0]
 80063e0:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80063e2:	697b      	ldr	r3, [r7, #20]
 80063e4:	2200      	movs	r2, #0
 80063e6:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	2200      	movs	r2, #0
 80063ec:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80063ee:	7afb      	ldrb	r3, [r7, #11]
 80063f0:	f003 030f 	and.w	r3, r3, #15
 80063f4:	b2da      	uxtb	r2, r3
 80063f6:	697b      	ldr	r3, [r7, #20]
 80063f8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	691b      	ldr	r3, [r3, #16]
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d102      	bne.n	8006408 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006408:	7afb      	ldrb	r3, [r7, #11]
 800640a:	f003 030f 	and.w	r3, r3, #15
 800640e:	2b00      	cmp	r3, #0
 8006410:	d109      	bne.n	8006426 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	6818      	ldr	r0, [r3, #0]
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	691b      	ldr	r3, [r3, #16]
 800641a:	b2db      	uxtb	r3, r3
 800641c:	461a      	mov	r2, r3
 800641e:	6979      	ldr	r1, [r7, #20]
 8006420:	f003 f99a 	bl	8009758 <USB_EP0StartXfer>
 8006424:	e008      	b.n	8006438 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	6818      	ldr	r0, [r3, #0]
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	691b      	ldr	r3, [r3, #16]
 800642e:	b2db      	uxtb	r3, r3
 8006430:	461a      	mov	r2, r3
 8006432:	6979      	ldr	r1, [r7, #20]
 8006434:	f002 ff4c 	bl	80092d0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006438:	2300      	movs	r3, #0
}
 800643a:	4618      	mov	r0, r3
 800643c:	3718      	adds	r7, #24
 800643e:	46bd      	mov	sp, r7
 8006440:	bd80      	pop	{r7, pc}

08006442 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006442:	b480      	push	{r7}
 8006444:	b083      	sub	sp, #12
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
 800644a:	460b      	mov	r3, r1
 800644c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800644e:	78fb      	ldrb	r3, [r7, #3]
 8006450:	f003 020f 	and.w	r2, r3, #15
 8006454:	6879      	ldr	r1, [r7, #4]
 8006456:	4613      	mov	r3, r2
 8006458:	00db      	lsls	r3, r3, #3
 800645a:	1a9b      	subs	r3, r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	440b      	add	r3, r1
 8006460:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006464:	681b      	ldr	r3, [r3, #0]
}
 8006466:	4618      	mov	r0, r3
 8006468:	370c      	adds	r7, #12
 800646a:	46bd      	mov	sp, r7
 800646c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006470:	4770      	bx	lr

08006472 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006472:	b580      	push	{r7, lr}
 8006474:	b086      	sub	sp, #24
 8006476:	af00      	add	r7, sp, #0
 8006478:	60f8      	str	r0, [r7, #12]
 800647a:	607a      	str	r2, [r7, #4]
 800647c:	603b      	str	r3, [r7, #0]
 800647e:	460b      	mov	r3, r1
 8006480:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006482:	7afb      	ldrb	r3, [r7, #11]
 8006484:	f003 020f 	and.w	r2, r3, #15
 8006488:	4613      	mov	r3, r2
 800648a:	00db      	lsls	r3, r3, #3
 800648c:	1a9b      	subs	r3, r3, r2
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	3338      	adds	r3, #56	; 0x38
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	4413      	add	r3, r2
 8006496:	3304      	adds	r3, #4
 8006498:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	687a      	ldr	r2, [r7, #4]
 800649e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	683a      	ldr	r2, [r7, #0]
 80064a4:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	2200      	movs	r2, #0
 80064aa:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	2201      	movs	r2, #1
 80064b0:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80064b2:	7afb      	ldrb	r3, [r7, #11]
 80064b4:	f003 030f 	and.w	r3, r3, #15
 80064b8:	b2da      	uxtb	r2, r3
 80064ba:	697b      	ldr	r3, [r7, #20]
 80064bc:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	2b01      	cmp	r3, #1
 80064c4:	d102      	bne.n	80064cc <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80064cc:	7afb      	ldrb	r3, [r7, #11]
 80064ce:	f003 030f 	and.w	r3, r3, #15
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d109      	bne.n	80064ea <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	6818      	ldr	r0, [r3, #0]
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	461a      	mov	r2, r3
 80064e2:	6979      	ldr	r1, [r7, #20]
 80064e4:	f003 f938 	bl	8009758 <USB_EP0StartXfer>
 80064e8:	e008      	b.n	80064fc <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	6818      	ldr	r0, [r3, #0]
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	b2db      	uxtb	r3, r3
 80064f4:	461a      	mov	r2, r3
 80064f6:	6979      	ldr	r1, [r7, #20]
 80064f8:	f002 feea 	bl	80092d0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3718      	adds	r7, #24
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}

08006506 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006506:	b580      	push	{r7, lr}
 8006508:	b084      	sub	sp, #16
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]
 800650e:	460b      	mov	r3, r1
 8006510:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006512:	78fb      	ldrb	r3, [r7, #3]
 8006514:	f003 020f 	and.w	r2, r3, #15
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	429a      	cmp	r2, r3
 800651e:	d901      	bls.n	8006524 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e050      	b.n	80065c6 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006524:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006528:	2b00      	cmp	r3, #0
 800652a:	da0f      	bge.n	800654c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800652c:	78fb      	ldrb	r3, [r7, #3]
 800652e:	f003 020f 	and.w	r2, r3, #15
 8006532:	4613      	mov	r3, r2
 8006534:	00db      	lsls	r3, r3, #3
 8006536:	1a9b      	subs	r3, r3, r2
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	3338      	adds	r3, #56	; 0x38
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	4413      	add	r3, r2
 8006540:	3304      	adds	r3, #4
 8006542:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	2201      	movs	r2, #1
 8006548:	705a      	strb	r2, [r3, #1]
 800654a:	e00d      	b.n	8006568 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800654c:	78fa      	ldrb	r2, [r7, #3]
 800654e:	4613      	mov	r3, r2
 8006550:	00db      	lsls	r3, r3, #3
 8006552:	1a9b      	subs	r3, r3, r2
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	4413      	add	r3, r2
 800655e:	3304      	adds	r3, #4
 8006560:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2201      	movs	r2, #1
 800656c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800656e:	78fb      	ldrb	r3, [r7, #3]
 8006570:	f003 030f 	and.w	r3, r3, #15
 8006574:	b2da      	uxtb	r2, r3
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8006580:	2b01      	cmp	r3, #1
 8006582:	d101      	bne.n	8006588 <HAL_PCD_EP_SetStall+0x82>
 8006584:	2302      	movs	r3, #2
 8006586:	e01e      	b.n	80065c6 <HAL_PCD_EP_SetStall+0xc0>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	68f9      	ldr	r1, [r7, #12]
 8006596:	4618      	mov	r0, r3
 8006598:	f003 fa8f 	bl	8009aba <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800659c:	78fb      	ldrb	r3, [r7, #3]
 800659e:	f003 030f 	and.w	r3, r3, #15
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d10a      	bne.n	80065bc <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6818      	ldr	r0, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	691b      	ldr	r3, [r3, #16]
 80065ae:	b2d9      	uxtb	r1, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80065b6:	461a      	mov	r2, r3
 80065b8:	f003 fc6e 	bl	8009e98 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2200      	movs	r2, #0
 80065c0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80065c4:	2300      	movs	r3, #0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3710      	adds	r7, #16
 80065ca:	46bd      	mov	sp, r7
 80065cc:	bd80      	pop	{r7, pc}

080065ce <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80065ce:	b580      	push	{r7, lr}
 80065d0:	b084      	sub	sp, #16
 80065d2:	af00      	add	r7, sp, #0
 80065d4:	6078      	str	r0, [r7, #4]
 80065d6:	460b      	mov	r3, r1
 80065d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80065da:	78fb      	ldrb	r3, [r7, #3]
 80065dc:	f003 020f 	and.w	r2, r3, #15
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d901      	bls.n	80065ec <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80065e8:	2301      	movs	r3, #1
 80065ea:	e042      	b.n	8006672 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80065ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	da0f      	bge.n	8006614 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065f4:	78fb      	ldrb	r3, [r7, #3]
 80065f6:	f003 020f 	and.w	r2, r3, #15
 80065fa:	4613      	mov	r3, r2
 80065fc:	00db      	lsls	r3, r3, #3
 80065fe:	1a9b      	subs	r3, r3, r2
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	3338      	adds	r3, #56	; 0x38
 8006604:	687a      	ldr	r2, [r7, #4]
 8006606:	4413      	add	r3, r2
 8006608:	3304      	adds	r3, #4
 800660a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	2201      	movs	r2, #1
 8006610:	705a      	strb	r2, [r3, #1]
 8006612:	e00f      	b.n	8006634 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006614:	78fb      	ldrb	r3, [r7, #3]
 8006616:	f003 020f 	and.w	r2, r3, #15
 800661a:	4613      	mov	r3, r2
 800661c:	00db      	lsls	r3, r3, #3
 800661e:	1a9b      	subs	r3, r3, r2
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	4413      	add	r3, r2
 800662a:	3304      	adds	r3, #4
 800662c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	2200      	movs	r2, #0
 8006632:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2200      	movs	r2, #0
 8006638:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800663a:	78fb      	ldrb	r3, [r7, #3]
 800663c:	f003 030f 	and.w	r3, r3, #15
 8006640:	b2da      	uxtb	r2, r3
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800664c:	2b01      	cmp	r3, #1
 800664e:	d101      	bne.n	8006654 <HAL_PCD_EP_ClrStall+0x86>
 8006650:	2302      	movs	r3, #2
 8006652:	e00e      	b.n	8006672 <HAL_PCD_EP_ClrStall+0xa4>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	68f9      	ldr	r1, [r7, #12]
 8006662:	4618      	mov	r0, r3
 8006664:	f003 fa97 	bl	8009b96 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	2200      	movs	r2, #0
 800666c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006670:	2300      	movs	r3, #0
}
 8006672:	4618      	mov	r0, r3
 8006674:	3710      	adds	r7, #16
 8006676:	46bd      	mov	sp, r7
 8006678:	bd80      	pop	{r7, pc}

0800667a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800667a:	b580      	push	{r7, lr}
 800667c:	b08a      	sub	sp, #40	; 0x28
 800667e:	af02      	add	r7, sp, #8
 8006680:	6078      	str	r0, [r7, #4]
 8006682:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800668e:	683a      	ldr	r2, [r7, #0]
 8006690:	4613      	mov	r3, r2
 8006692:	00db      	lsls	r3, r3, #3
 8006694:	1a9b      	subs	r3, r3, r2
 8006696:	009b      	lsls	r3, r3, #2
 8006698:	3338      	adds	r3, #56	; 0x38
 800669a:	687a      	ldr	r2, [r7, #4]
 800669c:	4413      	add	r3, r2
 800669e:	3304      	adds	r3, #4
 80066a0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	699a      	ldr	r2, [r3, #24]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	695b      	ldr	r3, [r3, #20]
 80066aa:	429a      	cmp	r2, r3
 80066ac:	d901      	bls.n	80066b2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	e06c      	b.n	800678c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	695a      	ldr	r2, [r3, #20]
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	69fa      	ldr	r2, [r7, #28]
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d902      	bls.n	80066ce <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	689b      	ldr	r3, [r3, #8]
 80066cc:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80066ce:	69fb      	ldr	r3, [r7, #28]
 80066d0:	3303      	adds	r3, #3
 80066d2:	089b      	lsrs	r3, r3, #2
 80066d4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80066d6:	e02b      	b.n	8006730 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	695a      	ldr	r2, [r3, #20]
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	699b      	ldr	r3, [r3, #24]
 80066e0:	1ad3      	subs	r3, r2, r3
 80066e2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	689b      	ldr	r3, [r3, #8]
 80066e8:	69fa      	ldr	r2, [r7, #28]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d902      	bls.n	80066f4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80066f4:	69fb      	ldr	r3, [r7, #28]
 80066f6:	3303      	adds	r3, #3
 80066f8:	089b      	lsrs	r3, r3, #2
 80066fa:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	68d9      	ldr	r1, [r3, #12]
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	b2da      	uxtb	r2, r3
 8006704:	69fb      	ldr	r3, [r7, #28]
 8006706:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800670c:	b2db      	uxtb	r3, r3
 800670e:	9300      	str	r3, [sp, #0]
 8006710:	4603      	mov	r3, r0
 8006712:	6978      	ldr	r0, [r7, #20]
 8006714:	f003 f973 	bl	80099fe <USB_WritePacket>

    ep->xfer_buff  += len;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	68da      	ldr	r2, [r3, #12]
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	441a      	add	r2, r3
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	699a      	ldr	r2, [r3, #24]
 8006728:	69fb      	ldr	r3, [r7, #28]
 800672a:	441a      	add	r2, r3
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006730:	683b      	ldr	r3, [r7, #0]
 8006732:	015a      	lsls	r2, r3, #5
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	4413      	add	r3, r2
 8006738:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800673c:	699b      	ldr	r3, [r3, #24]
 800673e:	b29b      	uxth	r3, r3
 8006740:	69ba      	ldr	r2, [r7, #24]
 8006742:	429a      	cmp	r2, r3
 8006744:	d809      	bhi.n	800675a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	699a      	ldr	r2, [r3, #24]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800674e:	429a      	cmp	r2, r3
 8006750:	d203      	bcs.n	800675a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	695b      	ldr	r3, [r3, #20]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d1be      	bne.n	80066d8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	695a      	ldr	r2, [r3, #20]
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	699b      	ldr	r3, [r3, #24]
 8006762:	429a      	cmp	r2, r3
 8006764:	d811      	bhi.n	800678a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	f003 030f 	and.w	r3, r3, #15
 800676c:	2201      	movs	r2, #1
 800676e:	fa02 f303 	lsl.w	r3, r2, r3
 8006772:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800677a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	43db      	mvns	r3, r3
 8006780:	6939      	ldr	r1, [r7, #16]
 8006782:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006786:	4013      	ands	r3, r2
 8006788:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800678a:	2300      	movs	r3, #0
}
 800678c:	4618      	mov	r0, r3
 800678e:	3720      	adds	r7, #32
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	b086      	sub	sp, #24
 8006798:	af00      	add	r7, sp, #0
 800679a:	6078      	str	r0, [r7, #4]
 800679c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	333c      	adds	r3, #60	; 0x3c
 80067ac:	3304      	adds	r3, #4
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	015a      	lsls	r2, r3, #5
 80067b6:	693b      	ldr	r3, [r7, #16]
 80067b8:	4413      	add	r3, r2
 80067ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	691b      	ldr	r3, [r3, #16]
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	f040 80a0 	bne.w	800690c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	f003 0308 	and.w	r3, r3, #8
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d015      	beq.n	8006802 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	4a72      	ldr	r2, [pc, #456]	; (80069a4 <PCD_EP_OutXfrComplete_int+0x210>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	f240 80dd 	bls.w	800699a <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	f000 80d7 	beq.w	800699a <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	015a      	lsls	r2, r3, #5
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	4413      	add	r3, r2
 80067f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067f8:	461a      	mov	r2, r3
 80067fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80067fe:	6093      	str	r3, [r2, #8]
 8006800:	e0cb      	b.n	800699a <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006802:	68bb      	ldr	r3, [r7, #8]
 8006804:	f003 0320 	and.w	r3, r3, #32
 8006808:	2b00      	cmp	r3, #0
 800680a:	d009      	beq.n	8006820 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	015a      	lsls	r2, r3, #5
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	4413      	add	r3, r2
 8006814:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006818:	461a      	mov	r2, r3
 800681a:	2320      	movs	r3, #32
 800681c:	6093      	str	r3, [r2, #8]
 800681e:	e0bc      	b.n	800699a <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006826:	2b00      	cmp	r3, #0
 8006828:	f040 80b7 	bne.w	800699a <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	4a5d      	ldr	r2, [pc, #372]	; (80069a4 <PCD_EP_OutXfrComplete_int+0x210>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d90f      	bls.n	8006854 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00a      	beq.n	8006854 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	015a      	lsls	r2, r3, #5
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	4413      	add	r3, r2
 8006846:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800684a:	461a      	mov	r2, r3
 800684c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006850:	6093      	str	r3, [r2, #8]
 8006852:	e0a2      	b.n	800699a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8006854:	6879      	ldr	r1, [r7, #4]
 8006856:	683a      	ldr	r2, [r7, #0]
 8006858:	4613      	mov	r3, r2
 800685a:	00db      	lsls	r3, r3, #3
 800685c:	1a9b      	subs	r3, r3, r2
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	440b      	add	r3, r1
 8006862:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006866:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	0159      	lsls	r1, r3, #5
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	440b      	add	r3, r1
 8006870:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006874:	691b      	ldr	r3, [r3, #16]
 8006876:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800687a:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800687c:	6878      	ldr	r0, [r7, #4]
 800687e:	683a      	ldr	r2, [r7, #0]
 8006880:	4613      	mov	r3, r2
 8006882:	00db      	lsls	r3, r3, #3
 8006884:	1a9b      	subs	r3, r3, r2
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	4403      	add	r3, r0
 800688a:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800688e:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006890:	6879      	ldr	r1, [r7, #4]
 8006892:	683a      	ldr	r2, [r7, #0]
 8006894:	4613      	mov	r3, r2
 8006896:	00db      	lsls	r3, r3, #3
 8006898:	1a9b      	subs	r3, r3, r2
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	440b      	add	r3, r1
 800689e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80068a2:	6819      	ldr	r1, [r3, #0]
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	683a      	ldr	r2, [r7, #0]
 80068a8:	4613      	mov	r3, r2
 80068aa:	00db      	lsls	r3, r3, #3
 80068ac:	1a9b      	subs	r3, r3, r2
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	4403      	add	r3, r0
 80068b2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4419      	add	r1, r3
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	683a      	ldr	r2, [r7, #0]
 80068be:	4613      	mov	r3, r2
 80068c0:	00db      	lsls	r3, r3, #3
 80068c2:	1a9b      	subs	r3, r3, r2
 80068c4:	009b      	lsls	r3, r3, #2
 80068c6:	4403      	add	r3, r0
 80068c8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80068cc:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d114      	bne.n	80068fe <PCD_EP_OutXfrComplete_int+0x16a>
 80068d4:	6879      	ldr	r1, [r7, #4]
 80068d6:	683a      	ldr	r2, [r7, #0]
 80068d8:	4613      	mov	r3, r2
 80068da:	00db      	lsls	r3, r3, #3
 80068dc:	1a9b      	subs	r3, r3, r2
 80068de:	009b      	lsls	r3, r3, #2
 80068e0:	440b      	add	r3, r1
 80068e2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d108      	bne.n	80068fe <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6818      	ldr	r0, [r3, #0]
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80068f6:	461a      	mov	r2, r3
 80068f8:	2101      	movs	r1, #1
 80068fa:	f003 facd 	bl	8009e98 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	b2db      	uxtb	r3, r3
 8006902:	4619      	mov	r1, r3
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f005 f979 	bl	800bbfc <HAL_PCD_DataOutStageCallback>
 800690a:	e046      	b.n	800699a <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	4a26      	ldr	r2, [pc, #152]	; (80069a8 <PCD_EP_OutXfrComplete_int+0x214>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d124      	bne.n	800695e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d00a      	beq.n	8006934 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	015a      	lsls	r2, r3, #5
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	4413      	add	r3, r2
 8006926:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800692a:	461a      	mov	r2, r3
 800692c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006930:	6093      	str	r3, [r2, #8]
 8006932:	e032      	b.n	800699a <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	f003 0320 	and.w	r3, r3, #32
 800693a:	2b00      	cmp	r3, #0
 800693c:	d008      	beq.n	8006950 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	015a      	lsls	r2, r3, #5
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	4413      	add	r3, r2
 8006946:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800694a:	461a      	mov	r2, r3
 800694c:	2320      	movs	r3, #32
 800694e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	b2db      	uxtb	r3, r3
 8006954:	4619      	mov	r1, r3
 8006956:	6878      	ldr	r0, [r7, #4]
 8006958:	f005 f950 	bl	800bbfc <HAL_PCD_DataOutStageCallback>
 800695c:	e01d      	b.n	800699a <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800695e:	683b      	ldr	r3, [r7, #0]
 8006960:	2b00      	cmp	r3, #0
 8006962:	d114      	bne.n	800698e <PCD_EP_OutXfrComplete_int+0x1fa>
 8006964:	6879      	ldr	r1, [r7, #4]
 8006966:	683a      	ldr	r2, [r7, #0]
 8006968:	4613      	mov	r3, r2
 800696a:	00db      	lsls	r3, r3, #3
 800696c:	1a9b      	subs	r3, r3, r2
 800696e:	009b      	lsls	r3, r3, #2
 8006970:	440b      	add	r3, r1
 8006972:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d108      	bne.n	800698e <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	6818      	ldr	r0, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006986:	461a      	mov	r2, r3
 8006988:	2100      	movs	r1, #0
 800698a:	f003 fa85 	bl	8009e98 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	b2db      	uxtb	r3, r3
 8006992:	4619      	mov	r1, r3
 8006994:	6878      	ldr	r0, [r7, #4]
 8006996:	f005 f931 	bl	800bbfc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800699a:	2300      	movs	r3, #0
}
 800699c:	4618      	mov	r0, r3
 800699e:	3718      	adds	r7, #24
 80069a0:	46bd      	mov	sp, r7
 80069a2:	bd80      	pop	{r7, pc}
 80069a4:	4f54300a 	.word	0x4f54300a
 80069a8:	4f54310a 	.word	0x4f54310a

080069ac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b086      	sub	sp, #24
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	6078      	str	r0, [r7, #4]
 80069b4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	333c      	adds	r3, #60	; 0x3c
 80069c4:	3304      	adds	r3, #4
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	015a      	lsls	r2, r3, #5
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	4413      	add	r3, r2
 80069d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069d6:	689b      	ldr	r3, [r3, #8]
 80069d8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	4a15      	ldr	r2, [pc, #84]	; (8006a34 <PCD_EP_OutSetupPacket_int+0x88>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d90e      	bls.n	8006a00 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d009      	beq.n	8006a00 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	015a      	lsls	r2, r3, #5
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	4413      	add	r3, r2
 80069f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069f8:	461a      	mov	r2, r3
 80069fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80069fe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	f005 f8e9 	bl	800bbd8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	4a0a      	ldr	r2, [pc, #40]	; (8006a34 <PCD_EP_OutSetupPacket_int+0x88>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d90c      	bls.n	8006a28 <PCD_EP_OutSetupPacket_int+0x7c>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d108      	bne.n	8006a28 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6818      	ldr	r0, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006a20:	461a      	mov	r2, r3
 8006a22:	2101      	movs	r1, #1
 8006a24:	f003 fa38 	bl	8009e98 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006a28:	2300      	movs	r3, #0
}
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	3718      	adds	r7, #24
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop
 8006a34:	4f54300a 	.word	0x4f54300a

08006a38 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
 8006a40:	460b      	mov	r3, r1
 8006a42:	70fb      	strb	r3, [r7, #3]
 8006a44:	4613      	mov	r3, r2
 8006a46:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a4e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006a50:	78fb      	ldrb	r3, [r7, #3]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d107      	bne.n	8006a66 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006a56:	883b      	ldrh	r3, [r7, #0]
 8006a58:	0419      	lsls	r1, r3, #16
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	68ba      	ldr	r2, [r7, #8]
 8006a60:	430a      	orrs	r2, r1
 8006a62:	629a      	str	r2, [r3, #40]	; 0x28
 8006a64:	e028      	b.n	8006ab8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a6c:	0c1b      	lsrs	r3, r3, #16
 8006a6e:	68ba      	ldr	r2, [r7, #8]
 8006a70:	4413      	add	r3, r2
 8006a72:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006a74:	2300      	movs	r3, #0
 8006a76:	73fb      	strb	r3, [r7, #15]
 8006a78:	e00d      	b.n	8006a96 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	7bfb      	ldrb	r3, [r7, #15]
 8006a80:	3340      	adds	r3, #64	; 0x40
 8006a82:	009b      	lsls	r3, r3, #2
 8006a84:	4413      	add	r3, r2
 8006a86:	685b      	ldr	r3, [r3, #4]
 8006a88:	0c1b      	lsrs	r3, r3, #16
 8006a8a:	68ba      	ldr	r2, [r7, #8]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006a90:	7bfb      	ldrb	r3, [r7, #15]
 8006a92:	3301      	adds	r3, #1
 8006a94:	73fb      	strb	r3, [r7, #15]
 8006a96:	7bfa      	ldrb	r2, [r7, #15]
 8006a98:	78fb      	ldrb	r3, [r7, #3]
 8006a9a:	3b01      	subs	r3, #1
 8006a9c:	429a      	cmp	r2, r3
 8006a9e:	d3ec      	bcc.n	8006a7a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006aa0:	883b      	ldrh	r3, [r7, #0]
 8006aa2:	0418      	lsls	r0, r3, #16
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6819      	ldr	r1, [r3, #0]
 8006aa8:	78fb      	ldrb	r3, [r7, #3]
 8006aaa:	3b01      	subs	r3, #1
 8006aac:	68ba      	ldr	r2, [r7, #8]
 8006aae:	4302      	orrs	r2, r0
 8006ab0:	3340      	adds	r3, #64	; 0x40
 8006ab2:	009b      	lsls	r3, r3, #2
 8006ab4:	440b      	add	r3, r1
 8006ab6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006ab8:	2300      	movs	r3, #0
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3714      	adds	r7, #20
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr

08006ac6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006ac6:	b480      	push	{r7}
 8006ac8:	b083      	sub	sp, #12
 8006aca:	af00      	add	r7, sp, #0
 8006acc:	6078      	str	r0, [r7, #4]
 8006ace:	460b      	mov	r3, r1
 8006ad0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	887a      	ldrh	r2, [r7, #2]
 8006ad8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006ada:	2300      	movs	r3, #0
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	370c      	adds	r7, #12
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006ae8:	b480      	push	{r7}
 8006aea:	b083      	sub	sp, #12
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	460b      	mov	r3, r1
 8006af2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006af4:	bf00      	nop
 8006af6:	370c      	adds	r7, #12
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr

08006b00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b00:	b580      	push	{r7, lr}
 8006b02:	b086      	sub	sp, #24
 8006b04:	af00      	add	r7, sp, #0
 8006b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d101      	bne.n	8006b12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006b0e:	2301      	movs	r3, #1
 8006b10:	e25b      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f003 0301 	and.w	r3, r3, #1
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d075      	beq.n	8006c0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b1e:	4ba3      	ldr	r3, [pc, #652]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b20:	689b      	ldr	r3, [r3, #8]
 8006b22:	f003 030c 	and.w	r3, r3, #12
 8006b26:	2b04      	cmp	r3, #4
 8006b28:	d00c      	beq.n	8006b44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b2a:	4ba0      	ldr	r3, [pc, #640]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006b32:	2b08      	cmp	r3, #8
 8006b34:	d112      	bne.n	8006b5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006b36:	4b9d      	ldr	r3, [pc, #628]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006b42:	d10b      	bne.n	8006b5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b44:	4b99      	ldr	r3, [pc, #612]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d05b      	beq.n	8006c08 <HAL_RCC_OscConfig+0x108>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d157      	bne.n	8006c08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006b58:	2301      	movs	r3, #1
 8006b5a:	e236      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	685b      	ldr	r3, [r3, #4]
 8006b60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b64:	d106      	bne.n	8006b74 <HAL_RCC_OscConfig+0x74>
 8006b66:	4b91      	ldr	r3, [pc, #580]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a90      	ldr	r2, [pc, #576]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b70:	6013      	str	r3, [r2, #0]
 8006b72:	e01d      	b.n	8006bb0 <HAL_RCC_OscConfig+0xb0>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b7c:	d10c      	bne.n	8006b98 <HAL_RCC_OscConfig+0x98>
 8006b7e:	4b8b      	ldr	r3, [pc, #556]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a8a      	ldr	r2, [pc, #552]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b88:	6013      	str	r3, [r2, #0]
 8006b8a:	4b88      	ldr	r3, [pc, #544]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a87      	ldr	r2, [pc, #540]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b94:	6013      	str	r3, [r2, #0]
 8006b96:	e00b      	b.n	8006bb0 <HAL_RCC_OscConfig+0xb0>
 8006b98:	4b84      	ldr	r3, [pc, #528]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a83      	ldr	r2, [pc, #524]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006b9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ba2:	6013      	str	r3, [r2, #0]
 8006ba4:	4b81      	ldr	r3, [pc, #516]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	4a80      	ldr	r2, [pc, #512]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006baa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006bae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d013      	beq.n	8006be0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bb8:	f7fb fab8 	bl	800212c <HAL_GetTick>
 8006bbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bbe:	e008      	b.n	8006bd2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006bc0:	f7fb fab4 	bl	800212c <HAL_GetTick>
 8006bc4:	4602      	mov	r2, r0
 8006bc6:	693b      	ldr	r3, [r7, #16]
 8006bc8:	1ad3      	subs	r3, r2, r3
 8006bca:	2b64      	cmp	r3, #100	; 0x64
 8006bcc:	d901      	bls.n	8006bd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006bce:	2303      	movs	r3, #3
 8006bd0:	e1fb      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006bd2:	4b76      	ldr	r3, [pc, #472]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d0f0      	beq.n	8006bc0 <HAL_RCC_OscConfig+0xc0>
 8006bde:	e014      	b.n	8006c0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006be0:	f7fb faa4 	bl	800212c <HAL_GetTick>
 8006be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006be6:	e008      	b.n	8006bfa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006be8:	f7fb faa0 	bl	800212c <HAL_GetTick>
 8006bec:	4602      	mov	r2, r0
 8006bee:	693b      	ldr	r3, [r7, #16]
 8006bf0:	1ad3      	subs	r3, r2, r3
 8006bf2:	2b64      	cmp	r3, #100	; 0x64
 8006bf4:	d901      	bls.n	8006bfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	e1e7      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006bfa:	4b6c      	ldr	r3, [pc, #432]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1f0      	bne.n	8006be8 <HAL_RCC_OscConfig+0xe8>
 8006c06:	e000      	b.n	8006c0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f003 0302 	and.w	r3, r3, #2
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d063      	beq.n	8006cde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c16:	4b65      	ldr	r3, [pc, #404]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	f003 030c 	and.w	r3, r3, #12
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d00b      	beq.n	8006c3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c22:	4b62      	ldr	r3, [pc, #392]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006c24:	689b      	ldr	r3, [r3, #8]
 8006c26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006c2a:	2b08      	cmp	r3, #8
 8006c2c:	d11c      	bne.n	8006c68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006c2e:	4b5f      	ldr	r3, [pc, #380]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006c30:	685b      	ldr	r3, [r3, #4]
 8006c32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d116      	bne.n	8006c68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c3a:	4b5c      	ldr	r3, [pc, #368]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	f003 0302 	and.w	r3, r3, #2
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d005      	beq.n	8006c52 <HAL_RCC_OscConfig+0x152>
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	68db      	ldr	r3, [r3, #12]
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d001      	beq.n	8006c52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e1bb      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c52:	4b56      	ldr	r3, [pc, #344]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	691b      	ldr	r3, [r3, #16]
 8006c5e:	00db      	lsls	r3, r3, #3
 8006c60:	4952      	ldr	r1, [pc, #328]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006c62:	4313      	orrs	r3, r2
 8006c64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006c66:	e03a      	b.n	8006cde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d020      	beq.n	8006cb2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c70:	4b4f      	ldr	r3, [pc, #316]	; (8006db0 <HAL_RCC_OscConfig+0x2b0>)
 8006c72:	2201      	movs	r2, #1
 8006c74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c76:	f7fb fa59 	bl	800212c <HAL_GetTick>
 8006c7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c7c:	e008      	b.n	8006c90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006c7e:	f7fb fa55 	bl	800212c <HAL_GetTick>
 8006c82:	4602      	mov	r2, r0
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	1ad3      	subs	r3, r2, r3
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d901      	bls.n	8006c90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006c8c:	2303      	movs	r3, #3
 8006c8e:	e19c      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006c90:	4b46      	ldr	r3, [pc, #280]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f003 0302 	and.w	r3, r3, #2
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d0f0      	beq.n	8006c7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c9c:	4b43      	ldr	r3, [pc, #268]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	691b      	ldr	r3, [r3, #16]
 8006ca8:	00db      	lsls	r3, r3, #3
 8006caa:	4940      	ldr	r1, [pc, #256]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006cac:	4313      	orrs	r3, r2
 8006cae:	600b      	str	r3, [r1, #0]
 8006cb0:	e015      	b.n	8006cde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006cb2:	4b3f      	ldr	r3, [pc, #252]	; (8006db0 <HAL_RCC_OscConfig+0x2b0>)
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cb8:	f7fb fa38 	bl	800212c <HAL_GetTick>
 8006cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cbe:	e008      	b.n	8006cd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006cc0:	f7fb fa34 	bl	800212c <HAL_GetTick>
 8006cc4:	4602      	mov	r2, r0
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	1ad3      	subs	r3, r2, r3
 8006cca:	2b02      	cmp	r3, #2
 8006ccc:	d901      	bls.n	8006cd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006cce:	2303      	movs	r3, #3
 8006cd0:	e17b      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006cd2:	4b36      	ldr	r3, [pc, #216]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f003 0302 	and.w	r3, r3, #2
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d1f0      	bne.n	8006cc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 0308 	and.w	r3, r3, #8
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d030      	beq.n	8006d4c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	695b      	ldr	r3, [r3, #20]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d016      	beq.n	8006d20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006cf2:	4b30      	ldr	r3, [pc, #192]	; (8006db4 <HAL_RCC_OscConfig+0x2b4>)
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cf8:	f7fb fa18 	bl	800212c <HAL_GetTick>
 8006cfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006cfe:	e008      	b.n	8006d12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d00:	f7fb fa14 	bl	800212c <HAL_GetTick>
 8006d04:	4602      	mov	r2, r0
 8006d06:	693b      	ldr	r3, [r7, #16]
 8006d08:	1ad3      	subs	r3, r2, r3
 8006d0a:	2b02      	cmp	r3, #2
 8006d0c:	d901      	bls.n	8006d12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006d0e:	2303      	movs	r3, #3
 8006d10:	e15b      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006d12:	4b26      	ldr	r3, [pc, #152]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006d14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d16:	f003 0302 	and.w	r3, r3, #2
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d0f0      	beq.n	8006d00 <HAL_RCC_OscConfig+0x200>
 8006d1e:	e015      	b.n	8006d4c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d20:	4b24      	ldr	r3, [pc, #144]	; (8006db4 <HAL_RCC_OscConfig+0x2b4>)
 8006d22:	2200      	movs	r2, #0
 8006d24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006d26:	f7fb fa01 	bl	800212c <HAL_GetTick>
 8006d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d2c:	e008      	b.n	8006d40 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006d2e:	f7fb f9fd 	bl	800212c <HAL_GetTick>
 8006d32:	4602      	mov	r2, r0
 8006d34:	693b      	ldr	r3, [r7, #16]
 8006d36:	1ad3      	subs	r3, r2, r3
 8006d38:	2b02      	cmp	r3, #2
 8006d3a:	d901      	bls.n	8006d40 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	e144      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006d40:	4b1a      	ldr	r3, [pc, #104]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006d42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006d44:	f003 0302 	and.w	r3, r3, #2
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d1f0      	bne.n	8006d2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 0304 	and.w	r3, r3, #4
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	f000 80a0 	beq.w	8006e9a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006d5e:	4b13      	ldr	r3, [pc, #76]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d10f      	bne.n	8006d8a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	60bb      	str	r3, [r7, #8]
 8006d6e:	4b0f      	ldr	r3, [pc, #60]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d72:	4a0e      	ldr	r2, [pc, #56]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006d74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d78:	6413      	str	r3, [r2, #64]	; 0x40
 8006d7a:	4b0c      	ldr	r3, [pc, #48]	; (8006dac <HAL_RCC_OscConfig+0x2ac>)
 8006d7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d82:	60bb      	str	r3, [r7, #8]
 8006d84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d86:	2301      	movs	r3, #1
 8006d88:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006d8a:	4b0b      	ldr	r3, [pc, #44]	; (8006db8 <HAL_RCC_OscConfig+0x2b8>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d121      	bne.n	8006dda <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006d96:	4b08      	ldr	r3, [pc, #32]	; (8006db8 <HAL_RCC_OscConfig+0x2b8>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a07      	ldr	r2, [pc, #28]	; (8006db8 <HAL_RCC_OscConfig+0x2b8>)
 8006d9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006da0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006da2:	f7fb f9c3 	bl	800212c <HAL_GetTick>
 8006da6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006da8:	e011      	b.n	8006dce <HAL_RCC_OscConfig+0x2ce>
 8006daa:	bf00      	nop
 8006dac:	40023800 	.word	0x40023800
 8006db0:	42470000 	.word	0x42470000
 8006db4:	42470e80 	.word	0x42470e80
 8006db8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006dbc:	f7fb f9b6 	bl	800212c <HAL_GetTick>
 8006dc0:	4602      	mov	r2, r0
 8006dc2:	693b      	ldr	r3, [r7, #16]
 8006dc4:	1ad3      	subs	r3, r2, r3
 8006dc6:	2b02      	cmp	r3, #2
 8006dc8:	d901      	bls.n	8006dce <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8006dca:	2303      	movs	r3, #3
 8006dcc:	e0fd      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006dce:	4b81      	ldr	r3, [pc, #516]	; (8006fd4 <HAL_RCC_OscConfig+0x4d4>)
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d0f0      	beq.n	8006dbc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	2b01      	cmp	r3, #1
 8006de0:	d106      	bne.n	8006df0 <HAL_RCC_OscConfig+0x2f0>
 8006de2:	4b7d      	ldr	r3, [pc, #500]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006de4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006de6:	4a7c      	ldr	r2, [pc, #496]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006de8:	f043 0301 	orr.w	r3, r3, #1
 8006dec:	6713      	str	r3, [r2, #112]	; 0x70
 8006dee:	e01c      	b.n	8006e2a <HAL_RCC_OscConfig+0x32a>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	2b05      	cmp	r3, #5
 8006df6:	d10c      	bne.n	8006e12 <HAL_RCC_OscConfig+0x312>
 8006df8:	4b77      	ldr	r3, [pc, #476]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006dfc:	4a76      	ldr	r2, [pc, #472]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006dfe:	f043 0304 	orr.w	r3, r3, #4
 8006e02:	6713      	str	r3, [r2, #112]	; 0x70
 8006e04:	4b74      	ldr	r3, [pc, #464]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006e06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e08:	4a73      	ldr	r2, [pc, #460]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006e0a:	f043 0301 	orr.w	r3, r3, #1
 8006e0e:	6713      	str	r3, [r2, #112]	; 0x70
 8006e10:	e00b      	b.n	8006e2a <HAL_RCC_OscConfig+0x32a>
 8006e12:	4b71      	ldr	r3, [pc, #452]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006e14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e16:	4a70      	ldr	r2, [pc, #448]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006e18:	f023 0301 	bic.w	r3, r3, #1
 8006e1c:	6713      	str	r3, [r2, #112]	; 0x70
 8006e1e:	4b6e      	ldr	r3, [pc, #440]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006e20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e22:	4a6d      	ldr	r2, [pc, #436]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006e24:	f023 0304 	bic.w	r3, r3, #4
 8006e28:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	689b      	ldr	r3, [r3, #8]
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d015      	beq.n	8006e5e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e32:	f7fb f97b 	bl	800212c <HAL_GetTick>
 8006e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e38:	e00a      	b.n	8006e50 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e3a:	f7fb f977 	bl	800212c <HAL_GetTick>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	693b      	ldr	r3, [r7, #16]
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d901      	bls.n	8006e50 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006e4c:	2303      	movs	r3, #3
 8006e4e:	e0bc      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006e50:	4b61      	ldr	r3, [pc, #388]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e54:	f003 0302 	and.w	r3, r3, #2
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d0ee      	beq.n	8006e3a <HAL_RCC_OscConfig+0x33a>
 8006e5c:	e014      	b.n	8006e88 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006e5e:	f7fb f965 	bl	800212c <HAL_GetTick>
 8006e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e64:	e00a      	b.n	8006e7c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006e66:	f7fb f961 	bl	800212c <HAL_GetTick>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	1ad3      	subs	r3, r2, r3
 8006e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d901      	bls.n	8006e7c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e0a6      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006e7c:	4b56      	ldr	r3, [pc, #344]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006e80:	f003 0302 	and.w	r3, r3, #2
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d1ee      	bne.n	8006e66 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e88:	7dfb      	ldrb	r3, [r7, #23]
 8006e8a:	2b01      	cmp	r3, #1
 8006e8c:	d105      	bne.n	8006e9a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e8e:	4b52      	ldr	r3, [pc, #328]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e92:	4a51      	ldr	r2, [pc, #324]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006e94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e98:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	699b      	ldr	r3, [r3, #24]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f000 8092 	beq.w	8006fc8 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006ea4:	4b4c      	ldr	r3, [pc, #304]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	f003 030c 	and.w	r3, r3, #12
 8006eac:	2b08      	cmp	r3, #8
 8006eae:	d05c      	beq.n	8006f6a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	699b      	ldr	r3, [r3, #24]
 8006eb4:	2b02      	cmp	r3, #2
 8006eb6:	d141      	bne.n	8006f3c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006eb8:	4b48      	ldr	r3, [pc, #288]	; (8006fdc <HAL_RCC_OscConfig+0x4dc>)
 8006eba:	2200      	movs	r2, #0
 8006ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ebe:	f7fb f935 	bl	800212c <HAL_GetTick>
 8006ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ec4:	e008      	b.n	8006ed8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006ec6:	f7fb f931 	bl	800212c <HAL_GetTick>
 8006eca:	4602      	mov	r2, r0
 8006ecc:	693b      	ldr	r3, [r7, #16]
 8006ece:	1ad3      	subs	r3, r2, r3
 8006ed0:	2b02      	cmp	r3, #2
 8006ed2:	d901      	bls.n	8006ed8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8006ed4:	2303      	movs	r3, #3
 8006ed6:	e078      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006ed8:	4b3f      	ldr	r3, [pc, #252]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d1f0      	bne.n	8006ec6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	69da      	ldr	r2, [r3, #28]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6a1b      	ldr	r3, [r3, #32]
 8006eec:	431a      	orrs	r2, r3
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ef2:	019b      	lsls	r3, r3, #6
 8006ef4:	431a      	orrs	r2, r3
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006efa:	085b      	lsrs	r3, r3, #1
 8006efc:	3b01      	subs	r3, #1
 8006efe:	041b      	lsls	r3, r3, #16
 8006f00:	431a      	orrs	r2, r3
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f06:	061b      	lsls	r3, r3, #24
 8006f08:	4933      	ldr	r1, [pc, #204]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006f0e:	4b33      	ldr	r3, [pc, #204]	; (8006fdc <HAL_RCC_OscConfig+0x4dc>)
 8006f10:	2201      	movs	r2, #1
 8006f12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f14:	f7fb f90a 	bl	800212c <HAL_GetTick>
 8006f18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f1a:	e008      	b.n	8006f2e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f1c:	f7fb f906 	bl	800212c <HAL_GetTick>
 8006f20:	4602      	mov	r2, r0
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	1ad3      	subs	r3, r2, r3
 8006f26:	2b02      	cmp	r3, #2
 8006f28:	d901      	bls.n	8006f2e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006f2a:	2303      	movs	r3, #3
 8006f2c:	e04d      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006f2e:	4b2a      	ldr	r3, [pc, #168]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d0f0      	beq.n	8006f1c <HAL_RCC_OscConfig+0x41c>
 8006f3a:	e045      	b.n	8006fc8 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006f3c:	4b27      	ldr	r3, [pc, #156]	; (8006fdc <HAL_RCC_OscConfig+0x4dc>)
 8006f3e:	2200      	movs	r2, #0
 8006f40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f42:	f7fb f8f3 	bl	800212c <HAL_GetTick>
 8006f46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f48:	e008      	b.n	8006f5c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006f4a:	f7fb f8ef 	bl	800212c <HAL_GetTick>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	1ad3      	subs	r3, r2, r3
 8006f54:	2b02      	cmp	r3, #2
 8006f56:	d901      	bls.n	8006f5c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006f58:	2303      	movs	r3, #3
 8006f5a:	e036      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006f5c:	4b1e      	ldr	r3, [pc, #120]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d1f0      	bne.n	8006f4a <HAL_RCC_OscConfig+0x44a>
 8006f68:	e02e      	b.n	8006fc8 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	699b      	ldr	r3, [r3, #24]
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d101      	bne.n	8006f76 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006f72:	2301      	movs	r3, #1
 8006f74:	e029      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006f76:	4b18      	ldr	r3, [pc, #96]	; (8006fd8 <HAL_RCC_OscConfig+0x4d8>)
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	69db      	ldr	r3, [r3, #28]
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d11c      	bne.n	8006fc4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d115      	bne.n	8006fc4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006f98:	68fa      	ldr	r2, [r7, #12]
 8006f9a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	687a      	ldr	r2, [r7, #4]
 8006fa2:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d10d      	bne.n	8006fc4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006fb2:	429a      	cmp	r2, r3
 8006fb4:	d106      	bne.n	8006fc4 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006fc0:	429a      	cmp	r2, r3
 8006fc2:	d001      	beq.n	8006fc8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	e000      	b.n	8006fca <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3718      	adds	r7, #24
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
 8006fd2:	bf00      	nop
 8006fd4:	40007000 	.word	0x40007000
 8006fd8:	40023800 	.word	0x40023800
 8006fdc:	42470060 	.word	0x42470060

08006fe0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b084      	sub	sp, #16
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
 8006fe8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	e0cc      	b.n	800718e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ff4:	4b68      	ldr	r3, [pc, #416]	; (8007198 <HAL_RCC_ClockConfig+0x1b8>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 030f 	and.w	r3, r3, #15
 8006ffc:	683a      	ldr	r2, [r7, #0]
 8006ffe:	429a      	cmp	r2, r3
 8007000:	d90c      	bls.n	800701c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007002:	4b65      	ldr	r3, [pc, #404]	; (8007198 <HAL_RCC_ClockConfig+0x1b8>)
 8007004:	683a      	ldr	r2, [r7, #0]
 8007006:	b2d2      	uxtb	r2, r2
 8007008:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800700a:	4b63      	ldr	r3, [pc, #396]	; (8007198 <HAL_RCC_ClockConfig+0x1b8>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	f003 030f 	and.w	r3, r3, #15
 8007012:	683a      	ldr	r2, [r7, #0]
 8007014:	429a      	cmp	r2, r3
 8007016:	d001      	beq.n	800701c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007018:	2301      	movs	r3, #1
 800701a:	e0b8      	b.n	800718e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f003 0302 	and.w	r3, r3, #2
 8007024:	2b00      	cmp	r3, #0
 8007026:	d020      	beq.n	800706a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 0304 	and.w	r3, r3, #4
 8007030:	2b00      	cmp	r3, #0
 8007032:	d005      	beq.n	8007040 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007034:	4b59      	ldr	r3, [pc, #356]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 8007036:	689b      	ldr	r3, [r3, #8]
 8007038:	4a58      	ldr	r2, [pc, #352]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 800703a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800703e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	f003 0308 	and.w	r3, r3, #8
 8007048:	2b00      	cmp	r3, #0
 800704a:	d005      	beq.n	8007058 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800704c:	4b53      	ldr	r3, [pc, #332]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	4a52      	ldr	r2, [pc, #328]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 8007052:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007056:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007058:	4b50      	ldr	r3, [pc, #320]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	689b      	ldr	r3, [r3, #8]
 8007064:	494d      	ldr	r1, [pc, #308]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 8007066:	4313      	orrs	r3, r2
 8007068:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f003 0301 	and.w	r3, r3, #1
 8007072:	2b00      	cmp	r3, #0
 8007074:	d044      	beq.n	8007100 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	2b01      	cmp	r3, #1
 800707c:	d107      	bne.n	800708e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800707e:	4b47      	ldr	r3, [pc, #284]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007086:	2b00      	cmp	r3, #0
 8007088:	d119      	bne.n	80070be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800708a:	2301      	movs	r3, #1
 800708c:	e07f      	b.n	800718e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	2b02      	cmp	r3, #2
 8007094:	d003      	beq.n	800709e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800709a:	2b03      	cmp	r3, #3
 800709c:	d107      	bne.n	80070ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800709e:	4b3f      	ldr	r3, [pc, #252]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d109      	bne.n	80070be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e06f      	b.n	800718e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80070ae:	4b3b      	ldr	r3, [pc, #236]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f003 0302 	and.w	r3, r3, #2
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d101      	bne.n	80070be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80070ba:	2301      	movs	r3, #1
 80070bc:	e067      	b.n	800718e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80070be:	4b37      	ldr	r3, [pc, #220]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f023 0203 	bic.w	r2, r3, #3
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	4934      	ldr	r1, [pc, #208]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 80070cc:	4313      	orrs	r3, r2
 80070ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80070d0:	f7fb f82c 	bl	800212c <HAL_GetTick>
 80070d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070d6:	e00a      	b.n	80070ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80070d8:	f7fb f828 	bl	800212c <HAL_GetTick>
 80070dc:	4602      	mov	r2, r0
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	1ad3      	subs	r3, r2, r3
 80070e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d901      	bls.n	80070ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80070ea:	2303      	movs	r3, #3
 80070ec:	e04f      	b.n	800718e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80070ee:	4b2b      	ldr	r3, [pc, #172]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 80070f0:	689b      	ldr	r3, [r3, #8]
 80070f2:	f003 020c 	and.w	r2, r3, #12
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	685b      	ldr	r3, [r3, #4]
 80070fa:	009b      	lsls	r3, r3, #2
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d1eb      	bne.n	80070d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007100:	4b25      	ldr	r3, [pc, #148]	; (8007198 <HAL_RCC_ClockConfig+0x1b8>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f003 030f 	and.w	r3, r3, #15
 8007108:	683a      	ldr	r2, [r7, #0]
 800710a:	429a      	cmp	r2, r3
 800710c:	d20c      	bcs.n	8007128 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800710e:	4b22      	ldr	r3, [pc, #136]	; (8007198 <HAL_RCC_ClockConfig+0x1b8>)
 8007110:	683a      	ldr	r2, [r7, #0]
 8007112:	b2d2      	uxtb	r2, r2
 8007114:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007116:	4b20      	ldr	r3, [pc, #128]	; (8007198 <HAL_RCC_ClockConfig+0x1b8>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f003 030f 	and.w	r3, r3, #15
 800711e:	683a      	ldr	r2, [r7, #0]
 8007120:	429a      	cmp	r2, r3
 8007122:	d001      	beq.n	8007128 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007124:	2301      	movs	r3, #1
 8007126:	e032      	b.n	800718e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f003 0304 	and.w	r3, r3, #4
 8007130:	2b00      	cmp	r3, #0
 8007132:	d008      	beq.n	8007146 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007134:	4b19      	ldr	r3, [pc, #100]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	4916      	ldr	r1, [pc, #88]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 8007142:	4313      	orrs	r3, r2
 8007144:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f003 0308 	and.w	r3, r3, #8
 800714e:	2b00      	cmp	r3, #0
 8007150:	d009      	beq.n	8007166 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007152:	4b12      	ldr	r3, [pc, #72]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	691b      	ldr	r3, [r3, #16]
 800715e:	00db      	lsls	r3, r3, #3
 8007160:	490e      	ldr	r1, [pc, #56]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 8007162:	4313      	orrs	r3, r2
 8007164:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007166:	f000 f821 	bl	80071ac <HAL_RCC_GetSysClockFreq>
 800716a:	4601      	mov	r1, r0
 800716c:	4b0b      	ldr	r3, [pc, #44]	; (800719c <HAL_RCC_ClockConfig+0x1bc>)
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	091b      	lsrs	r3, r3, #4
 8007172:	f003 030f 	and.w	r3, r3, #15
 8007176:	4a0a      	ldr	r2, [pc, #40]	; (80071a0 <HAL_RCC_ClockConfig+0x1c0>)
 8007178:	5cd3      	ldrb	r3, [r2, r3]
 800717a:	fa21 f303 	lsr.w	r3, r1, r3
 800717e:	4a09      	ldr	r2, [pc, #36]	; (80071a4 <HAL_RCC_ClockConfig+0x1c4>)
 8007180:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007182:	4b09      	ldr	r3, [pc, #36]	; (80071a8 <HAL_RCC_ClockConfig+0x1c8>)
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4618      	mov	r0, r3
 8007188:	f7fa ff8c 	bl	80020a4 <HAL_InitTick>

  return HAL_OK;
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3710      	adds	r7, #16
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
 8007196:	bf00      	nop
 8007198:	40023c00 	.word	0x40023c00
 800719c:	40023800 	.word	0x40023800
 80071a0:	0800ca38 	.word	0x0800ca38
 80071a4:	20000008 	.word	0x20000008
 80071a8:	2000000c 	.word	0x2000000c

080071ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80071ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80071ae:	b085      	sub	sp, #20
 80071b0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80071b2:	2300      	movs	r3, #0
 80071b4:	607b      	str	r3, [r7, #4]
 80071b6:	2300      	movs	r3, #0
 80071b8:	60fb      	str	r3, [r7, #12]
 80071ba:	2300      	movs	r3, #0
 80071bc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80071be:	2300      	movs	r3, #0
 80071c0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80071c2:	4b63      	ldr	r3, [pc, #396]	; (8007350 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	f003 030c 	and.w	r3, r3, #12
 80071ca:	2b04      	cmp	r3, #4
 80071cc:	d007      	beq.n	80071de <HAL_RCC_GetSysClockFreq+0x32>
 80071ce:	2b08      	cmp	r3, #8
 80071d0:	d008      	beq.n	80071e4 <HAL_RCC_GetSysClockFreq+0x38>
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	f040 80b4 	bne.w	8007340 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80071d8:	4b5e      	ldr	r3, [pc, #376]	; (8007354 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80071da:	60bb      	str	r3, [r7, #8]
       break;
 80071dc:	e0b3      	b.n	8007346 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80071de:	4b5d      	ldr	r3, [pc, #372]	; (8007354 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80071e0:	60bb      	str	r3, [r7, #8]
      break;
 80071e2:	e0b0      	b.n	8007346 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80071e4:	4b5a      	ldr	r3, [pc, #360]	; (8007350 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80071ec:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80071ee:	4b58      	ldr	r3, [pc, #352]	; (8007350 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d04a      	beq.n	8007290 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80071fa:	4b55      	ldr	r3, [pc, #340]	; (8007350 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	099b      	lsrs	r3, r3, #6
 8007200:	f04f 0400 	mov.w	r4, #0
 8007204:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007208:	f04f 0200 	mov.w	r2, #0
 800720c:	ea03 0501 	and.w	r5, r3, r1
 8007210:	ea04 0602 	and.w	r6, r4, r2
 8007214:	4629      	mov	r1, r5
 8007216:	4632      	mov	r2, r6
 8007218:	f04f 0300 	mov.w	r3, #0
 800721c:	f04f 0400 	mov.w	r4, #0
 8007220:	0154      	lsls	r4, r2, #5
 8007222:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8007226:	014b      	lsls	r3, r1, #5
 8007228:	4619      	mov	r1, r3
 800722a:	4622      	mov	r2, r4
 800722c:	1b49      	subs	r1, r1, r5
 800722e:	eb62 0206 	sbc.w	r2, r2, r6
 8007232:	f04f 0300 	mov.w	r3, #0
 8007236:	f04f 0400 	mov.w	r4, #0
 800723a:	0194      	lsls	r4, r2, #6
 800723c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007240:	018b      	lsls	r3, r1, #6
 8007242:	1a5b      	subs	r3, r3, r1
 8007244:	eb64 0402 	sbc.w	r4, r4, r2
 8007248:	f04f 0100 	mov.w	r1, #0
 800724c:	f04f 0200 	mov.w	r2, #0
 8007250:	00e2      	lsls	r2, r4, #3
 8007252:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8007256:	00d9      	lsls	r1, r3, #3
 8007258:	460b      	mov	r3, r1
 800725a:	4614      	mov	r4, r2
 800725c:	195b      	adds	r3, r3, r5
 800725e:	eb44 0406 	adc.w	r4, r4, r6
 8007262:	f04f 0100 	mov.w	r1, #0
 8007266:	f04f 0200 	mov.w	r2, #0
 800726a:	02a2      	lsls	r2, r4, #10
 800726c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007270:	0299      	lsls	r1, r3, #10
 8007272:	460b      	mov	r3, r1
 8007274:	4614      	mov	r4, r2
 8007276:	4618      	mov	r0, r3
 8007278:	4621      	mov	r1, r4
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	f04f 0400 	mov.w	r4, #0
 8007280:	461a      	mov	r2, r3
 8007282:	4623      	mov	r3, r4
 8007284:	f7f9 fc12 	bl	8000aac <__aeabi_uldivmod>
 8007288:	4603      	mov	r3, r0
 800728a:	460c      	mov	r4, r1
 800728c:	60fb      	str	r3, [r7, #12]
 800728e:	e049      	b.n	8007324 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007290:	4b2f      	ldr	r3, [pc, #188]	; (8007350 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007292:	685b      	ldr	r3, [r3, #4]
 8007294:	099b      	lsrs	r3, r3, #6
 8007296:	f04f 0400 	mov.w	r4, #0
 800729a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800729e:	f04f 0200 	mov.w	r2, #0
 80072a2:	ea03 0501 	and.w	r5, r3, r1
 80072a6:	ea04 0602 	and.w	r6, r4, r2
 80072aa:	4629      	mov	r1, r5
 80072ac:	4632      	mov	r2, r6
 80072ae:	f04f 0300 	mov.w	r3, #0
 80072b2:	f04f 0400 	mov.w	r4, #0
 80072b6:	0154      	lsls	r4, r2, #5
 80072b8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80072bc:	014b      	lsls	r3, r1, #5
 80072be:	4619      	mov	r1, r3
 80072c0:	4622      	mov	r2, r4
 80072c2:	1b49      	subs	r1, r1, r5
 80072c4:	eb62 0206 	sbc.w	r2, r2, r6
 80072c8:	f04f 0300 	mov.w	r3, #0
 80072cc:	f04f 0400 	mov.w	r4, #0
 80072d0:	0194      	lsls	r4, r2, #6
 80072d2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80072d6:	018b      	lsls	r3, r1, #6
 80072d8:	1a5b      	subs	r3, r3, r1
 80072da:	eb64 0402 	sbc.w	r4, r4, r2
 80072de:	f04f 0100 	mov.w	r1, #0
 80072e2:	f04f 0200 	mov.w	r2, #0
 80072e6:	00e2      	lsls	r2, r4, #3
 80072e8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80072ec:	00d9      	lsls	r1, r3, #3
 80072ee:	460b      	mov	r3, r1
 80072f0:	4614      	mov	r4, r2
 80072f2:	195b      	adds	r3, r3, r5
 80072f4:	eb44 0406 	adc.w	r4, r4, r6
 80072f8:	f04f 0100 	mov.w	r1, #0
 80072fc:	f04f 0200 	mov.w	r2, #0
 8007300:	02a2      	lsls	r2, r4, #10
 8007302:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007306:	0299      	lsls	r1, r3, #10
 8007308:	460b      	mov	r3, r1
 800730a:	4614      	mov	r4, r2
 800730c:	4618      	mov	r0, r3
 800730e:	4621      	mov	r1, r4
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f04f 0400 	mov.w	r4, #0
 8007316:	461a      	mov	r2, r3
 8007318:	4623      	mov	r3, r4
 800731a:	f7f9 fbc7 	bl	8000aac <__aeabi_uldivmod>
 800731e:	4603      	mov	r3, r0
 8007320:	460c      	mov	r4, r1
 8007322:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007324:	4b0a      	ldr	r3, [pc, #40]	; (8007350 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	0c1b      	lsrs	r3, r3, #16
 800732a:	f003 0303 	and.w	r3, r3, #3
 800732e:	3301      	adds	r3, #1
 8007330:	005b      	lsls	r3, r3, #1
 8007332:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007334:	68fa      	ldr	r2, [r7, #12]
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	fbb2 f3f3 	udiv	r3, r2, r3
 800733c:	60bb      	str	r3, [r7, #8]
      break;
 800733e:	e002      	b.n	8007346 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007340:	4b04      	ldr	r3, [pc, #16]	; (8007354 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007342:	60bb      	str	r3, [r7, #8]
      break;
 8007344:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007346:	68bb      	ldr	r3, [r7, #8]
}
 8007348:	4618      	mov	r0, r3
 800734a:	3714      	adds	r7, #20
 800734c:	46bd      	mov	sp, r7
 800734e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007350:	40023800 	.word	0x40023800
 8007354:	00f42400 	.word	0x00f42400

08007358 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007358:	b480      	push	{r7}
 800735a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800735c:	4b03      	ldr	r3, [pc, #12]	; (800736c <HAL_RCC_GetHCLKFreq+0x14>)
 800735e:	681b      	ldr	r3, [r3, #0]
}
 8007360:	4618      	mov	r0, r3
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr
 800736a:	bf00      	nop
 800736c:	20000008 	.word	0x20000008

08007370 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007374:	f7ff fff0 	bl	8007358 <HAL_RCC_GetHCLKFreq>
 8007378:	4601      	mov	r1, r0
 800737a:	4b05      	ldr	r3, [pc, #20]	; (8007390 <HAL_RCC_GetPCLK1Freq+0x20>)
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	0a9b      	lsrs	r3, r3, #10
 8007380:	f003 0307 	and.w	r3, r3, #7
 8007384:	4a03      	ldr	r2, [pc, #12]	; (8007394 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007386:	5cd3      	ldrb	r3, [r2, r3]
 8007388:	fa21 f303 	lsr.w	r3, r1, r3
}
 800738c:	4618      	mov	r0, r3
 800738e:	bd80      	pop	{r7, pc}
 8007390:	40023800 	.word	0x40023800
 8007394:	0800ca48 	.word	0x0800ca48

08007398 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b086      	sub	sp, #24
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80073a0:	2300      	movs	r3, #0
 80073a2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80073a4:	2300      	movs	r3, #0
 80073a6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	f003 0301 	and.w	r3, r3, #1
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d105      	bne.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d035      	beq.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80073c0:	4b62      	ldr	r3, [pc, #392]	; (800754c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80073c2:	2200      	movs	r2, #0
 80073c4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80073c6:	f7fa feb1 	bl	800212c <HAL_GetTick>
 80073ca:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80073cc:	e008      	b.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80073ce:	f7fa fead 	bl	800212c <HAL_GetTick>
 80073d2:	4602      	mov	r2, r0
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	1ad3      	subs	r3, r2, r3
 80073d8:	2b02      	cmp	r3, #2
 80073da:	d901      	bls.n	80073e0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80073dc:	2303      	movs	r3, #3
 80073de:	e0b0      	b.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80073e0:	4b5b      	ldr	r3, [pc, #364]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d1f0      	bne.n	80073ce <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	019a      	lsls	r2, r3, #6
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	071b      	lsls	r3, r3, #28
 80073f8:	4955      	ldr	r1, [pc, #340]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80073fa:	4313      	orrs	r3, r2
 80073fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007400:	4b52      	ldr	r3, [pc, #328]	; (800754c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007402:	2201      	movs	r2, #1
 8007404:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007406:	f7fa fe91 	bl	800212c <HAL_GetTick>
 800740a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800740c:	e008      	b.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800740e:	f7fa fe8d 	bl	800212c <HAL_GetTick>
 8007412:	4602      	mov	r2, r0
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	1ad3      	subs	r3, r2, r3
 8007418:	2b02      	cmp	r3, #2
 800741a:	d901      	bls.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800741c:	2303      	movs	r3, #3
 800741e:	e090      	b.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007420:	4b4b      	ldr	r3, [pc, #300]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007428:	2b00      	cmp	r3, #0
 800742a:	d0f0      	beq.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f003 0302 	and.w	r3, r3, #2
 8007434:	2b00      	cmp	r3, #0
 8007436:	f000 8083 	beq.w	8007540 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800743a:	2300      	movs	r3, #0
 800743c:	60fb      	str	r3, [r7, #12]
 800743e:	4b44      	ldr	r3, [pc, #272]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007442:	4a43      	ldr	r2, [pc, #268]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007444:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007448:	6413      	str	r3, [r2, #64]	; 0x40
 800744a:	4b41      	ldr	r3, [pc, #260]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800744c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800744e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007452:	60fb      	str	r3, [r7, #12]
 8007454:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007456:	4b3f      	ldr	r3, [pc, #252]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a3e      	ldr	r2, [pc, #248]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800745c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007460:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007462:	f7fa fe63 	bl	800212c <HAL_GetTick>
 8007466:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007468:	e008      	b.n	800747c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800746a:	f7fa fe5f 	bl	800212c <HAL_GetTick>
 800746e:	4602      	mov	r2, r0
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	1ad3      	subs	r3, r2, r3
 8007474:	2b02      	cmp	r3, #2
 8007476:	d901      	bls.n	800747c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007478:	2303      	movs	r3, #3
 800747a:	e062      	b.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800747c:	4b35      	ldr	r3, [pc, #212]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007484:	2b00      	cmp	r3, #0
 8007486:	d0f0      	beq.n	800746a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007488:	4b31      	ldr	r3, [pc, #196]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800748a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800748c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007490:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d02f      	beq.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	68db      	ldr	r3, [r3, #12]
 800749c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074a0:	693a      	ldr	r2, [r7, #16]
 80074a2:	429a      	cmp	r2, r3
 80074a4:	d028      	beq.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80074a6:	4b2a      	ldr	r3, [pc, #168]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80074a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074ae:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80074b0:	4b29      	ldr	r3, [pc, #164]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80074b2:	2201      	movs	r2, #1
 80074b4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80074b6:	4b28      	ldr	r3, [pc, #160]	; (8007558 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80074bc:	4a24      	ldr	r2, [pc, #144]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80074c2:	4b23      	ldr	r3, [pc, #140]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80074c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074c6:	f003 0301 	and.w	r3, r3, #1
 80074ca:	2b01      	cmp	r3, #1
 80074cc:	d114      	bne.n	80074f8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80074ce:	f7fa fe2d 	bl	800212c <HAL_GetTick>
 80074d2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074d4:	e00a      	b.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80074d6:	f7fa fe29 	bl	800212c <HAL_GetTick>
 80074da:	4602      	mov	r2, r0
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	1ad3      	subs	r3, r2, r3
 80074e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d901      	bls.n	80074ec <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80074e8:	2303      	movs	r3, #3
 80074ea:	e02a      	b.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80074ec:	4b18      	ldr	r3, [pc, #96]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80074ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074f0:	f003 0302 	and.w	r3, r3, #2
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d0ee      	beq.n	80074d6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007500:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007504:	d10d      	bne.n	8007522 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007506:	4b12      	ldr	r3, [pc, #72]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	68db      	ldr	r3, [r3, #12]
 8007512:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007516:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800751a:	490d      	ldr	r1, [pc, #52]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800751c:	4313      	orrs	r3, r2
 800751e:	608b      	str	r3, [r1, #8]
 8007520:	e005      	b.n	800752e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007522:	4b0b      	ldr	r3, [pc, #44]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	4a0a      	ldr	r2, [pc, #40]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007528:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800752c:	6093      	str	r3, [r2, #8]
 800752e:	4b08      	ldr	r3, [pc, #32]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007530:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800753a:	4905      	ldr	r1, [pc, #20]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800753c:	4313      	orrs	r3, r2
 800753e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	3718      	adds	r7, #24
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	42470068 	.word	0x42470068
 8007550:	40023800 	.word	0x40023800
 8007554:	40007000 	.word	0x40007000
 8007558:	42470e40 	.word	0x42470e40

0800755c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b082      	sub	sp, #8
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d101      	bne.n	800756e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800756a:	2301      	movs	r3, #1
 800756c:	e083      	b.n	8007676 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	7f5b      	ldrb	r3, [r3, #29]
 8007572:	b2db      	uxtb	r3, r3
 8007574:	2b00      	cmp	r3, #0
 8007576:	d105      	bne.n	8007584 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2200      	movs	r2, #0
 800757c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800757e:	6878      	ldr	r0, [r7, #4]
 8007580:	f7fa f984 	bl	800188c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2202      	movs	r2, #2
 8007588:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	22ca      	movs	r2, #202	; 0xca
 8007590:	625a      	str	r2, [r3, #36]	; 0x24
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	2253      	movs	r2, #83	; 0x53
 8007598:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 f897 	bl	80076ce <RTC_EnterInitMode>
 80075a0:	4603      	mov	r3, r0
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d008      	beq.n	80075b8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	22ff      	movs	r2, #255	; 0xff
 80075ac:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2204      	movs	r2, #4
 80075b2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e05e      	b.n	8007676 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	687a      	ldr	r2, [r7, #4]
 80075c0:	6812      	ldr	r2, [r2, #0]
 80075c2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80075c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075ca:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	6899      	ldr	r1, [r3, #8]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	685a      	ldr	r2, [r3, #4]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	691b      	ldr	r3, [r3, #16]
 80075da:	431a      	orrs	r2, r3
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	695b      	ldr	r3, [r3, #20]
 80075e0:	431a      	orrs	r2, r3
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	430a      	orrs	r2, r1
 80075e8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	68d2      	ldr	r2, [r2, #12]
 80075f2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	6919      	ldr	r1, [r3, #16]
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	041a      	lsls	r2, r3, #16
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	430a      	orrs	r2, r1
 8007606:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	68da      	ldr	r2, [r3, #12]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007616:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	f003 0320 	and.w	r3, r3, #32
 8007622:	2b00      	cmp	r3, #0
 8007624:	d10e      	bne.n	8007644 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007626:	6878      	ldr	r0, [r7, #4]
 8007628:	f000 f829 	bl	800767e <HAL_RTC_WaitForSynchro>
 800762c:	4603      	mov	r3, r0
 800762e:	2b00      	cmp	r3, #0
 8007630:	d008      	beq.n	8007644 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	22ff      	movs	r2, #255	; 0xff
 8007638:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2204      	movs	r2, #4
 800763e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	e018      	b.n	8007676 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007652:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	699a      	ldr	r2, [r3, #24]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	430a      	orrs	r2, r1
 8007664:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	22ff      	movs	r2, #255	; 0xff
 800766c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2201      	movs	r2, #1
 8007672:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8007674:	2300      	movs	r3, #0
  }
}
 8007676:	4618      	mov	r0, r3
 8007678:	3708      	adds	r7, #8
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}

0800767e <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800767e:	b580      	push	{r7, lr}
 8007680:	b084      	sub	sp, #16
 8007682:	af00      	add	r7, sp, #0
 8007684:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007686:	2300      	movs	r3, #0
 8007688:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68da      	ldr	r2, [r3, #12]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007698:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800769a:	f7fa fd47 	bl	800212c <HAL_GetTick>
 800769e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80076a0:	e009      	b.n	80076b6 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80076a2:	f7fa fd43 	bl	800212c <HAL_GetTick>
 80076a6:	4602      	mov	r2, r0
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	1ad3      	subs	r3, r2, r3
 80076ac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80076b0:	d901      	bls.n	80076b6 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80076b2:	2303      	movs	r3, #3
 80076b4:	e007      	b.n	80076c6 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	68db      	ldr	r3, [r3, #12]
 80076bc:	f003 0320 	and.w	r3, r3, #32
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d0ee      	beq.n	80076a2 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80076c4:	2300      	movs	r3, #0
}
 80076c6:	4618      	mov	r0, r3
 80076c8:	3710      	adds	r7, #16
 80076ca:	46bd      	mov	sp, r7
 80076cc:	bd80      	pop	{r7, pc}

080076ce <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 80076ce:	b580      	push	{r7, lr}
 80076d0:	b084      	sub	sp, #16
 80076d2:	af00      	add	r7, sp, #0
 80076d4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80076d6:	2300      	movs	r3, #0
 80076d8:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d119      	bne.n	800771c <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f04f 32ff 	mov.w	r2, #4294967295
 80076f0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80076f2:	f7fa fd1b 	bl	800212c <HAL_GetTick>
 80076f6:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 80076f8:	e009      	b.n	800770e <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80076fa:	f7fa fd17 	bl	800212c <HAL_GetTick>
 80076fe:	4602      	mov	r2, r0
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	1ad3      	subs	r3, r2, r3
 8007704:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007708:	d901      	bls.n	800770e <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800770a:	2303      	movs	r3, #3
 800770c:	e007      	b.n	800771e <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	68db      	ldr	r3, [r3, #12]
 8007714:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007718:	2b00      	cmp	r3, #0
 800771a:	d0ee      	beq.n	80076fa <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}

08007726 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007726:	b580      	push	{r7, lr}
 8007728:	b082      	sub	sp, #8
 800772a:	af00      	add	r7, sp, #0
 800772c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d101      	bne.n	8007738 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007734:	2301      	movs	r3, #1
 8007736:	e01d      	b.n	8007774 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800773e:	b2db      	uxtb	r3, r3
 8007740:	2b00      	cmp	r3, #0
 8007742:	d106      	bne.n	8007752 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2200      	movs	r2, #0
 8007748:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800774c:	6878      	ldr	r0, [r7, #4]
 800774e:	f7fa fb75 	bl	8001e3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2202      	movs	r2, #2
 8007756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	3304      	adds	r3, #4
 8007762:	4619      	mov	r1, r3
 8007764:	4610      	mov	r0, r2
 8007766:	f000 fbf9 	bl	8007f5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	2201      	movs	r2, #1
 800776e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007772:	2300      	movs	r3, #0
}
 8007774:	4618      	mov	r0, r3
 8007776:	3708      	adds	r7, #8
 8007778:	46bd      	mov	sp, r7
 800777a:	bd80      	pop	{r7, pc}

0800777c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800777c:	b580      	push	{r7, lr}
 800777e:	b082      	sub	sp, #8
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d101      	bne.n	800778e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800778a:	2301      	movs	r3, #1
 800778c:	e01d      	b.n	80077ca <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007794:	b2db      	uxtb	r3, r3
 8007796:	2b00      	cmp	r3, #0
 8007798:	d106      	bne.n	80077a8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f7fa fb28 	bl	8001df8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2202      	movs	r2, #2
 80077ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681a      	ldr	r2, [r3, #0]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	3304      	adds	r3, #4
 80077b8:	4619      	mov	r1, r3
 80077ba:	4610      	mov	r0, r2
 80077bc:	f000 fbce 	bl	8007f5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2201      	movs	r2, #1
 80077c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80077c8:	2300      	movs	r3, #0
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3708      	adds	r7, #8
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}

080077d2 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80077d2:	b580      	push	{r7, lr}
 80077d4:	b082      	sub	sp, #8
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d101      	bne.n	80077e4 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80077e0:	2301      	movs	r3, #1
 80077e2:	e01d      	b.n	8007820 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077ea:	b2db      	uxtb	r3, r3
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d106      	bne.n	80077fe <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2200      	movs	r2, #0
 80077f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80077f8:	6878      	ldr	r0, [r7, #4]
 80077fa:	f000 f815 	bl	8007828 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2202      	movs	r2, #2
 8007802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	3304      	adds	r3, #4
 800780e:	4619      	mov	r1, r3
 8007810:	4610      	mov	r0, r2
 8007812:	f000 fba3 	bl	8007f5c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	2201      	movs	r2, #1
 800781a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800781e:	2300      	movs	r3, #0
}
 8007820:	4618      	mov	r0, r3
 8007822:	3708      	adds	r7, #8
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}

08007828 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007828:	b480      	push	{r7}
 800782a:	b083      	sub	sp, #12
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8007830:	bf00      	nop
 8007832:	370c      	adds	r7, #12
 8007834:	46bd      	mov	sp, r7
 8007836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783a:	4770      	bx	lr

0800783c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800783c:	b580      	push	{r7, lr}
 800783e:	b084      	sub	sp, #16
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007846:	683b      	ldr	r3, [r7, #0]
 8007848:	2b0c      	cmp	r3, #12
 800784a:	d841      	bhi.n	80078d0 <HAL_TIM_IC_Start_IT+0x94>
 800784c:	a201      	add	r2, pc, #4	; (adr r2, 8007854 <HAL_TIM_IC_Start_IT+0x18>)
 800784e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007852:	bf00      	nop
 8007854:	08007889 	.word	0x08007889
 8007858:	080078d1 	.word	0x080078d1
 800785c:	080078d1 	.word	0x080078d1
 8007860:	080078d1 	.word	0x080078d1
 8007864:	0800789b 	.word	0x0800789b
 8007868:	080078d1 	.word	0x080078d1
 800786c:	080078d1 	.word	0x080078d1
 8007870:	080078d1 	.word	0x080078d1
 8007874:	080078ad 	.word	0x080078ad
 8007878:	080078d1 	.word	0x080078d1
 800787c:	080078d1 	.word	0x080078d1
 8007880:	080078d1 	.word	0x080078d1
 8007884:	080078bf 	.word	0x080078bf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	68da      	ldr	r2, [r3, #12]
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f042 0202 	orr.w	r2, r2, #2
 8007896:	60da      	str	r2, [r3, #12]
      break;
 8007898:	e01b      	b.n	80078d2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	68da      	ldr	r2, [r3, #12]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f042 0204 	orr.w	r2, r2, #4
 80078a8:	60da      	str	r2, [r3, #12]
      break;
 80078aa:	e012      	b.n	80078d2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	68da      	ldr	r2, [r3, #12]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f042 0208 	orr.w	r2, r2, #8
 80078ba:	60da      	str	r2, [r3, #12]
      break;
 80078bc:	e009      	b.n	80078d2 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68da      	ldr	r2, [r3, #12]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f042 0210 	orr.w	r2, r2, #16
 80078cc:	60da      	str	r2, [r3, #12]
      break;
 80078ce:	e000      	b.n	80078d2 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 80078d0:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	2201      	movs	r2, #1
 80078d8:	6839      	ldr	r1, [r7, #0]
 80078da:	4618      	mov	r0, r3
 80078dc:	f000 ff52 	bl	8008784 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	f003 0307 	and.w	r3, r3, #7
 80078ea:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	2b06      	cmp	r3, #6
 80078f0:	d007      	beq.n	8007902 <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	f042 0201 	orr.w	r2, r2, #1
 8007900:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007902:	2300      	movs	r3, #0
}
 8007904:	4618      	mov	r0, r3
 8007906:	3710      	adds	r7, #16
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b082      	sub	sp, #8
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	691b      	ldr	r3, [r3, #16]
 800791a:	f003 0302 	and.w	r3, r3, #2
 800791e:	2b02      	cmp	r3, #2
 8007920:	d122      	bne.n	8007968 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	68db      	ldr	r3, [r3, #12]
 8007928:	f003 0302 	and.w	r3, r3, #2
 800792c:	2b02      	cmp	r3, #2
 800792e:	d11b      	bne.n	8007968 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f06f 0202 	mvn.w	r2, #2
 8007938:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2201      	movs	r2, #1
 800793e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	699b      	ldr	r3, [r3, #24]
 8007946:	f003 0303 	and.w	r3, r3, #3
 800794a:	2b00      	cmp	r3, #0
 800794c:	d003      	beq.n	8007956 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800794e:	6878      	ldr	r0, [r7, #4]
 8007950:	f7f9 fe74 	bl	800163c <HAL_TIM_IC_CaptureCallback>
 8007954:	e005      	b.n	8007962 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007956:	6878      	ldr	r0, [r7, #4]
 8007958:	f000 fae2 	bl	8007f20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 fae9 	bl	8007f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	2200      	movs	r2, #0
 8007966:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	691b      	ldr	r3, [r3, #16]
 800796e:	f003 0304 	and.w	r3, r3, #4
 8007972:	2b04      	cmp	r3, #4
 8007974:	d122      	bne.n	80079bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	68db      	ldr	r3, [r3, #12]
 800797c:	f003 0304 	and.w	r3, r3, #4
 8007980:	2b04      	cmp	r3, #4
 8007982:	d11b      	bne.n	80079bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f06f 0204 	mvn.w	r2, #4
 800798c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2202      	movs	r2, #2
 8007992:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	699b      	ldr	r3, [r3, #24]
 800799a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d003      	beq.n	80079aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079a2:	6878      	ldr	r0, [r7, #4]
 80079a4:	f7f9 fe4a 	bl	800163c <HAL_TIM_IC_CaptureCallback>
 80079a8:	e005      	b.n	80079b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 fab8 	bl	8007f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80079b0:	6878      	ldr	r0, [r7, #4]
 80079b2:	f000 fabf 	bl	8007f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	691b      	ldr	r3, [r3, #16]
 80079c2:	f003 0308 	and.w	r3, r3, #8
 80079c6:	2b08      	cmp	r3, #8
 80079c8:	d122      	bne.n	8007a10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	68db      	ldr	r3, [r3, #12]
 80079d0:	f003 0308 	and.w	r3, r3, #8
 80079d4:	2b08      	cmp	r3, #8
 80079d6:	d11b      	bne.n	8007a10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f06f 0208 	mvn.w	r2, #8
 80079e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2204      	movs	r2, #4
 80079e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	69db      	ldr	r3, [r3, #28]
 80079ee:	f003 0303 	and.w	r3, r3, #3
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d003      	beq.n	80079fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80079f6:	6878      	ldr	r0, [r7, #4]
 80079f8:	f7f9 fe20 	bl	800163c <HAL_TIM_IC_CaptureCallback>
 80079fc:	e005      	b.n	8007a0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 fa8e 	bl	8007f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a04:	6878      	ldr	r0, [r7, #4]
 8007a06:	f000 fa95 	bl	8007f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	691b      	ldr	r3, [r3, #16]
 8007a16:	f003 0310 	and.w	r3, r3, #16
 8007a1a:	2b10      	cmp	r3, #16
 8007a1c:	d122      	bne.n	8007a64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	68db      	ldr	r3, [r3, #12]
 8007a24:	f003 0310 	and.w	r3, r3, #16
 8007a28:	2b10      	cmp	r3, #16
 8007a2a:	d11b      	bne.n	8007a64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f06f 0210 	mvn.w	r2, #16
 8007a34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2208      	movs	r2, #8
 8007a3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	69db      	ldr	r3, [r3, #28]
 8007a42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d003      	beq.n	8007a52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a4a:	6878      	ldr	r0, [r7, #4]
 8007a4c:	f7f9 fdf6 	bl	800163c <HAL_TIM_IC_CaptureCallback>
 8007a50:	e005      	b.n	8007a5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a52:	6878      	ldr	r0, [r7, #4]
 8007a54:	f000 fa64 	bl	8007f20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a58:	6878      	ldr	r0, [r7, #4]
 8007a5a:	f000 fa6b 	bl	8007f34 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2200      	movs	r2, #0
 8007a62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	691b      	ldr	r3, [r3, #16]
 8007a6a:	f003 0301 	and.w	r3, r3, #1
 8007a6e:	2b01      	cmp	r3, #1
 8007a70:	d10e      	bne.n	8007a90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	68db      	ldr	r3, [r3, #12]
 8007a78:	f003 0301 	and.w	r3, r3, #1
 8007a7c:	2b01      	cmp	r3, #1
 8007a7e:	d107      	bne.n	8007a90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f06f 0201 	mvn.w	r2, #1
 8007a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007a8a:	6878      	ldr	r0, [r7, #4]
 8007a8c:	f000 fa3e 	bl	8007f0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a9a:	2b80      	cmp	r3, #128	; 0x80
 8007a9c:	d10e      	bne.n	8007abc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	68db      	ldr	r3, [r3, #12]
 8007aa4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aa8:	2b80      	cmp	r3, #128	; 0x80
 8007aaa:	d107      	bne.n	8007abc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007ab4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ab6:	6878      	ldr	r0, [r7, #4]
 8007ab8:	f000 ff62 	bl	8008980 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	691b      	ldr	r3, [r3, #16]
 8007ac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ac6:	2b40      	cmp	r3, #64	; 0x40
 8007ac8:	d10e      	bne.n	8007ae8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	68db      	ldr	r3, [r3, #12]
 8007ad0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ad4:	2b40      	cmp	r3, #64	; 0x40
 8007ad6:	d107      	bne.n	8007ae8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007ae0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 fa30 	bl	8007f48 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	f003 0320 	and.w	r3, r3, #32
 8007af2:	2b20      	cmp	r3, #32
 8007af4:	d10e      	bne.n	8007b14 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	68db      	ldr	r3, [r3, #12]
 8007afc:	f003 0320 	and.w	r3, r3, #32
 8007b00:	2b20      	cmp	r3, #32
 8007b02:	d107      	bne.n	8007b14 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f06f 0220 	mvn.w	r2, #32
 8007b0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007b0e:	6878      	ldr	r0, [r7, #4]
 8007b10:	f000 ff2c 	bl	800896c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007b14:	bf00      	nop
 8007b16:	3708      	adds	r7, #8
 8007b18:	46bd      	mov	sp, r7
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60f8      	str	r0, [r7, #12]
 8007b24:	60b9      	str	r1, [r7, #8]
 8007b26:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b2e:	2b01      	cmp	r3, #1
 8007b30:	d101      	bne.n	8007b36 <HAL_TIM_OC_ConfigChannel+0x1a>
 8007b32:	2302      	movs	r3, #2
 8007b34:	e04e      	b.n	8007bd4 <HAL_TIM_OC_ConfigChannel+0xb8>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	2201      	movs	r2, #1
 8007b3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2202      	movs	r2, #2
 8007b42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	2b0c      	cmp	r3, #12
 8007b4a:	d839      	bhi.n	8007bc0 <HAL_TIM_OC_ConfigChannel+0xa4>
 8007b4c:	a201      	add	r2, pc, #4	; (adr r2, 8007b54 <HAL_TIM_OC_ConfigChannel+0x38>)
 8007b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b52:	bf00      	nop
 8007b54:	08007b89 	.word	0x08007b89
 8007b58:	08007bc1 	.word	0x08007bc1
 8007b5c:	08007bc1 	.word	0x08007bc1
 8007b60:	08007bc1 	.word	0x08007bc1
 8007b64:	08007b97 	.word	0x08007b97
 8007b68:	08007bc1 	.word	0x08007bc1
 8007b6c:	08007bc1 	.word	0x08007bc1
 8007b70:	08007bc1 	.word	0x08007bc1
 8007b74:	08007ba5 	.word	0x08007ba5
 8007b78:	08007bc1 	.word	0x08007bc1
 8007b7c:	08007bc1 	.word	0x08007bc1
 8007b80:	08007bc1 	.word	0x08007bc1
 8007b84:	08007bb3 	.word	0x08007bb3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68b9      	ldr	r1, [r7, #8]
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f000 fa84 	bl	800809c <TIM_OC1_SetConfig>
      break;
 8007b94:	e015      	b.n	8007bc2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68b9      	ldr	r1, [r7, #8]
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f000 faed 	bl	800817c <TIM_OC2_SetConfig>
      break;
 8007ba2:	e00e      	b.n	8007bc2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68b9      	ldr	r1, [r7, #8]
 8007baa:	4618      	mov	r0, r3
 8007bac:	f000 fb5c 	bl	8008268 <TIM_OC3_SetConfig>
      break;
 8007bb0:	e007      	b.n	8007bc2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	68b9      	ldr	r1, [r7, #8]
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f000 fbc9 	bl	8008350 <TIM_OC4_SetConfig>
      break;
 8007bbe:	e000      	b.n	8007bc2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8007bc0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007bd2:	2300      	movs	r3, #0
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3710      	adds	r7, #16
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bee:	2b01      	cmp	r3, #1
 8007bf0:	d101      	bne.n	8007bf6 <HAL_TIM_IC_ConfigChannel+0x1a>
 8007bf2:	2302      	movs	r3, #2
 8007bf4:	e08a      	b.n	8007d0c <HAL_TIM_IC_ConfigChannel+0x130>
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2201      	movs	r2, #1
 8007bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	2202      	movs	r2, #2
 8007c02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d11b      	bne.n	8007c44 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	6818      	ldr	r0, [r3, #0]
 8007c10:	68bb      	ldr	r3, [r7, #8]
 8007c12:	6819      	ldr	r1, [r3, #0]
 8007c14:	68bb      	ldr	r3, [r7, #8]
 8007c16:	685a      	ldr	r2, [r3, #4]
 8007c18:	68bb      	ldr	r3, [r7, #8]
 8007c1a:	68db      	ldr	r3, [r3, #12]
 8007c1c:	f000 fbee 	bl	80083fc <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	699a      	ldr	r2, [r3, #24]
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f022 020c 	bic.w	r2, r2, #12
 8007c2e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	6999      	ldr	r1, [r3, #24]
 8007c36:	68bb      	ldr	r3, [r7, #8]
 8007c38:	689a      	ldr	r2, [r3, #8]
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	430a      	orrs	r2, r1
 8007c40:	619a      	str	r2, [r3, #24]
 8007c42:	e05a      	b.n	8007cfa <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	2b04      	cmp	r3, #4
 8007c48:	d11c      	bne.n	8007c84 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	6818      	ldr	r0, [r3, #0]
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	6819      	ldr	r1, [r3, #0]
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	685a      	ldr	r2, [r3, #4]
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	68db      	ldr	r3, [r3, #12]
 8007c5a:	f000 fc72 	bl	8008542 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	699a      	ldr	r2, [r3, #24]
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007c6c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	6999      	ldr	r1, [r3, #24]
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	689b      	ldr	r3, [r3, #8]
 8007c78:	021a      	lsls	r2, r3, #8
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	430a      	orrs	r2, r1
 8007c80:	619a      	str	r2, [r3, #24]
 8007c82:	e03a      	b.n	8007cfa <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2b08      	cmp	r3, #8
 8007c88:	d11b      	bne.n	8007cc2 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	6818      	ldr	r0, [r3, #0]
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	6819      	ldr	r1, [r3, #0]
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	685a      	ldr	r2, [r3, #4]
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	68db      	ldr	r3, [r3, #12]
 8007c9a:	f000 fcbf 	bl	800861c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	69da      	ldr	r2, [r3, #28]
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f022 020c 	bic.w	r2, r2, #12
 8007cac:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	69d9      	ldr	r1, [r3, #28]
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	689a      	ldr	r2, [r3, #8]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	430a      	orrs	r2, r1
 8007cbe:	61da      	str	r2, [r3, #28]
 8007cc0:	e01b      	b.n	8007cfa <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6818      	ldr	r0, [r3, #0]
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	6819      	ldr	r1, [r3, #0]
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	685a      	ldr	r2, [r3, #4]
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	f000 fcdf 	bl	8008694 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	69da      	ldr	r2, [r3, #28]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007ce4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	69d9      	ldr	r1, [r3, #28]
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	021a      	lsls	r2, r3, #8
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	430a      	orrs	r2, r1
 8007cf8:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d0a:	2300      	movs	r3, #0
}
 8007d0c:	4618      	mov	r0, r3
 8007d0e:	3710      	adds	r7, #16
 8007d10:	46bd      	mov	sp, r7
 8007d12:	bd80      	pop	{r7, pc}

08007d14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b084      	sub	sp, #16
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
 8007d1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d101      	bne.n	8007d2c <HAL_TIM_ConfigClockSource+0x18>
 8007d28:	2302      	movs	r3, #2
 8007d2a:	e0a6      	b.n	8007e7a <HAL_TIM_ConfigClockSource+0x166>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2201      	movs	r2, #1
 8007d30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2202      	movs	r2, #2
 8007d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	689b      	ldr	r3, [r3, #8]
 8007d42:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007d4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d52:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	68fa      	ldr	r2, [r7, #12]
 8007d5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	2b40      	cmp	r3, #64	; 0x40
 8007d62:	d067      	beq.n	8007e34 <HAL_TIM_ConfigClockSource+0x120>
 8007d64:	2b40      	cmp	r3, #64	; 0x40
 8007d66:	d80b      	bhi.n	8007d80 <HAL_TIM_ConfigClockSource+0x6c>
 8007d68:	2b10      	cmp	r3, #16
 8007d6a:	d073      	beq.n	8007e54 <HAL_TIM_ConfigClockSource+0x140>
 8007d6c:	2b10      	cmp	r3, #16
 8007d6e:	d802      	bhi.n	8007d76 <HAL_TIM_ConfigClockSource+0x62>
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d06f      	beq.n	8007e54 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007d74:	e078      	b.n	8007e68 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007d76:	2b20      	cmp	r3, #32
 8007d78:	d06c      	beq.n	8007e54 <HAL_TIM_ConfigClockSource+0x140>
 8007d7a:	2b30      	cmp	r3, #48	; 0x30
 8007d7c:	d06a      	beq.n	8007e54 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8007d7e:	e073      	b.n	8007e68 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007d80:	2b70      	cmp	r3, #112	; 0x70
 8007d82:	d00d      	beq.n	8007da0 <HAL_TIM_ConfigClockSource+0x8c>
 8007d84:	2b70      	cmp	r3, #112	; 0x70
 8007d86:	d804      	bhi.n	8007d92 <HAL_TIM_ConfigClockSource+0x7e>
 8007d88:	2b50      	cmp	r3, #80	; 0x50
 8007d8a:	d033      	beq.n	8007df4 <HAL_TIM_ConfigClockSource+0xe0>
 8007d8c:	2b60      	cmp	r3, #96	; 0x60
 8007d8e:	d041      	beq.n	8007e14 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8007d90:	e06a      	b.n	8007e68 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8007d92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d96:	d066      	beq.n	8007e66 <HAL_TIM_ConfigClockSource+0x152>
 8007d98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d9c:	d017      	beq.n	8007dce <HAL_TIM_ConfigClockSource+0xba>
      break;
 8007d9e:	e063      	b.n	8007e68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6818      	ldr	r0, [r3, #0]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	6899      	ldr	r1, [r3, #8]
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	685a      	ldr	r2, [r3, #4]
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	68db      	ldr	r3, [r3, #12]
 8007db0:	f000 fcc8 	bl	8008744 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007dc2:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	68fa      	ldr	r2, [r7, #12]
 8007dca:	609a      	str	r2, [r3, #8]
      break;
 8007dcc:	e04c      	b.n	8007e68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	6818      	ldr	r0, [r3, #0]
 8007dd2:	683b      	ldr	r3, [r7, #0]
 8007dd4:	6899      	ldr	r1, [r3, #8]
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	685a      	ldr	r2, [r3, #4]
 8007dda:	683b      	ldr	r3, [r7, #0]
 8007ddc:	68db      	ldr	r3, [r3, #12]
 8007dde:	f000 fcb1 	bl	8008744 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	689a      	ldr	r2, [r3, #8]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007df0:	609a      	str	r2, [r3, #8]
      break;
 8007df2:	e039      	b.n	8007e68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6818      	ldr	r0, [r3, #0]
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	6859      	ldr	r1, [r3, #4]
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	68db      	ldr	r3, [r3, #12]
 8007e00:	461a      	mov	r2, r3
 8007e02:	f000 fb6f 	bl	80084e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	2150      	movs	r1, #80	; 0x50
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	f000 fc7e 	bl	800870e <TIM_ITRx_SetConfig>
      break;
 8007e12:	e029      	b.n	8007e68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6818      	ldr	r0, [r3, #0]
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	6859      	ldr	r1, [r3, #4]
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	68db      	ldr	r3, [r3, #12]
 8007e20:	461a      	mov	r2, r3
 8007e22:	f000 fbcb 	bl	80085bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	2160      	movs	r1, #96	; 0x60
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	f000 fc6e 	bl	800870e <TIM_ITRx_SetConfig>
      break;
 8007e32:	e019      	b.n	8007e68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	6818      	ldr	r0, [r3, #0]
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	6859      	ldr	r1, [r3, #4]
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	461a      	mov	r2, r3
 8007e42:	f000 fb4f 	bl	80084e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	2140      	movs	r1, #64	; 0x40
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	f000 fc5e 	bl	800870e <TIM_ITRx_SetConfig>
      break;
 8007e52:	e009      	b.n	8007e68 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	4619      	mov	r1, r3
 8007e5e:	4610      	mov	r0, r2
 8007e60:	f000 fc55 	bl	800870e <TIM_ITRx_SetConfig>
      break;
 8007e64:	e000      	b.n	8007e68 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8007e66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2200      	movs	r2, #0
 8007e74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3710      	adds	r7, #16
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}
	...

08007e84 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e84:	b480      	push	{r7}
 8007e86:	b085      	sub	sp, #20
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
 8007e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007e92:	683b      	ldr	r3, [r7, #0]
 8007e94:	2b0c      	cmp	r3, #12
 8007e96:	d831      	bhi.n	8007efc <HAL_TIM_ReadCapturedValue+0x78>
 8007e98:	a201      	add	r2, pc, #4	; (adr r2, 8007ea0 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007e9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e9e:	bf00      	nop
 8007ea0:	08007ed5 	.word	0x08007ed5
 8007ea4:	08007efd 	.word	0x08007efd
 8007ea8:	08007efd 	.word	0x08007efd
 8007eac:	08007efd 	.word	0x08007efd
 8007eb0:	08007edf 	.word	0x08007edf
 8007eb4:	08007efd 	.word	0x08007efd
 8007eb8:	08007efd 	.word	0x08007efd
 8007ebc:	08007efd 	.word	0x08007efd
 8007ec0:	08007ee9 	.word	0x08007ee9
 8007ec4:	08007efd 	.word	0x08007efd
 8007ec8:	08007efd 	.word	0x08007efd
 8007ecc:	08007efd 	.word	0x08007efd
 8007ed0:	08007ef3 	.word	0x08007ef3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007eda:	60fb      	str	r3, [r7, #12]

      break;
 8007edc:	e00f      	b.n	8007efe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ee4:	60fb      	str	r3, [r7, #12]

      break;
 8007ee6:	e00a      	b.n	8007efe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007eee:	60fb      	str	r3, [r7, #12]

      break;
 8007ef0:	e005      	b.n	8007efe <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ef8:	60fb      	str	r3, [r7, #12]

      break;
 8007efa:	e000      	b.n	8007efe <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007efc:	bf00      	nop
  }

  return tmpreg;
 8007efe:	68fb      	ldr	r3, [r7, #12]
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3714      	adds	r7, #20
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr

08007f0c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f0c:	b480      	push	{r7}
 8007f0e:	b083      	sub	sp, #12
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007f14:	bf00      	nop
 8007f16:	370c      	adds	r7, #12
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr

08007f20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b083      	sub	sp, #12
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007f28:	bf00      	nop
 8007f2a:	370c      	adds	r7, #12
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f32:	4770      	bx	lr

08007f34 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007f3c:	bf00      	nop
 8007f3e:	370c      	adds	r7, #12
 8007f40:	46bd      	mov	sp, r7
 8007f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f46:	4770      	bx	lr

08007f48 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f48:	b480      	push	{r7}
 8007f4a:	b083      	sub	sp, #12
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f50:	bf00      	nop
 8007f52:	370c      	adds	r7, #12
 8007f54:	46bd      	mov	sp, r7
 8007f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f5a:	4770      	bx	lr

08007f5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007f5c:	b480      	push	{r7}
 8007f5e:	b085      	sub	sp, #20
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	6078      	str	r0, [r7, #4]
 8007f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	4a40      	ldr	r2, [pc, #256]	; (8008070 <TIM_Base_SetConfig+0x114>)
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d013      	beq.n	8007f9c <TIM_Base_SetConfig+0x40>
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f7a:	d00f      	beq.n	8007f9c <TIM_Base_SetConfig+0x40>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	4a3d      	ldr	r2, [pc, #244]	; (8008074 <TIM_Base_SetConfig+0x118>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d00b      	beq.n	8007f9c <TIM_Base_SetConfig+0x40>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	4a3c      	ldr	r2, [pc, #240]	; (8008078 <TIM_Base_SetConfig+0x11c>)
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	d007      	beq.n	8007f9c <TIM_Base_SetConfig+0x40>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4a3b      	ldr	r2, [pc, #236]	; (800807c <TIM_Base_SetConfig+0x120>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d003      	beq.n	8007f9c <TIM_Base_SetConfig+0x40>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	4a3a      	ldr	r2, [pc, #232]	; (8008080 <TIM_Base_SetConfig+0x124>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d108      	bne.n	8007fae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fa2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	68fa      	ldr	r2, [r7, #12]
 8007faa:	4313      	orrs	r3, r2
 8007fac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	4a2f      	ldr	r2, [pc, #188]	; (8008070 <TIM_Base_SetConfig+0x114>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d02b      	beq.n	800800e <TIM_Base_SetConfig+0xb2>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fbc:	d027      	beq.n	800800e <TIM_Base_SetConfig+0xb2>
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	4a2c      	ldr	r2, [pc, #176]	; (8008074 <TIM_Base_SetConfig+0x118>)
 8007fc2:	4293      	cmp	r3, r2
 8007fc4:	d023      	beq.n	800800e <TIM_Base_SetConfig+0xb2>
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	4a2b      	ldr	r2, [pc, #172]	; (8008078 <TIM_Base_SetConfig+0x11c>)
 8007fca:	4293      	cmp	r3, r2
 8007fcc:	d01f      	beq.n	800800e <TIM_Base_SetConfig+0xb2>
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	4a2a      	ldr	r2, [pc, #168]	; (800807c <TIM_Base_SetConfig+0x120>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d01b      	beq.n	800800e <TIM_Base_SetConfig+0xb2>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	4a29      	ldr	r2, [pc, #164]	; (8008080 <TIM_Base_SetConfig+0x124>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d017      	beq.n	800800e <TIM_Base_SetConfig+0xb2>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	4a28      	ldr	r2, [pc, #160]	; (8008084 <TIM_Base_SetConfig+0x128>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d013      	beq.n	800800e <TIM_Base_SetConfig+0xb2>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	4a27      	ldr	r2, [pc, #156]	; (8008088 <TIM_Base_SetConfig+0x12c>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d00f      	beq.n	800800e <TIM_Base_SetConfig+0xb2>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	4a26      	ldr	r2, [pc, #152]	; (800808c <TIM_Base_SetConfig+0x130>)
 8007ff2:	4293      	cmp	r3, r2
 8007ff4:	d00b      	beq.n	800800e <TIM_Base_SetConfig+0xb2>
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	4a25      	ldr	r2, [pc, #148]	; (8008090 <TIM_Base_SetConfig+0x134>)
 8007ffa:	4293      	cmp	r3, r2
 8007ffc:	d007      	beq.n	800800e <TIM_Base_SetConfig+0xb2>
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	4a24      	ldr	r2, [pc, #144]	; (8008094 <TIM_Base_SetConfig+0x138>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d003      	beq.n	800800e <TIM_Base_SetConfig+0xb2>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	4a23      	ldr	r2, [pc, #140]	; (8008098 <TIM_Base_SetConfig+0x13c>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d108      	bne.n	8008020 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008014:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	68db      	ldr	r3, [r3, #12]
 800801a:	68fa      	ldr	r2, [r7, #12]
 800801c:	4313      	orrs	r3, r2
 800801e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	695b      	ldr	r3, [r3, #20]
 800802a:	4313      	orrs	r3, r2
 800802c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	689a      	ldr	r2, [r3, #8]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	681a      	ldr	r2, [r3, #0]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	4a0a      	ldr	r2, [pc, #40]	; (8008070 <TIM_Base_SetConfig+0x114>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d003      	beq.n	8008054 <TIM_Base_SetConfig+0xf8>
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	4a0c      	ldr	r2, [pc, #48]	; (8008080 <TIM_Base_SetConfig+0x124>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d103      	bne.n	800805c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008054:	683b      	ldr	r3, [r7, #0]
 8008056:	691a      	ldr	r2, [r3, #16]
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2201      	movs	r2, #1
 8008060:	615a      	str	r2, [r3, #20]
}
 8008062:	bf00      	nop
 8008064:	3714      	adds	r7, #20
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop
 8008070:	40010000 	.word	0x40010000
 8008074:	40000400 	.word	0x40000400
 8008078:	40000800 	.word	0x40000800
 800807c:	40000c00 	.word	0x40000c00
 8008080:	40010400 	.word	0x40010400
 8008084:	40014000 	.word	0x40014000
 8008088:	40014400 	.word	0x40014400
 800808c:	40014800 	.word	0x40014800
 8008090:	40001800 	.word	0x40001800
 8008094:	40001c00 	.word	0x40001c00
 8008098:	40002000 	.word	0x40002000

0800809c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800809c:	b480      	push	{r7}
 800809e:	b087      	sub	sp, #28
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
 80080a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6a1b      	ldr	r3, [r3, #32]
 80080aa:	f023 0201 	bic.w	r2, r3, #1
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	6a1b      	ldr	r3, [r3, #32]
 80080b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	699b      	ldr	r3, [r3, #24]
 80080c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f023 0303 	bic.w	r3, r3, #3
 80080d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	68fa      	ldr	r2, [r7, #12]
 80080da:	4313      	orrs	r3, r2
 80080dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80080de:	697b      	ldr	r3, [r7, #20]
 80080e0:	f023 0302 	bic.w	r3, r3, #2
 80080e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	697a      	ldr	r2, [r7, #20]
 80080ec:	4313      	orrs	r3, r2
 80080ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4a20      	ldr	r2, [pc, #128]	; (8008174 <TIM_OC1_SetConfig+0xd8>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d003      	beq.n	8008100 <TIM_OC1_SetConfig+0x64>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	4a1f      	ldr	r2, [pc, #124]	; (8008178 <TIM_OC1_SetConfig+0xdc>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d10c      	bne.n	800811a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	f023 0308 	bic.w	r3, r3, #8
 8008106:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008108:	683b      	ldr	r3, [r7, #0]
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	697a      	ldr	r2, [r7, #20]
 800810e:	4313      	orrs	r3, r2
 8008110:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008112:	697b      	ldr	r3, [r7, #20]
 8008114:	f023 0304 	bic.w	r3, r3, #4
 8008118:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	4a15      	ldr	r2, [pc, #84]	; (8008174 <TIM_OC1_SetConfig+0xd8>)
 800811e:	4293      	cmp	r3, r2
 8008120:	d003      	beq.n	800812a <TIM_OC1_SetConfig+0x8e>
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	4a14      	ldr	r2, [pc, #80]	; (8008178 <TIM_OC1_SetConfig+0xdc>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d111      	bne.n	800814e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008130:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008132:	693b      	ldr	r3, [r7, #16]
 8008134:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008138:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	695b      	ldr	r3, [r3, #20]
 800813e:	693a      	ldr	r2, [r7, #16]
 8008140:	4313      	orrs	r3, r2
 8008142:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	699b      	ldr	r3, [r3, #24]
 8008148:	693a      	ldr	r2, [r7, #16]
 800814a:	4313      	orrs	r3, r2
 800814c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	68fa      	ldr	r2, [r7, #12]
 8008158:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	685a      	ldr	r2, [r3, #4]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	697a      	ldr	r2, [r7, #20]
 8008166:	621a      	str	r2, [r3, #32]
}
 8008168:	bf00      	nop
 800816a:	371c      	adds	r7, #28
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr
 8008174:	40010000 	.word	0x40010000
 8008178:	40010400 	.word	0x40010400

0800817c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800817c:	b480      	push	{r7}
 800817e:	b087      	sub	sp, #28
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
 8008184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	6a1b      	ldr	r3, [r3, #32]
 800818a:	f023 0210 	bic.w	r2, r3, #16
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6a1b      	ldr	r3, [r3, #32]
 8008196:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	699b      	ldr	r3, [r3, #24]
 80081a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80081aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80081b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	021b      	lsls	r3, r3, #8
 80081ba:	68fa      	ldr	r2, [r7, #12]
 80081bc:	4313      	orrs	r3, r2
 80081be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	f023 0320 	bic.w	r3, r3, #32
 80081c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80081c8:	683b      	ldr	r3, [r7, #0]
 80081ca:	689b      	ldr	r3, [r3, #8]
 80081cc:	011b      	lsls	r3, r3, #4
 80081ce:	697a      	ldr	r2, [r7, #20]
 80081d0:	4313      	orrs	r3, r2
 80081d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	4a22      	ldr	r2, [pc, #136]	; (8008260 <TIM_OC2_SetConfig+0xe4>)
 80081d8:	4293      	cmp	r3, r2
 80081da:	d003      	beq.n	80081e4 <TIM_OC2_SetConfig+0x68>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	4a21      	ldr	r2, [pc, #132]	; (8008264 <TIM_OC2_SetConfig+0xe8>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d10d      	bne.n	8008200 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80081ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80081ec:	683b      	ldr	r3, [r7, #0]
 80081ee:	68db      	ldr	r3, [r3, #12]
 80081f0:	011b      	lsls	r3, r3, #4
 80081f2:	697a      	ldr	r2, [r7, #20]
 80081f4:	4313      	orrs	r3, r2
 80081f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80081f8:	697b      	ldr	r3, [r7, #20]
 80081fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80081fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a17      	ldr	r2, [pc, #92]	; (8008260 <TIM_OC2_SetConfig+0xe4>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d003      	beq.n	8008210 <TIM_OC2_SetConfig+0x94>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	4a16      	ldr	r2, [pc, #88]	; (8008264 <TIM_OC2_SetConfig+0xe8>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d113      	bne.n	8008238 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008216:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800821e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	695b      	ldr	r3, [r3, #20]
 8008224:	009b      	lsls	r3, r3, #2
 8008226:	693a      	ldr	r2, [r7, #16]
 8008228:	4313      	orrs	r3, r2
 800822a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	699b      	ldr	r3, [r3, #24]
 8008230:	009b      	lsls	r3, r3, #2
 8008232:	693a      	ldr	r2, [r7, #16]
 8008234:	4313      	orrs	r3, r2
 8008236:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	693a      	ldr	r2, [r7, #16]
 800823c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	68fa      	ldr	r2, [r7, #12]
 8008242:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	685a      	ldr	r2, [r3, #4]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	697a      	ldr	r2, [r7, #20]
 8008250:	621a      	str	r2, [r3, #32]
}
 8008252:	bf00      	nop
 8008254:	371c      	adds	r7, #28
 8008256:	46bd      	mov	sp, r7
 8008258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825c:	4770      	bx	lr
 800825e:	bf00      	nop
 8008260:	40010000 	.word	0x40010000
 8008264:	40010400 	.word	0x40010400

08008268 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008268:	b480      	push	{r7}
 800826a:	b087      	sub	sp, #28
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
 8008270:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	6a1b      	ldr	r3, [r3, #32]
 8008276:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	6a1b      	ldr	r3, [r3, #32]
 8008282:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	69db      	ldr	r3, [r3, #28]
 800828e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008296:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	f023 0303 	bic.w	r3, r3, #3
 800829e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	68fa      	ldr	r2, [r7, #12]
 80082a6:	4313      	orrs	r3, r2
 80082a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80082aa:	697b      	ldr	r3, [r7, #20]
 80082ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80082b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	689b      	ldr	r3, [r3, #8]
 80082b6:	021b      	lsls	r3, r3, #8
 80082b8:	697a      	ldr	r2, [r7, #20]
 80082ba:	4313      	orrs	r3, r2
 80082bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	4a21      	ldr	r2, [pc, #132]	; (8008348 <TIM_OC3_SetConfig+0xe0>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d003      	beq.n	80082ce <TIM_OC3_SetConfig+0x66>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4a20      	ldr	r2, [pc, #128]	; (800834c <TIM_OC3_SetConfig+0xe4>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d10d      	bne.n	80082ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80082d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	68db      	ldr	r3, [r3, #12]
 80082da:	021b      	lsls	r3, r3, #8
 80082dc:	697a      	ldr	r2, [r7, #20]
 80082de:	4313      	orrs	r3, r2
 80082e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80082e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	4a16      	ldr	r2, [pc, #88]	; (8008348 <TIM_OC3_SetConfig+0xe0>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d003      	beq.n	80082fa <TIM_OC3_SetConfig+0x92>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	4a15      	ldr	r2, [pc, #84]	; (800834c <TIM_OC3_SetConfig+0xe4>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d113      	bne.n	8008322 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80082fa:	693b      	ldr	r3, [r7, #16]
 80082fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008300:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008308:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	695b      	ldr	r3, [r3, #20]
 800830e:	011b      	lsls	r3, r3, #4
 8008310:	693a      	ldr	r2, [r7, #16]
 8008312:	4313      	orrs	r3, r2
 8008314:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008316:	683b      	ldr	r3, [r7, #0]
 8008318:	699b      	ldr	r3, [r3, #24]
 800831a:	011b      	lsls	r3, r3, #4
 800831c:	693a      	ldr	r2, [r7, #16]
 800831e:	4313      	orrs	r3, r2
 8008320:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	693a      	ldr	r2, [r7, #16]
 8008326:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	68fa      	ldr	r2, [r7, #12]
 800832c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	685a      	ldr	r2, [r3, #4]
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	697a      	ldr	r2, [r7, #20]
 800833a:	621a      	str	r2, [r3, #32]
}
 800833c:	bf00      	nop
 800833e:	371c      	adds	r7, #28
 8008340:	46bd      	mov	sp, r7
 8008342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008346:	4770      	bx	lr
 8008348:	40010000 	.word	0x40010000
 800834c:	40010400 	.word	0x40010400

08008350 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008350:	b480      	push	{r7}
 8008352:	b087      	sub	sp, #28
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6a1b      	ldr	r3, [r3, #32]
 800835e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6a1b      	ldr	r3, [r3, #32]
 800836a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	69db      	ldr	r3, [r3, #28]
 8008376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800837e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008386:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	021b      	lsls	r3, r3, #8
 800838e:	68fa      	ldr	r2, [r7, #12]
 8008390:	4313      	orrs	r3, r2
 8008392:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008394:	693b      	ldr	r3, [r7, #16]
 8008396:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800839a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	031b      	lsls	r3, r3, #12
 80083a2:	693a      	ldr	r2, [r7, #16]
 80083a4:	4313      	orrs	r3, r2
 80083a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	4a12      	ldr	r2, [pc, #72]	; (80083f4 <TIM_OC4_SetConfig+0xa4>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d003      	beq.n	80083b8 <TIM_OC4_SetConfig+0x68>
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	4a11      	ldr	r2, [pc, #68]	; (80083f8 <TIM_OC4_SetConfig+0xa8>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d109      	bne.n	80083cc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083b8:	697b      	ldr	r3, [r7, #20]
 80083ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80083be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	695b      	ldr	r3, [r3, #20]
 80083c4:	019b      	lsls	r3, r3, #6
 80083c6:	697a      	ldr	r2, [r7, #20]
 80083c8:	4313      	orrs	r3, r2
 80083ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	697a      	ldr	r2, [r7, #20]
 80083d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	68fa      	ldr	r2, [r7, #12]
 80083d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	685a      	ldr	r2, [r3, #4]
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	693a      	ldr	r2, [r7, #16]
 80083e4:	621a      	str	r2, [r3, #32]
}
 80083e6:	bf00      	nop
 80083e8:	371c      	adds	r7, #28
 80083ea:	46bd      	mov	sp, r7
 80083ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f0:	4770      	bx	lr
 80083f2:	bf00      	nop
 80083f4:	40010000 	.word	0x40010000
 80083f8:	40010400 	.word	0x40010400

080083fc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b087      	sub	sp, #28
 8008400:	af00      	add	r7, sp, #0
 8008402:	60f8      	str	r0, [r7, #12]
 8008404:	60b9      	str	r1, [r7, #8]
 8008406:	607a      	str	r2, [r7, #4]
 8008408:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	6a1b      	ldr	r3, [r3, #32]
 800840e:	f023 0201 	bic.w	r2, r3, #1
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	699b      	ldr	r3, [r3, #24]
 800841a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	6a1b      	ldr	r3, [r3, #32]
 8008420:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	4a28      	ldr	r2, [pc, #160]	; (80084c8 <TIM_TI1_SetConfig+0xcc>)
 8008426:	4293      	cmp	r3, r2
 8008428:	d01b      	beq.n	8008462 <TIM_TI1_SetConfig+0x66>
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008430:	d017      	beq.n	8008462 <TIM_TI1_SetConfig+0x66>
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	4a25      	ldr	r2, [pc, #148]	; (80084cc <TIM_TI1_SetConfig+0xd0>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d013      	beq.n	8008462 <TIM_TI1_SetConfig+0x66>
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	4a24      	ldr	r2, [pc, #144]	; (80084d0 <TIM_TI1_SetConfig+0xd4>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d00f      	beq.n	8008462 <TIM_TI1_SetConfig+0x66>
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	4a23      	ldr	r2, [pc, #140]	; (80084d4 <TIM_TI1_SetConfig+0xd8>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d00b      	beq.n	8008462 <TIM_TI1_SetConfig+0x66>
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	4a22      	ldr	r2, [pc, #136]	; (80084d8 <TIM_TI1_SetConfig+0xdc>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d007      	beq.n	8008462 <TIM_TI1_SetConfig+0x66>
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	4a21      	ldr	r2, [pc, #132]	; (80084dc <TIM_TI1_SetConfig+0xe0>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d003      	beq.n	8008462 <TIM_TI1_SetConfig+0x66>
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	4a20      	ldr	r2, [pc, #128]	; (80084e0 <TIM_TI1_SetConfig+0xe4>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d101      	bne.n	8008466 <TIM_TI1_SetConfig+0x6a>
 8008462:	2301      	movs	r3, #1
 8008464:	e000      	b.n	8008468 <TIM_TI1_SetConfig+0x6c>
 8008466:	2300      	movs	r3, #0
 8008468:	2b00      	cmp	r3, #0
 800846a:	d008      	beq.n	800847e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800846c:	697b      	ldr	r3, [r7, #20]
 800846e:	f023 0303 	bic.w	r3, r3, #3
 8008472:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008474:	697a      	ldr	r2, [r7, #20]
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4313      	orrs	r3, r2
 800847a:	617b      	str	r3, [r7, #20]
 800847c:	e003      	b.n	8008486 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	f043 0301 	orr.w	r3, r3, #1
 8008484:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008486:	697b      	ldr	r3, [r7, #20]
 8008488:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800848c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	011b      	lsls	r3, r3, #4
 8008492:	b2db      	uxtb	r3, r3
 8008494:	697a      	ldr	r2, [r7, #20]
 8008496:	4313      	orrs	r3, r2
 8008498:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800849a:	693b      	ldr	r3, [r7, #16]
 800849c:	f023 030a 	bic.w	r3, r3, #10
 80084a0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	f003 030a 	and.w	r3, r3, #10
 80084a8:	693a      	ldr	r2, [r7, #16]
 80084aa:	4313      	orrs	r3, r2
 80084ac:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	697a      	ldr	r2, [r7, #20]
 80084b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	693a      	ldr	r2, [r7, #16]
 80084b8:	621a      	str	r2, [r3, #32]
}
 80084ba:	bf00      	nop
 80084bc:	371c      	adds	r7, #28
 80084be:	46bd      	mov	sp, r7
 80084c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c4:	4770      	bx	lr
 80084c6:	bf00      	nop
 80084c8:	40010000 	.word	0x40010000
 80084cc:	40000400 	.word	0x40000400
 80084d0:	40000800 	.word	0x40000800
 80084d4:	40000c00 	.word	0x40000c00
 80084d8:	40010400 	.word	0x40010400
 80084dc:	40014000 	.word	0x40014000
 80084e0:	40001800 	.word	0x40001800

080084e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80084e4:	b480      	push	{r7}
 80084e6:	b087      	sub	sp, #28
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	60f8      	str	r0, [r7, #12]
 80084ec:	60b9      	str	r1, [r7, #8]
 80084ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	6a1b      	ldr	r3, [r3, #32]
 80084f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	6a1b      	ldr	r3, [r3, #32]
 80084fa:	f023 0201 	bic.w	r2, r3, #1
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	699b      	ldr	r3, [r3, #24]
 8008506:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008508:	693b      	ldr	r3, [r7, #16]
 800850a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800850e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	011b      	lsls	r3, r3, #4
 8008514:	693a      	ldr	r2, [r7, #16]
 8008516:	4313      	orrs	r3, r2
 8008518:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	f023 030a 	bic.w	r3, r3, #10
 8008520:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008522:	697a      	ldr	r2, [r7, #20]
 8008524:	68bb      	ldr	r3, [r7, #8]
 8008526:	4313      	orrs	r3, r2
 8008528:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	693a      	ldr	r2, [r7, #16]
 800852e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	697a      	ldr	r2, [r7, #20]
 8008534:	621a      	str	r2, [r3, #32]
}
 8008536:	bf00      	nop
 8008538:	371c      	adds	r7, #28
 800853a:	46bd      	mov	sp, r7
 800853c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008540:	4770      	bx	lr

08008542 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008542:	b480      	push	{r7}
 8008544:	b087      	sub	sp, #28
 8008546:	af00      	add	r7, sp, #0
 8008548:	60f8      	str	r0, [r7, #12]
 800854a:	60b9      	str	r1, [r7, #8]
 800854c:	607a      	str	r2, [r7, #4]
 800854e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	6a1b      	ldr	r3, [r3, #32]
 8008554:	f023 0210 	bic.w	r2, r3, #16
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	699b      	ldr	r3, [r3, #24]
 8008560:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	6a1b      	ldr	r3, [r3, #32]
 8008566:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800856e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	021b      	lsls	r3, r3, #8
 8008574:	697a      	ldr	r2, [r7, #20]
 8008576:	4313      	orrs	r3, r2
 8008578:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008580:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008582:	683b      	ldr	r3, [r7, #0]
 8008584:	031b      	lsls	r3, r3, #12
 8008586:	b29b      	uxth	r3, r3
 8008588:	697a      	ldr	r2, [r7, #20]
 800858a:	4313      	orrs	r3, r2
 800858c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800858e:	693b      	ldr	r3, [r7, #16]
 8008590:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008594:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	011b      	lsls	r3, r3, #4
 800859a:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800859e:	693a      	ldr	r2, [r7, #16]
 80085a0:	4313      	orrs	r3, r2
 80085a2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	697a      	ldr	r2, [r7, #20]
 80085a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	693a      	ldr	r2, [r7, #16]
 80085ae:	621a      	str	r2, [r3, #32]
}
 80085b0:	bf00      	nop
 80085b2:	371c      	adds	r7, #28
 80085b4:	46bd      	mov	sp, r7
 80085b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ba:	4770      	bx	lr

080085bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085bc:	b480      	push	{r7}
 80085be:	b087      	sub	sp, #28
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	60f8      	str	r0, [r7, #12]
 80085c4:	60b9      	str	r1, [r7, #8]
 80085c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	6a1b      	ldr	r3, [r3, #32]
 80085cc:	f023 0210 	bic.w	r2, r3, #16
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	699b      	ldr	r3, [r3, #24]
 80085d8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	6a1b      	ldr	r3, [r3, #32]
 80085de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80085e6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	031b      	lsls	r3, r3, #12
 80085ec:	697a      	ldr	r2, [r7, #20]
 80085ee:	4313      	orrs	r3, r2
 80085f0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80085f8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	011b      	lsls	r3, r3, #4
 80085fe:	693a      	ldr	r2, [r7, #16]
 8008600:	4313      	orrs	r3, r2
 8008602:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	697a      	ldr	r2, [r7, #20]
 8008608:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	693a      	ldr	r2, [r7, #16]
 800860e:	621a      	str	r2, [r3, #32]
}
 8008610:	bf00      	nop
 8008612:	371c      	adds	r7, #28
 8008614:	46bd      	mov	sp, r7
 8008616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800861a:	4770      	bx	lr

0800861c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800861c:	b480      	push	{r7}
 800861e:	b087      	sub	sp, #28
 8008620:	af00      	add	r7, sp, #0
 8008622:	60f8      	str	r0, [r7, #12]
 8008624:	60b9      	str	r1, [r7, #8]
 8008626:	607a      	str	r2, [r7, #4]
 8008628:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	6a1b      	ldr	r3, [r3, #32]
 800862e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	69db      	ldr	r3, [r3, #28]
 800863a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	6a1b      	ldr	r3, [r3, #32]
 8008640:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008642:	697b      	ldr	r3, [r7, #20]
 8008644:	f023 0303 	bic.w	r3, r3, #3
 8008648:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800864a:	697a      	ldr	r2, [r7, #20]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	4313      	orrs	r3, r2
 8008650:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008658:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	011b      	lsls	r3, r3, #4
 800865e:	b2db      	uxtb	r3, r3
 8008660:	697a      	ldr	r2, [r7, #20]
 8008662:	4313      	orrs	r3, r2
 8008664:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008666:	693b      	ldr	r3, [r7, #16]
 8008668:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800866c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	021b      	lsls	r3, r3, #8
 8008672:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008676:	693a      	ldr	r2, [r7, #16]
 8008678:	4313      	orrs	r3, r2
 800867a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	697a      	ldr	r2, [r7, #20]
 8008680:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	693a      	ldr	r2, [r7, #16]
 8008686:	621a      	str	r2, [r3, #32]
}
 8008688:	bf00      	nop
 800868a:	371c      	adds	r7, #28
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008694:	b480      	push	{r7}
 8008696:	b087      	sub	sp, #28
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	607a      	str	r2, [r7, #4]
 80086a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	6a1b      	ldr	r3, [r3, #32]
 80086a6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80086aa:	68fb      	ldr	r3, [r7, #12]
 80086ac:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	69db      	ldr	r3, [r3, #28]
 80086b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	6a1b      	ldr	r3, [r3, #32]
 80086b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80086ba:	697b      	ldr	r3, [r7, #20]
 80086bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80086c0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	021b      	lsls	r3, r3, #8
 80086c6:	697a      	ldr	r2, [r7, #20]
 80086c8:	4313      	orrs	r3, r2
 80086ca:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80086cc:	697b      	ldr	r3, [r7, #20]
 80086ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80086d2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80086d4:	683b      	ldr	r3, [r7, #0]
 80086d6:	031b      	lsls	r3, r3, #12
 80086d8:	b29b      	uxth	r3, r3
 80086da:	697a      	ldr	r2, [r7, #20]
 80086dc:	4313      	orrs	r3, r2
 80086de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80086e6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	031b      	lsls	r3, r3, #12
 80086ec:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80086f0:	693a      	ldr	r2, [r7, #16]
 80086f2:	4313      	orrs	r3, r2
 80086f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	697a      	ldr	r2, [r7, #20]
 80086fa:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	693a      	ldr	r2, [r7, #16]
 8008700:	621a      	str	r2, [r3, #32]
}
 8008702:	bf00      	nop
 8008704:	371c      	adds	r7, #28
 8008706:	46bd      	mov	sp, r7
 8008708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870c:	4770      	bx	lr

0800870e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800870e:	b480      	push	{r7}
 8008710:	b085      	sub	sp, #20
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
 8008716:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	689b      	ldr	r3, [r3, #8]
 800871c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008724:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008726:	683a      	ldr	r2, [r7, #0]
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	4313      	orrs	r3, r2
 800872c:	f043 0307 	orr.w	r3, r3, #7
 8008730:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	68fa      	ldr	r2, [r7, #12]
 8008736:	609a      	str	r2, [r3, #8]
}
 8008738:	bf00      	nop
 800873a:	3714      	adds	r7, #20
 800873c:	46bd      	mov	sp, r7
 800873e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008742:	4770      	bx	lr

08008744 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008744:	b480      	push	{r7}
 8008746:	b087      	sub	sp, #28
 8008748:	af00      	add	r7, sp, #0
 800874a:	60f8      	str	r0, [r7, #12]
 800874c:	60b9      	str	r1, [r7, #8]
 800874e:	607a      	str	r2, [r7, #4]
 8008750:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800875e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	021a      	lsls	r2, r3, #8
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	431a      	orrs	r2, r3
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	4313      	orrs	r3, r2
 800876c:	697a      	ldr	r2, [r7, #20]
 800876e:	4313      	orrs	r3, r2
 8008770:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	697a      	ldr	r2, [r7, #20]
 8008776:	609a      	str	r2, [r3, #8]
}
 8008778:	bf00      	nop
 800877a:	371c      	adds	r7, #28
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008784:	b480      	push	{r7}
 8008786:	b087      	sub	sp, #28
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008790:	68bb      	ldr	r3, [r7, #8]
 8008792:	f003 031f 	and.w	r3, r3, #31
 8008796:	2201      	movs	r2, #1
 8008798:	fa02 f303 	lsl.w	r3, r2, r3
 800879c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6a1a      	ldr	r2, [r3, #32]
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	43db      	mvns	r3, r3
 80087a6:	401a      	ands	r2, r3
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	6a1a      	ldr	r2, [r3, #32]
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	f003 031f 	and.w	r3, r3, #31
 80087b6:	6879      	ldr	r1, [r7, #4]
 80087b8:	fa01 f303 	lsl.w	r3, r1, r3
 80087bc:	431a      	orrs	r2, r3
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	621a      	str	r2, [r3, #32]
}
 80087c2:	bf00      	nop
 80087c4:	371c      	adds	r7, #28
 80087c6:	46bd      	mov	sp, r7
 80087c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087cc:	4770      	bx	lr
	...

080087d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b085      	sub	sp, #20
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
 80087d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087e0:	2b01      	cmp	r3, #1
 80087e2:	d101      	bne.n	80087e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80087e4:	2302      	movs	r3, #2
 80087e6:	e05a      	b.n	800889e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	2201      	movs	r2, #1
 80087ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2202      	movs	r2, #2
 80087f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	685b      	ldr	r3, [r3, #4]
 80087fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	689b      	ldr	r3, [r3, #8]
 8008806:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800880e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008810:	683b      	ldr	r3, [r7, #0]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68fa      	ldr	r2, [r7, #12]
 8008816:	4313      	orrs	r3, r2
 8008818:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	68fa      	ldr	r2, [r7, #12]
 8008820:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	4a21      	ldr	r2, [pc, #132]	; (80088ac <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008828:	4293      	cmp	r3, r2
 800882a:	d022      	beq.n	8008872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008834:	d01d      	beq.n	8008872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	4a1d      	ldr	r2, [pc, #116]	; (80088b0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800883c:	4293      	cmp	r3, r2
 800883e:	d018      	beq.n	8008872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a1b      	ldr	r2, [pc, #108]	; (80088b4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d013      	beq.n	8008872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4a1a      	ldr	r2, [pc, #104]	; (80088b8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d00e      	beq.n	8008872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	4a18      	ldr	r2, [pc, #96]	; (80088bc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800885a:	4293      	cmp	r3, r2
 800885c:	d009      	beq.n	8008872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	4a17      	ldr	r2, [pc, #92]	; (80088c0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008864:	4293      	cmp	r3, r2
 8008866:	d004      	beq.n	8008872 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	4a15      	ldr	r2, [pc, #84]	; (80088c4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800886e:	4293      	cmp	r3, r2
 8008870:	d10c      	bne.n	800888c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008872:	68bb      	ldr	r3, [r7, #8]
 8008874:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008878:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	68ba      	ldr	r2, [r7, #8]
 8008880:	4313      	orrs	r3, r2
 8008882:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2200      	movs	r2, #0
 8008898:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800889c:	2300      	movs	r3, #0
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3714      	adds	r7, #20
 80088a2:	46bd      	mov	sp, r7
 80088a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088a8:	4770      	bx	lr
 80088aa:	bf00      	nop
 80088ac:	40010000 	.word	0x40010000
 80088b0:	40000400 	.word	0x40000400
 80088b4:	40000800 	.word	0x40000800
 80088b8:	40000c00 	.word	0x40000c00
 80088bc:	40010400 	.word	0x40010400
 80088c0:	40014000 	.word	0x40014000
 80088c4:	40001800 	.word	0x40001800

080088c8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b085      	sub	sp, #20
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80088d2:	2300      	movs	r3, #0
 80088d4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088dc:	2b01      	cmp	r3, #1
 80088de:	d101      	bne.n	80088e4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80088e0:	2302      	movs	r3, #2
 80088e2:	e03d      	b.n	8008960 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2201      	movs	r2, #1
 80088e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	68db      	ldr	r3, [r3, #12]
 80088f6:	4313      	orrs	r3, r2
 80088f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	689b      	ldr	r3, [r3, #8]
 8008904:	4313      	orrs	r3, r2
 8008906:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	685b      	ldr	r3, [r3, #4]
 8008912:	4313      	orrs	r3, r2
 8008914:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008916:	68fb      	ldr	r3, [r7, #12]
 8008918:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	4313      	orrs	r3, r2
 8008922:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	691b      	ldr	r3, [r3, #16]
 800892e:	4313      	orrs	r3, r2
 8008930:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	695b      	ldr	r3, [r3, #20]
 800893c:	4313      	orrs	r3, r2
 800893e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	69db      	ldr	r3, [r3, #28]
 800894a:	4313      	orrs	r3, r2
 800894c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	68fa      	ldr	r2, [r7, #12]
 8008954:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	2200      	movs	r2, #0
 800895a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800895e:	2300      	movs	r3, #0
}
 8008960:	4618      	mov	r0, r3
 8008962:	3714      	adds	r7, #20
 8008964:	46bd      	mov	sp, r7
 8008966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896a:	4770      	bx	lr

0800896c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800896c:	b480      	push	{r7}
 800896e:	b083      	sub	sp, #12
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008974:	bf00      	nop
 8008976:	370c      	adds	r7, #12
 8008978:	46bd      	mov	sp, r7
 800897a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897e:	4770      	bx	lr

08008980 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008980:	b480      	push	{r7}
 8008982:	b083      	sub	sp, #12
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008988:	bf00      	nop
 800898a:	370c      	adds	r7, #12
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008994:	b084      	sub	sp, #16
 8008996:	b580      	push	{r7, lr}
 8008998:	b084      	sub	sp, #16
 800899a:	af00      	add	r7, sp, #0
 800899c:	6078      	str	r0, [r7, #4]
 800899e:	f107 001c 	add.w	r0, r7, #28
 80089a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80089a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089a8:	2b01      	cmp	r3, #1
 80089aa:	d122      	bne.n	80089f2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089b0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	68db      	ldr	r3, [r3, #12]
 80089bc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80089c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	68db      	ldr	r3, [r3, #12]
 80089cc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80089d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80089d6:	2b01      	cmp	r3, #1
 80089d8:	d105      	bne.n	80089e6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	68db      	ldr	r3, [r3, #12]
 80089de:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f001 fab4 	bl	8009f54 <USB_CoreReset>
 80089ec:	4603      	mov	r3, r0
 80089ee:	73fb      	strb	r3, [r7, #15]
 80089f0:	e01a      	b.n	8008a28 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	68db      	ldr	r3, [r3, #12]
 80089f6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 80089fe:	6878      	ldr	r0, [r7, #4]
 8008a00:	f001 faa8 	bl	8009f54 <USB_CoreReset>
 8008a04:	4603      	mov	r3, r0
 8008a06:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008a08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d106      	bne.n	8008a1c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a12:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	639a      	str	r2, [r3, #56]	; 0x38
 8008a1a:	e005      	b.n	8008a28 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a20:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d10b      	bne.n	8008a46 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	f043 0206 	orr.w	r2, r3, #6
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	689b      	ldr	r3, [r3, #8]
 8008a3e:	f043 0220 	orr.w	r2, r3, #32
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008a46:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3710      	adds	r7, #16
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008a52:	b004      	add	sp, #16
 8008a54:	4770      	bx	lr
	...

08008a58 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	b087      	sub	sp, #28
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	60b9      	str	r1, [r7, #8]
 8008a62:	4613      	mov	r3, r2
 8008a64:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008a66:	79fb      	ldrb	r3, [r7, #7]
 8008a68:	2b02      	cmp	r3, #2
 8008a6a:	d165      	bne.n	8008b38 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008a6c:	68bb      	ldr	r3, [r7, #8]
 8008a6e:	4a41      	ldr	r2, [pc, #260]	; (8008b74 <USB_SetTurnaroundTime+0x11c>)
 8008a70:	4293      	cmp	r3, r2
 8008a72:	d906      	bls.n	8008a82 <USB_SetTurnaroundTime+0x2a>
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	4a40      	ldr	r2, [pc, #256]	; (8008b78 <USB_SetTurnaroundTime+0x120>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d802      	bhi.n	8008a82 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008a7c:	230f      	movs	r3, #15
 8008a7e:	617b      	str	r3, [r7, #20]
 8008a80:	e062      	b.n	8008b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008a82:	68bb      	ldr	r3, [r7, #8]
 8008a84:	4a3c      	ldr	r2, [pc, #240]	; (8008b78 <USB_SetTurnaroundTime+0x120>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d906      	bls.n	8008a98 <USB_SetTurnaroundTime+0x40>
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	4a3b      	ldr	r2, [pc, #236]	; (8008b7c <USB_SetTurnaroundTime+0x124>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d802      	bhi.n	8008a98 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008a92:	230e      	movs	r3, #14
 8008a94:	617b      	str	r3, [r7, #20]
 8008a96:	e057      	b.n	8008b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	4a38      	ldr	r2, [pc, #224]	; (8008b7c <USB_SetTurnaroundTime+0x124>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d906      	bls.n	8008aae <USB_SetTurnaroundTime+0x56>
 8008aa0:	68bb      	ldr	r3, [r7, #8]
 8008aa2:	4a37      	ldr	r2, [pc, #220]	; (8008b80 <USB_SetTurnaroundTime+0x128>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d802      	bhi.n	8008aae <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008aa8:	230d      	movs	r3, #13
 8008aaa:	617b      	str	r3, [r7, #20]
 8008aac:	e04c      	b.n	8008b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	4a33      	ldr	r2, [pc, #204]	; (8008b80 <USB_SetTurnaroundTime+0x128>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d906      	bls.n	8008ac4 <USB_SetTurnaroundTime+0x6c>
 8008ab6:	68bb      	ldr	r3, [r7, #8]
 8008ab8:	4a32      	ldr	r2, [pc, #200]	; (8008b84 <USB_SetTurnaroundTime+0x12c>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d802      	bhi.n	8008ac4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008abe:	230c      	movs	r3, #12
 8008ac0:	617b      	str	r3, [r7, #20]
 8008ac2:	e041      	b.n	8008b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008ac4:	68bb      	ldr	r3, [r7, #8]
 8008ac6:	4a2f      	ldr	r2, [pc, #188]	; (8008b84 <USB_SetTurnaroundTime+0x12c>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d906      	bls.n	8008ada <USB_SetTurnaroundTime+0x82>
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	4a2e      	ldr	r2, [pc, #184]	; (8008b88 <USB_SetTurnaroundTime+0x130>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d802      	bhi.n	8008ada <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008ad4:	230b      	movs	r3, #11
 8008ad6:	617b      	str	r3, [r7, #20]
 8008ad8:	e036      	b.n	8008b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008ada:	68bb      	ldr	r3, [r7, #8]
 8008adc:	4a2a      	ldr	r2, [pc, #168]	; (8008b88 <USB_SetTurnaroundTime+0x130>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d906      	bls.n	8008af0 <USB_SetTurnaroundTime+0x98>
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	4a29      	ldr	r2, [pc, #164]	; (8008b8c <USB_SetTurnaroundTime+0x134>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d802      	bhi.n	8008af0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008aea:	230a      	movs	r3, #10
 8008aec:	617b      	str	r3, [r7, #20]
 8008aee:	e02b      	b.n	8008b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	4a26      	ldr	r2, [pc, #152]	; (8008b8c <USB_SetTurnaroundTime+0x134>)
 8008af4:	4293      	cmp	r3, r2
 8008af6:	d906      	bls.n	8008b06 <USB_SetTurnaroundTime+0xae>
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	4a25      	ldr	r2, [pc, #148]	; (8008b90 <USB_SetTurnaroundTime+0x138>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d802      	bhi.n	8008b06 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008b00:	2309      	movs	r3, #9
 8008b02:	617b      	str	r3, [r7, #20]
 8008b04:	e020      	b.n	8008b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	4a21      	ldr	r2, [pc, #132]	; (8008b90 <USB_SetTurnaroundTime+0x138>)
 8008b0a:	4293      	cmp	r3, r2
 8008b0c:	d906      	bls.n	8008b1c <USB_SetTurnaroundTime+0xc4>
 8008b0e:	68bb      	ldr	r3, [r7, #8]
 8008b10:	4a20      	ldr	r2, [pc, #128]	; (8008b94 <USB_SetTurnaroundTime+0x13c>)
 8008b12:	4293      	cmp	r3, r2
 8008b14:	d802      	bhi.n	8008b1c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008b16:	2308      	movs	r3, #8
 8008b18:	617b      	str	r3, [r7, #20]
 8008b1a:	e015      	b.n	8008b48 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	4a1d      	ldr	r2, [pc, #116]	; (8008b94 <USB_SetTurnaroundTime+0x13c>)
 8008b20:	4293      	cmp	r3, r2
 8008b22:	d906      	bls.n	8008b32 <USB_SetTurnaroundTime+0xda>
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	4a1c      	ldr	r2, [pc, #112]	; (8008b98 <USB_SetTurnaroundTime+0x140>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d802      	bhi.n	8008b32 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008b2c:	2307      	movs	r3, #7
 8008b2e:	617b      	str	r3, [r7, #20]
 8008b30:	e00a      	b.n	8008b48 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008b32:	2306      	movs	r3, #6
 8008b34:	617b      	str	r3, [r7, #20]
 8008b36:	e007      	b.n	8008b48 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008b38:	79fb      	ldrb	r3, [r7, #7]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d102      	bne.n	8008b44 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008b3e:	2309      	movs	r3, #9
 8008b40:	617b      	str	r3, [r7, #20]
 8008b42:	e001      	b.n	8008b48 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008b44:	2309      	movs	r3, #9
 8008b46:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	68db      	ldr	r3, [r3, #12]
 8008b4c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	68da      	ldr	r2, [r3, #12]
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	029b      	lsls	r3, r3, #10
 8008b5c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008b60:	431a      	orrs	r2, r3
 8008b62:	68fb      	ldr	r3, [r7, #12]
 8008b64:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008b66:	2300      	movs	r3, #0
}
 8008b68:	4618      	mov	r0, r3
 8008b6a:	371c      	adds	r7, #28
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr
 8008b74:	00d8acbf 	.word	0x00d8acbf
 8008b78:	00e4e1bf 	.word	0x00e4e1bf
 8008b7c:	00f423ff 	.word	0x00f423ff
 8008b80:	0106737f 	.word	0x0106737f
 8008b84:	011a499f 	.word	0x011a499f
 8008b88:	01312cff 	.word	0x01312cff
 8008b8c:	014ca43f 	.word	0x014ca43f
 8008b90:	016e35ff 	.word	0x016e35ff
 8008b94:	01a6ab1f 	.word	0x01a6ab1f
 8008b98:	01e847ff 	.word	0x01e847ff

08008b9c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b9c:	b480      	push	{r7}
 8008b9e:	b083      	sub	sp, #12
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	f043 0201 	orr.w	r2, r3, #1
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008bb0:	2300      	movs	r3, #0
}
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	370c      	adds	r7, #12
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr

08008bbe <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008bbe:	b480      	push	{r7}
 8008bc0:	b083      	sub	sp, #12
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	f023 0201 	bic.w	r2, r3, #1
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008bd2:	2300      	movs	r3, #0
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	370c      	adds	r7, #12
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b082      	sub	sp, #8
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
 8008be8:	460b      	mov	r3, r1
 8008bea:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	68db      	ldr	r3, [r3, #12]
 8008bf0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008bf8:	78fb      	ldrb	r3, [r7, #3]
 8008bfa:	2b01      	cmp	r3, #1
 8008bfc:	d106      	bne.n	8008c0c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	68db      	ldr	r3, [r3, #12]
 8008c02:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	60da      	str	r2, [r3, #12]
 8008c0a:	e00b      	b.n	8008c24 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8008c0c:	78fb      	ldrb	r3, [r7, #3]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d106      	bne.n	8008c20 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	68db      	ldr	r3, [r3, #12]
 8008c16:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	60da      	str	r2, [r3, #12]
 8008c1e:	e001      	b.n	8008c24 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008c20:	2301      	movs	r3, #1
 8008c22:	e003      	b.n	8008c2c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008c24:	2032      	movs	r0, #50	; 0x32
 8008c26:	f7f9 fa8d 	bl	8002144 <HAL_Delay>

  return HAL_OK;
 8008c2a:	2300      	movs	r3, #0
}
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	3708      	adds	r7, #8
 8008c30:	46bd      	mov	sp, r7
 8008c32:	bd80      	pop	{r7, pc}

08008c34 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008c34:	b084      	sub	sp, #16
 8008c36:	b580      	push	{r7, lr}
 8008c38:	b086      	sub	sp, #24
 8008c3a:	af00      	add	r7, sp, #0
 8008c3c:	6078      	str	r0, [r7, #4]
 8008c3e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008c42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008c46:	2300      	movs	r3, #0
 8008c48:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008c4e:	2300      	movs	r3, #0
 8008c50:	613b      	str	r3, [r7, #16]
 8008c52:	e009      	b.n	8008c68 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	693b      	ldr	r3, [r7, #16]
 8008c58:	3340      	adds	r3, #64	; 0x40
 8008c5a:	009b      	lsls	r3, r3, #2
 8008c5c:	4413      	add	r3, r2
 8008c5e:	2200      	movs	r2, #0
 8008c60:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008c62:	693b      	ldr	r3, [r7, #16]
 8008c64:	3301      	adds	r3, #1
 8008c66:	613b      	str	r3, [r7, #16]
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	2b0e      	cmp	r3, #14
 8008c6c:	d9f2      	bls.n	8008c54 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008c6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d11c      	bne.n	8008cae <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c7a:	685b      	ldr	r3, [r3, #4]
 8008c7c:	68fa      	ldr	r2, [r7, #12]
 8008c7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c82:	f043 0302 	orr.w	r3, r3, #2
 8008c86:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c8c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c98:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ca4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	639a      	str	r2, [r3, #56]	; 0x38
 8008cac:	e00b      	b.n	8008cc6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cb2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cbe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008ccc:	461a      	mov	r2, r3
 8008cce:	2300      	movs	r3, #0
 8008cd0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cd8:	4619      	mov	r1, r3
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	680b      	ldr	r3, [r1, #0]
 8008ce4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008ce6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ce8:	2b01      	cmp	r3, #1
 8008cea:	d10c      	bne.n	8008d06 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d104      	bne.n	8008cfc <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008cf2:	2100      	movs	r1, #0
 8008cf4:	6878      	ldr	r0, [r7, #4]
 8008cf6:	f000 f949 	bl	8008f8c <USB_SetDevSpeed>
 8008cfa:	e008      	b.n	8008d0e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008cfc:	2101      	movs	r1, #1
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f000 f944 	bl	8008f8c <USB_SetDevSpeed>
 8008d04:	e003      	b.n	8008d0e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008d06:	2103      	movs	r1, #3
 8008d08:	6878      	ldr	r0, [r7, #4]
 8008d0a:	f000 f93f 	bl	8008f8c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008d0e:	2110      	movs	r1, #16
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 f8f3 	bl	8008efc <USB_FlushTxFifo>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d001      	beq.n	8008d20 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008d20:	6878      	ldr	r0, [r7, #4]
 8008d22:	f000 f911 	bl	8008f48 <USB_FlushRxFifo>
 8008d26:	4603      	mov	r3, r0
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d001      	beq.n	8008d30 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8008d2c:	2301      	movs	r3, #1
 8008d2e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d36:	461a      	mov	r2, r3
 8008d38:	2300      	movs	r3, #0
 8008d3a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d42:	461a      	mov	r2, r3
 8008d44:	2300      	movs	r3, #0
 8008d46:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d4e:	461a      	mov	r2, r3
 8008d50:	2300      	movs	r3, #0
 8008d52:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d54:	2300      	movs	r3, #0
 8008d56:	613b      	str	r3, [r7, #16]
 8008d58:	e043      	b.n	8008de2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008d5a:	693b      	ldr	r3, [r7, #16]
 8008d5c:	015a      	lsls	r2, r3, #5
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	4413      	add	r3, r2
 8008d62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008d6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d70:	d118      	bne.n	8008da4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d10a      	bne.n	8008d8e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008d78:	693b      	ldr	r3, [r7, #16]
 8008d7a:	015a      	lsls	r2, r3, #5
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	4413      	add	r3, r2
 8008d80:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d84:	461a      	mov	r2, r3
 8008d86:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008d8a:	6013      	str	r3, [r2, #0]
 8008d8c:	e013      	b.n	8008db6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008d8e:	693b      	ldr	r3, [r7, #16]
 8008d90:	015a      	lsls	r2, r3, #5
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	4413      	add	r3, r2
 8008d96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d9a:	461a      	mov	r2, r3
 8008d9c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008da0:	6013      	str	r3, [r2, #0]
 8008da2:	e008      	b.n	8008db6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	015a      	lsls	r2, r3, #5
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	4413      	add	r3, r2
 8008dac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008db0:	461a      	mov	r2, r3
 8008db2:	2300      	movs	r3, #0
 8008db4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008db6:	693b      	ldr	r3, [r7, #16]
 8008db8:	015a      	lsls	r2, r3, #5
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	4413      	add	r3, r2
 8008dbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	015a      	lsls	r2, r3, #5
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	4413      	add	r3, r2
 8008dd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008dd4:	461a      	mov	r2, r3
 8008dd6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008dda:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ddc:	693b      	ldr	r3, [r7, #16]
 8008dde:	3301      	adds	r3, #1
 8008de0:	613b      	str	r3, [r7, #16]
 8008de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008de4:	693a      	ldr	r2, [r7, #16]
 8008de6:	429a      	cmp	r2, r3
 8008de8:	d3b7      	bcc.n	8008d5a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008dea:	2300      	movs	r3, #0
 8008dec:	613b      	str	r3, [r7, #16]
 8008dee:	e043      	b.n	8008e78 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	015a      	lsls	r2, r3, #5
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	4413      	add	r3, r2
 8008df8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008e02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008e06:	d118      	bne.n	8008e3a <USB_DevInit+0x206>
    {
      if (i == 0U)
 8008e08:	693b      	ldr	r3, [r7, #16]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d10a      	bne.n	8008e24 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	015a      	lsls	r2, r3, #5
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	4413      	add	r3, r2
 8008e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008e20:	6013      	str	r3, [r2, #0]
 8008e22:	e013      	b.n	8008e4c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008e24:	693b      	ldr	r3, [r7, #16]
 8008e26:	015a      	lsls	r2, r3, #5
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	4413      	add	r3, r2
 8008e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e30:	461a      	mov	r2, r3
 8008e32:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008e36:	6013      	str	r3, [r2, #0]
 8008e38:	e008      	b.n	8008e4c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	015a      	lsls	r2, r3, #5
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	4413      	add	r3, r2
 8008e42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e46:	461a      	mov	r2, r3
 8008e48:	2300      	movs	r3, #0
 8008e4a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	015a      	lsls	r2, r3, #5
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	4413      	add	r3, r2
 8008e54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e58:	461a      	mov	r2, r3
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008e5e:	693b      	ldr	r3, [r7, #16]
 8008e60:	015a      	lsls	r2, r3, #5
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	4413      	add	r3, r2
 8008e66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e6a:	461a      	mov	r2, r3
 8008e6c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008e70:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008e72:	693b      	ldr	r3, [r7, #16]
 8008e74:	3301      	adds	r3, #1
 8008e76:	613b      	str	r3, [r7, #16]
 8008e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e7a:	693a      	ldr	r2, [r7, #16]
 8008e7c:	429a      	cmp	r2, r3
 8008e7e:	d3b7      	bcc.n	8008df0 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e86:	691b      	ldr	r3, [r3, #16]
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e8e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008e92:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2200      	movs	r2, #0
 8008e98:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008ea0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008ea2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d105      	bne.n	8008eb4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	699b      	ldr	r3, [r3, #24]
 8008eac:	f043 0210 	orr.w	r2, r3, #16
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	699a      	ldr	r2, [r3, #24]
 8008eb8:	4b0f      	ldr	r3, [pc, #60]	; (8008ef8 <USB_DevInit+0x2c4>)
 8008eba:	4313      	orrs	r3, r2
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008ec0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d005      	beq.n	8008ed2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	699b      	ldr	r3, [r3, #24]
 8008eca:	f043 0208 	orr.w	r2, r3, #8
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008ed2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ed4:	2b01      	cmp	r3, #1
 8008ed6:	d107      	bne.n	8008ee8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	699b      	ldr	r3, [r3, #24]
 8008edc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008ee0:	f043 0304 	orr.w	r3, r3, #4
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008ee8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3718      	adds	r7, #24
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008ef4:	b004      	add	sp, #16
 8008ef6:	4770      	bx	lr
 8008ef8:	803c3800 	.word	0x803c3800

08008efc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b085      	sub	sp, #20
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8008f06:	2300      	movs	r3, #0
 8008f08:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	019b      	lsls	r3, r3, #6
 8008f0e:	f043 0220 	orr.w	r2, r3, #32
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	3301      	adds	r3, #1
 8008f1a:	60fb      	str	r3, [r7, #12]
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	4a09      	ldr	r2, [pc, #36]	; (8008f44 <USB_FlushTxFifo+0x48>)
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d901      	bls.n	8008f28 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8008f24:	2303      	movs	r3, #3
 8008f26:	e006      	b.n	8008f36 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	691b      	ldr	r3, [r3, #16]
 8008f2c:	f003 0320 	and.w	r3, r3, #32
 8008f30:	2b20      	cmp	r3, #32
 8008f32:	d0f0      	beq.n	8008f16 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8008f34:	2300      	movs	r3, #0
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	3714      	adds	r7, #20
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f40:	4770      	bx	lr
 8008f42:	bf00      	nop
 8008f44:	00030d40 	.word	0x00030d40

08008f48 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008f50:	2300      	movs	r3, #0
 8008f52:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2210      	movs	r2, #16
 8008f58:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	3301      	adds	r3, #1
 8008f5e:	60fb      	str	r3, [r7, #12]
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	4a09      	ldr	r2, [pc, #36]	; (8008f88 <USB_FlushRxFifo+0x40>)
 8008f64:	4293      	cmp	r3, r2
 8008f66:	d901      	bls.n	8008f6c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008f68:	2303      	movs	r3, #3
 8008f6a:	e006      	b.n	8008f7a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	691b      	ldr	r3, [r3, #16]
 8008f70:	f003 0310 	and.w	r3, r3, #16
 8008f74:	2b10      	cmp	r3, #16
 8008f76:	d0f0      	beq.n	8008f5a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008f78:	2300      	movs	r3, #0
}
 8008f7a:	4618      	mov	r0, r3
 8008f7c:	3714      	adds	r7, #20
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f84:	4770      	bx	lr
 8008f86:	bf00      	nop
 8008f88:	00030d40 	.word	0x00030d40

08008f8c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b085      	sub	sp, #20
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
 8008f94:	460b      	mov	r3, r1
 8008f96:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fa2:	681a      	ldr	r2, [r3, #0]
 8008fa4:	78fb      	ldrb	r3, [r7, #3]
 8008fa6:	68f9      	ldr	r1, [r7, #12]
 8008fa8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008fac:	4313      	orrs	r3, r2
 8008fae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008fb0:	2300      	movs	r3, #0
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3714      	adds	r7, #20
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr

08008fbe <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008fbe:	b480      	push	{r7}
 8008fc0:	b087      	sub	sp, #28
 8008fc2:	af00      	add	r7, sp, #0
 8008fc4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fd0:	689b      	ldr	r3, [r3, #8]
 8008fd2:	f003 0306 	and.w	r3, r3, #6
 8008fd6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d102      	bne.n	8008fe4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008fde:	2300      	movs	r3, #0
 8008fe0:	75fb      	strb	r3, [r7, #23]
 8008fe2:	e00a      	b.n	8008ffa <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2b02      	cmp	r3, #2
 8008fe8:	d002      	beq.n	8008ff0 <USB_GetDevSpeed+0x32>
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2b06      	cmp	r3, #6
 8008fee:	d102      	bne.n	8008ff6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008ff0:	2302      	movs	r3, #2
 8008ff2:	75fb      	strb	r3, [r7, #23]
 8008ff4:	e001      	b.n	8008ffa <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008ff6:	230f      	movs	r3, #15
 8008ff8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008ffa:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	371c      	adds	r7, #28
 8009000:	46bd      	mov	sp, r7
 8009002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009006:	4770      	bx	lr

08009008 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009008:	b480      	push	{r7}
 800900a:	b085      	sub	sp, #20
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
 8009010:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009016:	683b      	ldr	r3, [r7, #0]
 8009018:	781b      	ldrb	r3, [r3, #0]
 800901a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	785b      	ldrb	r3, [r3, #1]
 8009020:	2b01      	cmp	r3, #1
 8009022:	d13a      	bne.n	800909a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800902a:	69da      	ldr	r2, [r3, #28]
 800902c:	683b      	ldr	r3, [r7, #0]
 800902e:	781b      	ldrb	r3, [r3, #0]
 8009030:	f003 030f 	and.w	r3, r3, #15
 8009034:	2101      	movs	r1, #1
 8009036:	fa01 f303 	lsl.w	r3, r1, r3
 800903a:	b29b      	uxth	r3, r3
 800903c:	68f9      	ldr	r1, [r7, #12]
 800903e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009042:	4313      	orrs	r3, r2
 8009044:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	015a      	lsls	r2, r3, #5
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	4413      	add	r3, r2
 800904e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009058:	2b00      	cmp	r3, #0
 800905a:	d155      	bne.n	8009108 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800905c:	68bb      	ldr	r3, [r7, #8]
 800905e:	015a      	lsls	r2, r3, #5
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	4413      	add	r3, r2
 8009064:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009068:	681a      	ldr	r2, [r3, #0]
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	689b      	ldr	r3, [r3, #8]
 800906e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	78db      	ldrb	r3, [r3, #3]
 8009076:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009078:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	059b      	lsls	r3, r3, #22
 800907e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009080:	4313      	orrs	r3, r2
 8009082:	68ba      	ldr	r2, [r7, #8]
 8009084:	0151      	lsls	r1, r2, #5
 8009086:	68fa      	ldr	r2, [r7, #12]
 8009088:	440a      	add	r2, r1
 800908a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800908e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009092:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009096:	6013      	str	r3, [r2, #0]
 8009098:	e036      	b.n	8009108 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090a0:	69da      	ldr	r2, [r3, #28]
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	781b      	ldrb	r3, [r3, #0]
 80090a6:	f003 030f 	and.w	r3, r3, #15
 80090aa:	2101      	movs	r1, #1
 80090ac:	fa01 f303 	lsl.w	r3, r1, r3
 80090b0:	041b      	lsls	r3, r3, #16
 80090b2:	68f9      	ldr	r1, [r7, #12]
 80090b4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80090b8:	4313      	orrs	r3, r2
 80090ba:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	015a      	lsls	r2, r3, #5
 80090c0:	68fb      	ldr	r3, [r7, #12]
 80090c2:	4413      	add	r3, r2
 80090c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d11a      	bne.n	8009108 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80090d2:	68bb      	ldr	r3, [r7, #8]
 80090d4:	015a      	lsls	r2, r3, #5
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	4413      	add	r3, r2
 80090da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	689b      	ldr	r3, [r3, #8]
 80090e4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	78db      	ldrb	r3, [r3, #3]
 80090ec:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80090ee:	430b      	orrs	r3, r1
 80090f0:	4313      	orrs	r3, r2
 80090f2:	68ba      	ldr	r2, [r7, #8]
 80090f4:	0151      	lsls	r1, r2, #5
 80090f6:	68fa      	ldr	r2, [r7, #12]
 80090f8:	440a      	add	r2, r1
 80090fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80090fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009102:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009106:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009108:	2300      	movs	r3, #0
}
 800910a:	4618      	mov	r0, r3
 800910c:	3714      	adds	r7, #20
 800910e:	46bd      	mov	sp, r7
 8009110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009114:	4770      	bx	lr
	...

08009118 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009118:	b480      	push	{r7}
 800911a:	b085      	sub	sp, #20
 800911c:	af00      	add	r7, sp, #0
 800911e:	6078      	str	r0, [r7, #4]
 8009120:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009126:	683b      	ldr	r3, [r7, #0]
 8009128:	781b      	ldrb	r3, [r3, #0]
 800912a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800912c:	683b      	ldr	r3, [r7, #0]
 800912e:	785b      	ldrb	r3, [r3, #1]
 8009130:	2b01      	cmp	r3, #1
 8009132:	d161      	bne.n	80091f8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	015a      	lsls	r2, r3, #5
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	4413      	add	r3, r2
 800913c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009146:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800914a:	d11f      	bne.n	800918c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800914c:	68bb      	ldr	r3, [r7, #8]
 800914e:	015a      	lsls	r2, r3, #5
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	4413      	add	r3, r2
 8009154:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	68ba      	ldr	r2, [r7, #8]
 800915c:	0151      	lsls	r1, r2, #5
 800915e:	68fa      	ldr	r2, [r7, #12]
 8009160:	440a      	add	r2, r1
 8009162:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009166:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800916a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	015a      	lsls	r2, r3, #5
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	4413      	add	r3, r2
 8009174:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	68ba      	ldr	r2, [r7, #8]
 800917c:	0151      	lsls	r1, r2, #5
 800917e:	68fa      	ldr	r2, [r7, #12]
 8009180:	440a      	add	r2, r1
 8009182:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009186:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800918a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009192:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	781b      	ldrb	r3, [r3, #0]
 8009198:	f003 030f 	and.w	r3, r3, #15
 800919c:	2101      	movs	r1, #1
 800919e:	fa01 f303 	lsl.w	r3, r1, r3
 80091a2:	b29b      	uxth	r3, r3
 80091a4:	43db      	mvns	r3, r3
 80091a6:	68f9      	ldr	r1, [r7, #12]
 80091a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80091ac:	4013      	ands	r3, r2
 80091ae:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80091b6:	69da      	ldr	r2, [r3, #28]
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	f003 030f 	and.w	r3, r3, #15
 80091c0:	2101      	movs	r1, #1
 80091c2:	fa01 f303 	lsl.w	r3, r1, r3
 80091c6:	b29b      	uxth	r3, r3
 80091c8:	43db      	mvns	r3, r3
 80091ca:	68f9      	ldr	r1, [r7, #12]
 80091cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80091d0:	4013      	ands	r3, r2
 80091d2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	015a      	lsls	r2, r3, #5
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	4413      	add	r3, r2
 80091dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	68bb      	ldr	r3, [r7, #8]
 80091e4:	0159      	lsls	r1, r3, #5
 80091e6:	68fb      	ldr	r3, [r7, #12]
 80091e8:	440b      	add	r3, r1
 80091ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091ee:	4619      	mov	r1, r3
 80091f0:	4b35      	ldr	r3, [pc, #212]	; (80092c8 <USB_DeactivateEndpoint+0x1b0>)
 80091f2:	4013      	ands	r3, r2
 80091f4:	600b      	str	r3, [r1, #0]
 80091f6:	e060      	b.n	80092ba <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80091f8:	68bb      	ldr	r3, [r7, #8]
 80091fa:	015a      	lsls	r2, r3, #5
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	4413      	add	r3, r2
 8009200:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800920a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800920e:	d11f      	bne.n	8009250 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009210:	68bb      	ldr	r3, [r7, #8]
 8009212:	015a      	lsls	r2, r3, #5
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	4413      	add	r3, r2
 8009218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	68ba      	ldr	r2, [r7, #8]
 8009220:	0151      	lsls	r1, r2, #5
 8009222:	68fa      	ldr	r2, [r7, #12]
 8009224:	440a      	add	r2, r1
 8009226:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800922a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800922e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009230:	68bb      	ldr	r3, [r7, #8]
 8009232:	015a      	lsls	r2, r3, #5
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	4413      	add	r3, r2
 8009238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	68ba      	ldr	r2, [r7, #8]
 8009240:	0151      	lsls	r1, r2, #5
 8009242:	68fa      	ldr	r2, [r7, #12]
 8009244:	440a      	add	r2, r1
 8009246:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800924a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800924e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009256:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	781b      	ldrb	r3, [r3, #0]
 800925c:	f003 030f 	and.w	r3, r3, #15
 8009260:	2101      	movs	r1, #1
 8009262:	fa01 f303 	lsl.w	r3, r1, r3
 8009266:	041b      	lsls	r3, r3, #16
 8009268:	43db      	mvns	r3, r3
 800926a:	68f9      	ldr	r1, [r7, #12]
 800926c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009270:	4013      	ands	r3, r2
 8009272:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800927a:	69da      	ldr	r2, [r3, #28]
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	781b      	ldrb	r3, [r3, #0]
 8009280:	f003 030f 	and.w	r3, r3, #15
 8009284:	2101      	movs	r1, #1
 8009286:	fa01 f303 	lsl.w	r3, r1, r3
 800928a:	041b      	lsls	r3, r3, #16
 800928c:	43db      	mvns	r3, r3
 800928e:	68f9      	ldr	r1, [r7, #12]
 8009290:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009294:	4013      	ands	r3, r2
 8009296:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	015a      	lsls	r2, r3, #5
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	4413      	add	r3, r2
 80092a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092a4:	681a      	ldr	r2, [r3, #0]
 80092a6:	68bb      	ldr	r3, [r7, #8]
 80092a8:	0159      	lsls	r1, r3, #5
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	440b      	add	r3, r1
 80092ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092b2:	4619      	mov	r1, r3
 80092b4:	4b05      	ldr	r3, [pc, #20]	; (80092cc <USB_DeactivateEndpoint+0x1b4>)
 80092b6:	4013      	ands	r3, r2
 80092b8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80092ba:	2300      	movs	r3, #0
}
 80092bc:	4618      	mov	r0, r3
 80092be:	3714      	adds	r7, #20
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr
 80092c8:	ec337800 	.word	0xec337800
 80092cc:	eff37800 	.word	0xeff37800

080092d0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b08a      	sub	sp, #40	; 0x28
 80092d4:	af02      	add	r7, sp, #8
 80092d6:	60f8      	str	r0, [r7, #12]
 80092d8:	60b9      	str	r1, [r7, #8]
 80092da:	4613      	mov	r3, r2
 80092dc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	781b      	ldrb	r3, [r3, #0]
 80092e6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80092e8:	68bb      	ldr	r3, [r7, #8]
 80092ea:	785b      	ldrb	r3, [r3, #1]
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	f040 815c 	bne.w	80095aa <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80092f2:	68bb      	ldr	r3, [r7, #8]
 80092f4:	695b      	ldr	r3, [r3, #20]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d132      	bne.n	8009360 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80092fa:	69bb      	ldr	r3, [r7, #24]
 80092fc:	015a      	lsls	r2, r3, #5
 80092fe:	69fb      	ldr	r3, [r7, #28]
 8009300:	4413      	add	r3, r2
 8009302:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009306:	691b      	ldr	r3, [r3, #16]
 8009308:	69ba      	ldr	r2, [r7, #24]
 800930a:	0151      	lsls	r1, r2, #5
 800930c:	69fa      	ldr	r2, [r7, #28]
 800930e:	440a      	add	r2, r1
 8009310:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009314:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009318:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800931c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800931e:	69bb      	ldr	r3, [r7, #24]
 8009320:	015a      	lsls	r2, r3, #5
 8009322:	69fb      	ldr	r3, [r7, #28]
 8009324:	4413      	add	r3, r2
 8009326:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800932a:	691b      	ldr	r3, [r3, #16]
 800932c:	69ba      	ldr	r2, [r7, #24]
 800932e:	0151      	lsls	r1, r2, #5
 8009330:	69fa      	ldr	r2, [r7, #28]
 8009332:	440a      	add	r2, r1
 8009334:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009338:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800933c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800933e:	69bb      	ldr	r3, [r7, #24]
 8009340:	015a      	lsls	r2, r3, #5
 8009342:	69fb      	ldr	r3, [r7, #28]
 8009344:	4413      	add	r3, r2
 8009346:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800934a:	691b      	ldr	r3, [r3, #16]
 800934c:	69ba      	ldr	r2, [r7, #24]
 800934e:	0151      	lsls	r1, r2, #5
 8009350:	69fa      	ldr	r2, [r7, #28]
 8009352:	440a      	add	r2, r1
 8009354:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009358:	0cdb      	lsrs	r3, r3, #19
 800935a:	04db      	lsls	r3, r3, #19
 800935c:	6113      	str	r3, [r2, #16]
 800935e:	e074      	b.n	800944a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009360:	69bb      	ldr	r3, [r7, #24]
 8009362:	015a      	lsls	r2, r3, #5
 8009364:	69fb      	ldr	r3, [r7, #28]
 8009366:	4413      	add	r3, r2
 8009368:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800936c:	691b      	ldr	r3, [r3, #16]
 800936e:	69ba      	ldr	r2, [r7, #24]
 8009370:	0151      	lsls	r1, r2, #5
 8009372:	69fa      	ldr	r2, [r7, #28]
 8009374:	440a      	add	r2, r1
 8009376:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800937a:	0cdb      	lsrs	r3, r3, #19
 800937c:	04db      	lsls	r3, r3, #19
 800937e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009380:	69bb      	ldr	r3, [r7, #24]
 8009382:	015a      	lsls	r2, r3, #5
 8009384:	69fb      	ldr	r3, [r7, #28]
 8009386:	4413      	add	r3, r2
 8009388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800938c:	691b      	ldr	r3, [r3, #16]
 800938e:	69ba      	ldr	r2, [r7, #24]
 8009390:	0151      	lsls	r1, r2, #5
 8009392:	69fa      	ldr	r2, [r7, #28]
 8009394:	440a      	add	r2, r1
 8009396:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800939a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800939e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80093a2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80093a4:	69bb      	ldr	r3, [r7, #24]
 80093a6:	015a      	lsls	r2, r3, #5
 80093a8:	69fb      	ldr	r3, [r7, #28]
 80093aa:	4413      	add	r3, r2
 80093ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093b0:	691a      	ldr	r2, [r3, #16]
 80093b2:	68bb      	ldr	r3, [r7, #8]
 80093b4:	6959      	ldr	r1, [r3, #20]
 80093b6:	68bb      	ldr	r3, [r7, #8]
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	440b      	add	r3, r1
 80093bc:	1e59      	subs	r1, r3, #1
 80093be:	68bb      	ldr	r3, [r7, #8]
 80093c0:	689b      	ldr	r3, [r3, #8]
 80093c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80093c6:	04d9      	lsls	r1, r3, #19
 80093c8:	4b9d      	ldr	r3, [pc, #628]	; (8009640 <USB_EPStartXfer+0x370>)
 80093ca:	400b      	ands	r3, r1
 80093cc:	69b9      	ldr	r1, [r7, #24]
 80093ce:	0148      	lsls	r0, r1, #5
 80093d0:	69f9      	ldr	r1, [r7, #28]
 80093d2:	4401      	add	r1, r0
 80093d4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80093d8:	4313      	orrs	r3, r2
 80093da:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80093dc:	69bb      	ldr	r3, [r7, #24]
 80093de:	015a      	lsls	r2, r3, #5
 80093e0:	69fb      	ldr	r3, [r7, #28]
 80093e2:	4413      	add	r3, r2
 80093e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093e8:	691a      	ldr	r2, [r3, #16]
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	695b      	ldr	r3, [r3, #20]
 80093ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80093f2:	69b9      	ldr	r1, [r7, #24]
 80093f4:	0148      	lsls	r0, r1, #5
 80093f6:	69f9      	ldr	r1, [r7, #28]
 80093f8:	4401      	add	r1, r0
 80093fa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80093fe:	4313      	orrs	r3, r2
 8009400:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009402:	68bb      	ldr	r3, [r7, #8]
 8009404:	78db      	ldrb	r3, [r3, #3]
 8009406:	2b01      	cmp	r3, #1
 8009408:	d11f      	bne.n	800944a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800940a:	69bb      	ldr	r3, [r7, #24]
 800940c:	015a      	lsls	r2, r3, #5
 800940e:	69fb      	ldr	r3, [r7, #28]
 8009410:	4413      	add	r3, r2
 8009412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009416:	691b      	ldr	r3, [r3, #16]
 8009418:	69ba      	ldr	r2, [r7, #24]
 800941a:	0151      	lsls	r1, r2, #5
 800941c:	69fa      	ldr	r2, [r7, #28]
 800941e:	440a      	add	r2, r1
 8009420:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009424:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8009428:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800942a:	69bb      	ldr	r3, [r7, #24]
 800942c:	015a      	lsls	r2, r3, #5
 800942e:	69fb      	ldr	r3, [r7, #28]
 8009430:	4413      	add	r3, r2
 8009432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009436:	691b      	ldr	r3, [r3, #16]
 8009438:	69ba      	ldr	r2, [r7, #24]
 800943a:	0151      	lsls	r1, r2, #5
 800943c:	69fa      	ldr	r2, [r7, #28]
 800943e:	440a      	add	r2, r1
 8009440:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009444:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009448:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800944a:	79fb      	ldrb	r3, [r7, #7]
 800944c:	2b01      	cmp	r3, #1
 800944e:	d14b      	bne.n	80094e8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	691b      	ldr	r3, [r3, #16]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d009      	beq.n	800946c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009458:	69bb      	ldr	r3, [r7, #24]
 800945a:	015a      	lsls	r2, r3, #5
 800945c:	69fb      	ldr	r3, [r7, #28]
 800945e:	4413      	add	r3, r2
 8009460:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009464:	461a      	mov	r2, r3
 8009466:	68bb      	ldr	r3, [r7, #8]
 8009468:	691b      	ldr	r3, [r3, #16]
 800946a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	78db      	ldrb	r3, [r3, #3]
 8009470:	2b01      	cmp	r3, #1
 8009472:	d128      	bne.n	80094c6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009474:	69fb      	ldr	r3, [r7, #28]
 8009476:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009480:	2b00      	cmp	r3, #0
 8009482:	d110      	bne.n	80094a6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009484:	69bb      	ldr	r3, [r7, #24]
 8009486:	015a      	lsls	r2, r3, #5
 8009488:	69fb      	ldr	r3, [r7, #28]
 800948a:	4413      	add	r3, r2
 800948c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	69ba      	ldr	r2, [r7, #24]
 8009494:	0151      	lsls	r1, r2, #5
 8009496:	69fa      	ldr	r2, [r7, #28]
 8009498:	440a      	add	r2, r1
 800949a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800949e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80094a2:	6013      	str	r3, [r2, #0]
 80094a4:	e00f      	b.n	80094c6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80094a6:	69bb      	ldr	r3, [r7, #24]
 80094a8:	015a      	lsls	r2, r3, #5
 80094aa:	69fb      	ldr	r3, [r7, #28]
 80094ac:	4413      	add	r3, r2
 80094ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	69ba      	ldr	r2, [r7, #24]
 80094b6:	0151      	lsls	r1, r2, #5
 80094b8:	69fa      	ldr	r2, [r7, #28]
 80094ba:	440a      	add	r2, r1
 80094bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80094c4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80094c6:	69bb      	ldr	r3, [r7, #24]
 80094c8:	015a      	lsls	r2, r3, #5
 80094ca:	69fb      	ldr	r3, [r7, #28]
 80094cc:	4413      	add	r3, r2
 80094ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	69ba      	ldr	r2, [r7, #24]
 80094d6:	0151      	lsls	r1, r2, #5
 80094d8:	69fa      	ldr	r2, [r7, #28]
 80094da:	440a      	add	r2, r1
 80094dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80094e4:	6013      	str	r3, [r2, #0]
 80094e6:	e12f      	b.n	8009748 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80094e8:	69bb      	ldr	r3, [r7, #24]
 80094ea:	015a      	lsls	r2, r3, #5
 80094ec:	69fb      	ldr	r3, [r7, #28]
 80094ee:	4413      	add	r3, r2
 80094f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	69ba      	ldr	r2, [r7, #24]
 80094f8:	0151      	lsls	r1, r2, #5
 80094fa:	69fa      	ldr	r2, [r7, #28]
 80094fc:	440a      	add	r2, r1
 80094fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009502:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009506:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009508:	68bb      	ldr	r3, [r7, #8]
 800950a:	78db      	ldrb	r3, [r3, #3]
 800950c:	2b01      	cmp	r3, #1
 800950e:	d015      	beq.n	800953c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	695b      	ldr	r3, [r3, #20]
 8009514:	2b00      	cmp	r3, #0
 8009516:	f000 8117 	beq.w	8009748 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800951a:	69fb      	ldr	r3, [r7, #28]
 800951c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009520:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	781b      	ldrb	r3, [r3, #0]
 8009526:	f003 030f 	and.w	r3, r3, #15
 800952a:	2101      	movs	r1, #1
 800952c:	fa01 f303 	lsl.w	r3, r1, r3
 8009530:	69f9      	ldr	r1, [r7, #28]
 8009532:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009536:	4313      	orrs	r3, r2
 8009538:	634b      	str	r3, [r1, #52]	; 0x34
 800953a:	e105      	b.n	8009748 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800953c:	69fb      	ldr	r3, [r7, #28]
 800953e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009542:	689b      	ldr	r3, [r3, #8]
 8009544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009548:	2b00      	cmp	r3, #0
 800954a:	d110      	bne.n	800956e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800954c:	69bb      	ldr	r3, [r7, #24]
 800954e:	015a      	lsls	r2, r3, #5
 8009550:	69fb      	ldr	r3, [r7, #28]
 8009552:	4413      	add	r3, r2
 8009554:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	69ba      	ldr	r2, [r7, #24]
 800955c:	0151      	lsls	r1, r2, #5
 800955e:	69fa      	ldr	r2, [r7, #28]
 8009560:	440a      	add	r2, r1
 8009562:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009566:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800956a:	6013      	str	r3, [r2, #0]
 800956c:	e00f      	b.n	800958e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800956e:	69bb      	ldr	r3, [r7, #24]
 8009570:	015a      	lsls	r2, r3, #5
 8009572:	69fb      	ldr	r3, [r7, #28]
 8009574:	4413      	add	r3, r2
 8009576:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	69ba      	ldr	r2, [r7, #24]
 800957e:	0151      	lsls	r1, r2, #5
 8009580:	69fa      	ldr	r2, [r7, #28]
 8009582:	440a      	add	r2, r1
 8009584:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009588:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800958c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800958e:	68bb      	ldr	r3, [r7, #8]
 8009590:	68d9      	ldr	r1, [r3, #12]
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	781a      	ldrb	r2, [r3, #0]
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	695b      	ldr	r3, [r3, #20]
 800959a:	b298      	uxth	r0, r3
 800959c:	79fb      	ldrb	r3, [r7, #7]
 800959e:	9300      	str	r3, [sp, #0]
 80095a0:	4603      	mov	r3, r0
 80095a2:	68f8      	ldr	r0, [r7, #12]
 80095a4:	f000 fa2b 	bl	80099fe <USB_WritePacket>
 80095a8:	e0ce      	b.n	8009748 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80095aa:	69bb      	ldr	r3, [r7, #24]
 80095ac:	015a      	lsls	r2, r3, #5
 80095ae:	69fb      	ldr	r3, [r7, #28]
 80095b0:	4413      	add	r3, r2
 80095b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095b6:	691b      	ldr	r3, [r3, #16]
 80095b8:	69ba      	ldr	r2, [r7, #24]
 80095ba:	0151      	lsls	r1, r2, #5
 80095bc:	69fa      	ldr	r2, [r7, #28]
 80095be:	440a      	add	r2, r1
 80095c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095c4:	0cdb      	lsrs	r3, r3, #19
 80095c6:	04db      	lsls	r3, r3, #19
 80095c8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80095ca:	69bb      	ldr	r3, [r7, #24]
 80095cc:	015a      	lsls	r2, r3, #5
 80095ce:	69fb      	ldr	r3, [r7, #28]
 80095d0:	4413      	add	r3, r2
 80095d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095d6:	691b      	ldr	r3, [r3, #16]
 80095d8:	69ba      	ldr	r2, [r7, #24]
 80095da:	0151      	lsls	r1, r2, #5
 80095dc:	69fa      	ldr	r2, [r7, #28]
 80095de:	440a      	add	r2, r1
 80095e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095e4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80095e8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80095ec:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80095ee:	68bb      	ldr	r3, [r7, #8]
 80095f0:	695b      	ldr	r3, [r3, #20]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d126      	bne.n	8009644 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80095f6:	69bb      	ldr	r3, [r7, #24]
 80095f8:	015a      	lsls	r2, r3, #5
 80095fa:	69fb      	ldr	r3, [r7, #28]
 80095fc:	4413      	add	r3, r2
 80095fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009602:	691a      	ldr	r2, [r3, #16]
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	689b      	ldr	r3, [r3, #8]
 8009608:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800960c:	69b9      	ldr	r1, [r7, #24]
 800960e:	0148      	lsls	r0, r1, #5
 8009610:	69f9      	ldr	r1, [r7, #28]
 8009612:	4401      	add	r1, r0
 8009614:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009618:	4313      	orrs	r3, r2
 800961a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800961c:	69bb      	ldr	r3, [r7, #24]
 800961e:	015a      	lsls	r2, r3, #5
 8009620:	69fb      	ldr	r3, [r7, #28]
 8009622:	4413      	add	r3, r2
 8009624:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009628:	691b      	ldr	r3, [r3, #16]
 800962a:	69ba      	ldr	r2, [r7, #24]
 800962c:	0151      	lsls	r1, r2, #5
 800962e:	69fa      	ldr	r2, [r7, #28]
 8009630:	440a      	add	r2, r1
 8009632:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009636:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800963a:	6113      	str	r3, [r2, #16]
 800963c:	e036      	b.n	80096ac <USB_EPStartXfer+0x3dc>
 800963e:	bf00      	nop
 8009640:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	695a      	ldr	r2, [r3, #20]
 8009648:	68bb      	ldr	r3, [r7, #8]
 800964a:	689b      	ldr	r3, [r3, #8]
 800964c:	4413      	add	r3, r2
 800964e:	1e5a      	subs	r2, r3, #1
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	689b      	ldr	r3, [r3, #8]
 8009654:	fbb2 f3f3 	udiv	r3, r2, r3
 8009658:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800965a:	69bb      	ldr	r3, [r7, #24]
 800965c:	015a      	lsls	r2, r3, #5
 800965e:	69fb      	ldr	r3, [r7, #28]
 8009660:	4413      	add	r3, r2
 8009662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009666:	691a      	ldr	r2, [r3, #16]
 8009668:	8afb      	ldrh	r3, [r7, #22]
 800966a:	04d9      	lsls	r1, r3, #19
 800966c:	4b39      	ldr	r3, [pc, #228]	; (8009754 <USB_EPStartXfer+0x484>)
 800966e:	400b      	ands	r3, r1
 8009670:	69b9      	ldr	r1, [r7, #24]
 8009672:	0148      	lsls	r0, r1, #5
 8009674:	69f9      	ldr	r1, [r7, #28]
 8009676:	4401      	add	r1, r0
 8009678:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800967c:	4313      	orrs	r3, r2
 800967e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8009680:	69bb      	ldr	r3, [r7, #24]
 8009682:	015a      	lsls	r2, r3, #5
 8009684:	69fb      	ldr	r3, [r7, #28]
 8009686:	4413      	add	r3, r2
 8009688:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800968c:	691a      	ldr	r2, [r3, #16]
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	689b      	ldr	r3, [r3, #8]
 8009692:	8af9      	ldrh	r1, [r7, #22]
 8009694:	fb01 f303 	mul.w	r3, r1, r3
 8009698:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800969c:	69b9      	ldr	r1, [r7, #24]
 800969e:	0148      	lsls	r0, r1, #5
 80096a0:	69f9      	ldr	r1, [r7, #28]
 80096a2:	4401      	add	r1, r0
 80096a4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80096a8:	4313      	orrs	r3, r2
 80096aa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80096ac:	79fb      	ldrb	r3, [r7, #7]
 80096ae:	2b01      	cmp	r3, #1
 80096b0:	d10d      	bne.n	80096ce <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	68db      	ldr	r3, [r3, #12]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d009      	beq.n	80096ce <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80096ba:	68bb      	ldr	r3, [r7, #8]
 80096bc:	68d9      	ldr	r1, [r3, #12]
 80096be:	69bb      	ldr	r3, [r7, #24]
 80096c0:	015a      	lsls	r2, r3, #5
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	4413      	add	r3, r2
 80096c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096ca:	460a      	mov	r2, r1
 80096cc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	78db      	ldrb	r3, [r3, #3]
 80096d2:	2b01      	cmp	r3, #1
 80096d4:	d128      	bne.n	8009728 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80096d6:	69fb      	ldr	r3, [r7, #28]
 80096d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096dc:	689b      	ldr	r3, [r3, #8]
 80096de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d110      	bne.n	8009708 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80096e6:	69bb      	ldr	r3, [r7, #24]
 80096e8:	015a      	lsls	r2, r3, #5
 80096ea:	69fb      	ldr	r3, [r7, #28]
 80096ec:	4413      	add	r3, r2
 80096ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	69ba      	ldr	r2, [r7, #24]
 80096f6:	0151      	lsls	r1, r2, #5
 80096f8:	69fa      	ldr	r2, [r7, #28]
 80096fa:	440a      	add	r2, r1
 80096fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009700:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8009704:	6013      	str	r3, [r2, #0]
 8009706:	e00f      	b.n	8009728 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009708:	69bb      	ldr	r3, [r7, #24]
 800970a:	015a      	lsls	r2, r3, #5
 800970c:	69fb      	ldr	r3, [r7, #28]
 800970e:	4413      	add	r3, r2
 8009710:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	69ba      	ldr	r2, [r7, #24]
 8009718:	0151      	lsls	r1, r2, #5
 800971a:	69fa      	ldr	r2, [r7, #28]
 800971c:	440a      	add	r2, r1
 800971e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009722:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009726:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009728:	69bb      	ldr	r3, [r7, #24]
 800972a:	015a      	lsls	r2, r3, #5
 800972c:	69fb      	ldr	r3, [r7, #28]
 800972e:	4413      	add	r3, r2
 8009730:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	69ba      	ldr	r2, [r7, #24]
 8009738:	0151      	lsls	r1, r2, #5
 800973a:	69fa      	ldr	r2, [r7, #28]
 800973c:	440a      	add	r2, r1
 800973e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009742:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8009746:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009748:	2300      	movs	r3, #0
}
 800974a:	4618      	mov	r0, r3
 800974c:	3720      	adds	r7, #32
 800974e:	46bd      	mov	sp, r7
 8009750:	bd80      	pop	{r7, pc}
 8009752:	bf00      	nop
 8009754:	1ff80000 	.word	0x1ff80000

08009758 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009758:	b480      	push	{r7}
 800975a:	b087      	sub	sp, #28
 800975c:	af00      	add	r7, sp, #0
 800975e:	60f8      	str	r0, [r7, #12]
 8009760:	60b9      	str	r1, [r7, #8]
 8009762:	4613      	mov	r3, r2
 8009764:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	781b      	ldrb	r3, [r3, #0]
 800976e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	785b      	ldrb	r3, [r3, #1]
 8009774:	2b01      	cmp	r3, #1
 8009776:	f040 80cd 	bne.w	8009914 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800977a:	68bb      	ldr	r3, [r7, #8]
 800977c:	695b      	ldr	r3, [r3, #20]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d132      	bne.n	80097e8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009782:	693b      	ldr	r3, [r7, #16]
 8009784:	015a      	lsls	r2, r3, #5
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	4413      	add	r3, r2
 800978a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800978e:	691b      	ldr	r3, [r3, #16]
 8009790:	693a      	ldr	r2, [r7, #16]
 8009792:	0151      	lsls	r1, r2, #5
 8009794:	697a      	ldr	r2, [r7, #20]
 8009796:	440a      	add	r2, r1
 8009798:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800979c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80097a0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80097a4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	015a      	lsls	r2, r3, #5
 80097aa:	697b      	ldr	r3, [r7, #20]
 80097ac:	4413      	add	r3, r2
 80097ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097b2:	691b      	ldr	r3, [r3, #16]
 80097b4:	693a      	ldr	r2, [r7, #16]
 80097b6:	0151      	lsls	r1, r2, #5
 80097b8:	697a      	ldr	r2, [r7, #20]
 80097ba:	440a      	add	r2, r1
 80097bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80097c4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80097c6:	693b      	ldr	r3, [r7, #16]
 80097c8:	015a      	lsls	r2, r3, #5
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	4413      	add	r3, r2
 80097ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097d2:	691b      	ldr	r3, [r3, #16]
 80097d4:	693a      	ldr	r2, [r7, #16]
 80097d6:	0151      	lsls	r1, r2, #5
 80097d8:	697a      	ldr	r2, [r7, #20]
 80097da:	440a      	add	r2, r1
 80097dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80097e0:	0cdb      	lsrs	r3, r3, #19
 80097e2:	04db      	lsls	r3, r3, #19
 80097e4:	6113      	str	r3, [r2, #16]
 80097e6:	e04e      	b.n	8009886 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80097e8:	693b      	ldr	r3, [r7, #16]
 80097ea:	015a      	lsls	r2, r3, #5
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	4413      	add	r3, r2
 80097f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80097f4:	691b      	ldr	r3, [r3, #16]
 80097f6:	693a      	ldr	r2, [r7, #16]
 80097f8:	0151      	lsls	r1, r2, #5
 80097fa:	697a      	ldr	r2, [r7, #20]
 80097fc:	440a      	add	r2, r1
 80097fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009802:	0cdb      	lsrs	r3, r3, #19
 8009804:	04db      	lsls	r3, r3, #19
 8009806:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	015a      	lsls	r2, r3, #5
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	4413      	add	r3, r2
 8009810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009814:	691b      	ldr	r3, [r3, #16]
 8009816:	693a      	ldr	r2, [r7, #16]
 8009818:	0151      	lsls	r1, r2, #5
 800981a:	697a      	ldr	r2, [r7, #20]
 800981c:	440a      	add	r2, r1
 800981e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009822:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009826:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800982a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	695a      	ldr	r2, [r3, #20]
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	689b      	ldr	r3, [r3, #8]
 8009834:	429a      	cmp	r2, r3
 8009836:	d903      	bls.n	8009840 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8009838:	68bb      	ldr	r3, [r7, #8]
 800983a:	689a      	ldr	r2, [r3, #8]
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	015a      	lsls	r2, r3, #5
 8009844:	697b      	ldr	r3, [r7, #20]
 8009846:	4413      	add	r3, r2
 8009848:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800984c:	691b      	ldr	r3, [r3, #16]
 800984e:	693a      	ldr	r2, [r7, #16]
 8009850:	0151      	lsls	r1, r2, #5
 8009852:	697a      	ldr	r2, [r7, #20]
 8009854:	440a      	add	r2, r1
 8009856:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800985a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800985e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009860:	693b      	ldr	r3, [r7, #16]
 8009862:	015a      	lsls	r2, r3, #5
 8009864:	697b      	ldr	r3, [r7, #20]
 8009866:	4413      	add	r3, r2
 8009868:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800986c:	691a      	ldr	r2, [r3, #16]
 800986e:	68bb      	ldr	r3, [r7, #8]
 8009870:	695b      	ldr	r3, [r3, #20]
 8009872:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009876:	6939      	ldr	r1, [r7, #16]
 8009878:	0148      	lsls	r0, r1, #5
 800987a:	6979      	ldr	r1, [r7, #20]
 800987c:	4401      	add	r1, r0
 800987e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009882:	4313      	orrs	r3, r2
 8009884:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009886:	79fb      	ldrb	r3, [r7, #7]
 8009888:	2b01      	cmp	r3, #1
 800988a:	d11e      	bne.n	80098ca <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800988c:	68bb      	ldr	r3, [r7, #8]
 800988e:	691b      	ldr	r3, [r3, #16]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d009      	beq.n	80098a8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	015a      	lsls	r2, r3, #5
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	4413      	add	r3, r2
 800989c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098a0:	461a      	mov	r2, r3
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	691b      	ldr	r3, [r3, #16]
 80098a6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	015a      	lsls	r2, r3, #5
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	4413      	add	r3, r2
 80098b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	693a      	ldr	r2, [r7, #16]
 80098b8:	0151      	lsls	r1, r2, #5
 80098ba:	697a      	ldr	r2, [r7, #20]
 80098bc:	440a      	add	r2, r1
 80098be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098c2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80098c6:	6013      	str	r3, [r2, #0]
 80098c8:	e092      	b.n	80099f0 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80098ca:	693b      	ldr	r3, [r7, #16]
 80098cc:	015a      	lsls	r2, r3, #5
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	4413      	add	r3, r2
 80098d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	693a      	ldr	r2, [r7, #16]
 80098da:	0151      	lsls	r1, r2, #5
 80098dc:	697a      	ldr	r2, [r7, #20]
 80098de:	440a      	add	r2, r1
 80098e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80098e4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80098e8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80098ea:	68bb      	ldr	r3, [r7, #8]
 80098ec:	695b      	ldr	r3, [r3, #20]
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d07e      	beq.n	80099f0 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80098fa:	68bb      	ldr	r3, [r7, #8]
 80098fc:	781b      	ldrb	r3, [r3, #0]
 80098fe:	f003 030f 	and.w	r3, r3, #15
 8009902:	2101      	movs	r1, #1
 8009904:	fa01 f303 	lsl.w	r3, r1, r3
 8009908:	6979      	ldr	r1, [r7, #20]
 800990a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800990e:	4313      	orrs	r3, r2
 8009910:	634b      	str	r3, [r1, #52]	; 0x34
 8009912:	e06d      	b.n	80099f0 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009914:	693b      	ldr	r3, [r7, #16]
 8009916:	015a      	lsls	r2, r3, #5
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	4413      	add	r3, r2
 800991c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009920:	691b      	ldr	r3, [r3, #16]
 8009922:	693a      	ldr	r2, [r7, #16]
 8009924:	0151      	lsls	r1, r2, #5
 8009926:	697a      	ldr	r2, [r7, #20]
 8009928:	440a      	add	r2, r1
 800992a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800992e:	0cdb      	lsrs	r3, r3, #19
 8009930:	04db      	lsls	r3, r3, #19
 8009932:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009934:	693b      	ldr	r3, [r7, #16]
 8009936:	015a      	lsls	r2, r3, #5
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	4413      	add	r3, r2
 800993c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009940:	691b      	ldr	r3, [r3, #16]
 8009942:	693a      	ldr	r2, [r7, #16]
 8009944:	0151      	lsls	r1, r2, #5
 8009946:	697a      	ldr	r2, [r7, #20]
 8009948:	440a      	add	r2, r1
 800994a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800994e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009952:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009956:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	695b      	ldr	r3, [r3, #20]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d003      	beq.n	8009968 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	689a      	ldr	r2, [r3, #8]
 8009964:	68bb      	ldr	r3, [r7, #8]
 8009966:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	015a      	lsls	r2, r3, #5
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	4413      	add	r3, r2
 8009970:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009974:	691b      	ldr	r3, [r3, #16]
 8009976:	693a      	ldr	r2, [r7, #16]
 8009978:	0151      	lsls	r1, r2, #5
 800997a:	697a      	ldr	r2, [r7, #20]
 800997c:	440a      	add	r2, r1
 800997e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009982:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009986:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8009988:	693b      	ldr	r3, [r7, #16]
 800998a:	015a      	lsls	r2, r3, #5
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	4413      	add	r3, r2
 8009990:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009994:	691a      	ldr	r2, [r3, #16]
 8009996:	68bb      	ldr	r3, [r7, #8]
 8009998:	689b      	ldr	r3, [r3, #8]
 800999a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800999e:	6939      	ldr	r1, [r7, #16]
 80099a0:	0148      	lsls	r0, r1, #5
 80099a2:	6979      	ldr	r1, [r7, #20]
 80099a4:	4401      	add	r1, r0
 80099a6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80099aa:	4313      	orrs	r3, r2
 80099ac:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80099ae:	79fb      	ldrb	r3, [r7, #7]
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d10d      	bne.n	80099d0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	68db      	ldr	r3, [r3, #12]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d009      	beq.n	80099d0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80099bc:	68bb      	ldr	r3, [r7, #8]
 80099be:	68d9      	ldr	r1, [r3, #12]
 80099c0:	693b      	ldr	r3, [r7, #16]
 80099c2:	015a      	lsls	r2, r3, #5
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	4413      	add	r3, r2
 80099c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099cc:	460a      	mov	r2, r1
 80099ce:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	015a      	lsls	r2, r3, #5
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	4413      	add	r3, r2
 80099d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	693a      	ldr	r2, [r7, #16]
 80099e0:	0151      	lsls	r1, r2, #5
 80099e2:	697a      	ldr	r2, [r7, #20]
 80099e4:	440a      	add	r2, r1
 80099e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80099ea:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80099ee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80099f0:	2300      	movs	r3, #0
}
 80099f2:	4618      	mov	r0, r3
 80099f4:	371c      	adds	r7, #28
 80099f6:	46bd      	mov	sp, r7
 80099f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099fc:	4770      	bx	lr

080099fe <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80099fe:	b480      	push	{r7}
 8009a00:	b089      	sub	sp, #36	; 0x24
 8009a02:	af00      	add	r7, sp, #0
 8009a04:	60f8      	str	r0, [r7, #12]
 8009a06:	60b9      	str	r1, [r7, #8]
 8009a08:	4611      	mov	r1, r2
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	460b      	mov	r3, r1
 8009a0e:	71fb      	strb	r3, [r7, #7]
 8009a10:	4613      	mov	r3, r2
 8009a12:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8009a1c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d11a      	bne.n	8009a5a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009a24:	88bb      	ldrh	r3, [r7, #4]
 8009a26:	3303      	adds	r3, #3
 8009a28:	089b      	lsrs	r3, r3, #2
 8009a2a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	61bb      	str	r3, [r7, #24]
 8009a30:	e00f      	b.n	8009a52 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009a32:	79fb      	ldrb	r3, [r7, #7]
 8009a34:	031a      	lsls	r2, r3, #12
 8009a36:	697b      	ldr	r3, [r7, #20]
 8009a38:	4413      	add	r3, r2
 8009a3a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a3e:	461a      	mov	r2, r3
 8009a40:	69fb      	ldr	r3, [r7, #28]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009a46:	69fb      	ldr	r3, [r7, #28]
 8009a48:	3304      	adds	r3, #4
 8009a4a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009a4c:	69bb      	ldr	r3, [r7, #24]
 8009a4e:	3301      	adds	r3, #1
 8009a50:	61bb      	str	r3, [r7, #24]
 8009a52:	69ba      	ldr	r2, [r7, #24]
 8009a54:	693b      	ldr	r3, [r7, #16]
 8009a56:	429a      	cmp	r2, r3
 8009a58:	d3eb      	bcc.n	8009a32 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009a5a:	2300      	movs	r3, #0
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3724      	adds	r7, #36	; 0x24
 8009a60:	46bd      	mov	sp, r7
 8009a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a66:	4770      	bx	lr

08009a68 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b089      	sub	sp, #36	; 0x24
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	60f8      	str	r0, [r7, #12]
 8009a70:	60b9      	str	r1, [r7, #8]
 8009a72:	4613      	mov	r3, r2
 8009a74:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009a7e:	88fb      	ldrh	r3, [r7, #6]
 8009a80:	3303      	adds	r3, #3
 8009a82:	089b      	lsrs	r3, r3, #2
 8009a84:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009a86:	2300      	movs	r3, #0
 8009a88:	61bb      	str	r3, [r7, #24]
 8009a8a:	e00b      	b.n	8009aa4 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	69fb      	ldr	r3, [r7, #28]
 8009a96:	601a      	str	r2, [r3, #0]
    pDest++;
 8009a98:	69fb      	ldr	r3, [r7, #28]
 8009a9a:	3304      	adds	r3, #4
 8009a9c:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009a9e:	69bb      	ldr	r3, [r7, #24]
 8009aa0:	3301      	adds	r3, #1
 8009aa2:	61bb      	str	r3, [r7, #24]
 8009aa4:	69ba      	ldr	r2, [r7, #24]
 8009aa6:	693b      	ldr	r3, [r7, #16]
 8009aa8:	429a      	cmp	r2, r3
 8009aaa:	d3ef      	bcc.n	8009a8c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8009aac:	69fb      	ldr	r3, [r7, #28]
}
 8009aae:	4618      	mov	r0, r3
 8009ab0:	3724      	adds	r7, #36	; 0x24
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab8:	4770      	bx	lr

08009aba <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009aba:	b480      	push	{r7}
 8009abc:	b085      	sub	sp, #20
 8009abe:	af00      	add	r7, sp, #0
 8009ac0:	6078      	str	r0, [r7, #4]
 8009ac2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	781b      	ldrb	r3, [r3, #0]
 8009acc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009ace:	683b      	ldr	r3, [r7, #0]
 8009ad0:	785b      	ldrb	r3, [r3, #1]
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d12c      	bne.n	8009b30 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009ad6:	68bb      	ldr	r3, [r7, #8]
 8009ad8:	015a      	lsls	r2, r3, #5
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	4413      	add	r3, r2
 8009ade:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	db12      	blt.n	8009b0e <USB_EPSetStall+0x54>
 8009ae8:	68bb      	ldr	r3, [r7, #8]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d00f      	beq.n	8009b0e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	015a      	lsls	r2, r3, #5
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	4413      	add	r3, r2
 8009af6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	68ba      	ldr	r2, [r7, #8]
 8009afe:	0151      	lsls	r1, r2, #5
 8009b00:	68fa      	ldr	r2, [r7, #12]
 8009b02:	440a      	add	r2, r1
 8009b04:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b08:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009b0c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009b0e:	68bb      	ldr	r3, [r7, #8]
 8009b10:	015a      	lsls	r2, r3, #5
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	4413      	add	r3, r2
 8009b16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	68ba      	ldr	r2, [r7, #8]
 8009b1e:	0151      	lsls	r1, r2, #5
 8009b20:	68fa      	ldr	r2, [r7, #12]
 8009b22:	440a      	add	r2, r1
 8009b24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009b28:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009b2c:	6013      	str	r3, [r2, #0]
 8009b2e:	e02b      	b.n	8009b88 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	015a      	lsls	r2, r3, #5
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	4413      	add	r3, r2
 8009b38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	db12      	blt.n	8009b68 <USB_EPSetStall+0xae>
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	2b00      	cmp	r3, #0
 8009b46:	d00f      	beq.n	8009b68 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	015a      	lsls	r2, r3, #5
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	4413      	add	r3, r2
 8009b50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	68ba      	ldr	r2, [r7, #8]
 8009b58:	0151      	lsls	r1, r2, #5
 8009b5a:	68fa      	ldr	r2, [r7, #12]
 8009b5c:	440a      	add	r2, r1
 8009b5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b62:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009b66:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	015a      	lsls	r2, r3, #5
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	4413      	add	r3, r2
 8009b70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	68ba      	ldr	r2, [r7, #8]
 8009b78:	0151      	lsls	r1, r2, #5
 8009b7a:	68fa      	ldr	r2, [r7, #12]
 8009b7c:	440a      	add	r2, r1
 8009b7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009b82:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009b86:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3714      	adds	r7, #20
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b94:	4770      	bx	lr

08009b96 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009b96:	b480      	push	{r7}
 8009b98:	b085      	sub	sp, #20
 8009b9a:	af00      	add	r7, sp, #0
 8009b9c:	6078      	str	r0, [r7, #4]
 8009b9e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	781b      	ldrb	r3, [r3, #0]
 8009ba8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	785b      	ldrb	r3, [r3, #1]
 8009bae:	2b01      	cmp	r3, #1
 8009bb0:	d128      	bne.n	8009c04 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	015a      	lsls	r2, r3, #5
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	4413      	add	r3, r2
 8009bba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	68ba      	ldr	r2, [r7, #8]
 8009bc2:	0151      	lsls	r1, r2, #5
 8009bc4:	68fa      	ldr	r2, [r7, #12]
 8009bc6:	440a      	add	r2, r1
 8009bc8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009bcc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009bd0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	78db      	ldrb	r3, [r3, #3]
 8009bd6:	2b03      	cmp	r3, #3
 8009bd8:	d003      	beq.n	8009be2 <USB_EPClearStall+0x4c>
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	78db      	ldrb	r3, [r3, #3]
 8009bde:	2b02      	cmp	r3, #2
 8009be0:	d138      	bne.n	8009c54 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	015a      	lsls	r2, r3, #5
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	4413      	add	r3, r2
 8009bea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	68ba      	ldr	r2, [r7, #8]
 8009bf2:	0151      	lsls	r1, r2, #5
 8009bf4:	68fa      	ldr	r2, [r7, #12]
 8009bf6:	440a      	add	r2, r1
 8009bf8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c00:	6013      	str	r3, [r2, #0]
 8009c02:	e027      	b.n	8009c54 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	015a      	lsls	r2, r3, #5
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	4413      	add	r3, r2
 8009c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	68ba      	ldr	r2, [r7, #8]
 8009c14:	0151      	lsls	r1, r2, #5
 8009c16:	68fa      	ldr	r2, [r7, #12]
 8009c18:	440a      	add	r2, r1
 8009c1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c1e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009c22:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009c24:	683b      	ldr	r3, [r7, #0]
 8009c26:	78db      	ldrb	r3, [r3, #3]
 8009c28:	2b03      	cmp	r3, #3
 8009c2a:	d003      	beq.n	8009c34 <USB_EPClearStall+0x9e>
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	78db      	ldrb	r3, [r3, #3]
 8009c30:	2b02      	cmp	r3, #2
 8009c32:	d10f      	bne.n	8009c54 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009c34:	68bb      	ldr	r3, [r7, #8]
 8009c36:	015a      	lsls	r2, r3, #5
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	4413      	add	r3, r2
 8009c3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	68ba      	ldr	r2, [r7, #8]
 8009c44:	0151      	lsls	r1, r2, #5
 8009c46:	68fa      	ldr	r2, [r7, #12]
 8009c48:	440a      	add	r2, r1
 8009c4a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009c52:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009c54:	2300      	movs	r3, #0
}
 8009c56:	4618      	mov	r0, r3
 8009c58:	3714      	adds	r7, #20
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c60:	4770      	bx	lr

08009c62 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009c62:	b480      	push	{r7}
 8009c64:	b085      	sub	sp, #20
 8009c66:	af00      	add	r7, sp, #0
 8009c68:	6078      	str	r0, [r7, #4]
 8009c6a:	460b      	mov	r3, r1
 8009c6c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	68fa      	ldr	r2, [r7, #12]
 8009c7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009c80:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009c84:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009c86:	68fb      	ldr	r3, [r7, #12]
 8009c88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009c8c:	681a      	ldr	r2, [r3, #0]
 8009c8e:	78fb      	ldrb	r3, [r7, #3]
 8009c90:	011b      	lsls	r3, r3, #4
 8009c92:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009c96:	68f9      	ldr	r1, [r7, #12]
 8009c98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009c9c:	4313      	orrs	r3, r2
 8009c9e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009ca0:	2300      	movs	r3, #0
}
 8009ca2:	4618      	mov	r0, r3
 8009ca4:	3714      	adds	r7, #20
 8009ca6:	46bd      	mov	sp, r7
 8009ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cac:	4770      	bx	lr

08009cae <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009cae:	b580      	push	{r7, lr}
 8009cb0:	b084      	sub	sp, #16
 8009cb2:	af00      	add	r7, sp, #0
 8009cb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009cc0:	685b      	ldr	r3, [r3, #4]
 8009cc2:	68fa      	ldr	r2, [r7, #12]
 8009cc4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009cc8:	f023 0302 	bic.w	r3, r3, #2
 8009ccc:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009cce:	2003      	movs	r0, #3
 8009cd0:	f7f8 fa38 	bl	8002144 <HAL_Delay>

  return HAL_OK;
 8009cd4:	2300      	movs	r3, #0
}
 8009cd6:	4618      	mov	r0, r3
 8009cd8:	3710      	adds	r7, #16
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	bd80      	pop	{r7, pc}

08009cde <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009cde:	b580      	push	{r7, lr}
 8009ce0:	b084      	sub	sp, #16
 8009ce2:	af00      	add	r7, sp, #0
 8009ce4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009cf0:	685b      	ldr	r3, [r3, #4]
 8009cf2:	68fa      	ldr	r2, [r7, #12]
 8009cf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009cf8:	f043 0302 	orr.w	r3, r3, #2
 8009cfc:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 8009cfe:	2003      	movs	r0, #3
 8009d00:	f7f8 fa20 	bl	8002144 <HAL_Delay>

  return HAL_OK;
 8009d04:	2300      	movs	r3, #0
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3710      	adds	r7, #16
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	bd80      	pop	{r7, pc}

08009d0e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009d0e:	b480      	push	{r7}
 8009d10:	b085      	sub	sp, #20
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	695b      	ldr	r3, [r3, #20]
 8009d1a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	699b      	ldr	r3, [r3, #24]
 8009d20:	68fa      	ldr	r2, [r7, #12]
 8009d22:	4013      	ands	r3, r2
 8009d24:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009d26:	68fb      	ldr	r3, [r7, #12]
}
 8009d28:	4618      	mov	r0, r3
 8009d2a:	3714      	adds	r7, #20
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009d34:	b480      	push	{r7}
 8009d36:	b085      	sub	sp, #20
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d46:	699b      	ldr	r3, [r3, #24]
 8009d48:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d50:	69db      	ldr	r3, [r3, #28]
 8009d52:	68ba      	ldr	r2, [r7, #8]
 8009d54:	4013      	ands	r3, r2
 8009d56:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	0c1b      	lsrs	r3, r3, #16
}
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	3714      	adds	r7, #20
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr

08009d68 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009d68:	b480      	push	{r7}
 8009d6a:	b085      	sub	sp, #20
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d7a:	699b      	ldr	r3, [r3, #24]
 8009d7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d84:	69db      	ldr	r3, [r3, #28]
 8009d86:	68ba      	ldr	r2, [r7, #8]
 8009d88:	4013      	ands	r3, r2
 8009d8a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	b29b      	uxth	r3, r3
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3714      	adds	r7, #20
 8009d94:	46bd      	mov	sp, r7
 8009d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9a:	4770      	bx	lr

08009d9c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009d9c:	b480      	push	{r7}
 8009d9e:	b085      	sub	sp, #20
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	460b      	mov	r3, r1
 8009da6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009dac:	78fb      	ldrb	r3, [r7, #3]
 8009dae:	015a      	lsls	r2, r3, #5
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	4413      	add	r3, r2
 8009db4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009db8:	689b      	ldr	r3, [r3, #8]
 8009dba:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dc2:	695b      	ldr	r3, [r3, #20]
 8009dc4:	68ba      	ldr	r2, [r7, #8]
 8009dc6:	4013      	ands	r3, r2
 8009dc8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009dca:	68bb      	ldr	r3, [r7, #8]
}
 8009dcc:	4618      	mov	r0, r3
 8009dce:	3714      	adds	r7, #20
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd6:	4770      	bx	lr

08009dd8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b087      	sub	sp, #28
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
 8009de0:	460b      	mov	r3, r1
 8009de2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009de8:	697b      	ldr	r3, [r7, #20]
 8009dea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009dee:	691b      	ldr	r3, [r3, #16]
 8009df0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009df2:	697b      	ldr	r3, [r7, #20]
 8009df4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009dfa:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009dfc:	78fb      	ldrb	r3, [r7, #3]
 8009dfe:	f003 030f 	and.w	r3, r3, #15
 8009e02:	68fa      	ldr	r2, [r7, #12]
 8009e04:	fa22 f303 	lsr.w	r3, r2, r3
 8009e08:	01db      	lsls	r3, r3, #7
 8009e0a:	b2db      	uxtb	r3, r3
 8009e0c:	693a      	ldr	r2, [r7, #16]
 8009e0e:	4313      	orrs	r3, r2
 8009e10:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009e12:	78fb      	ldrb	r3, [r7, #3]
 8009e14:	015a      	lsls	r2, r3, #5
 8009e16:	697b      	ldr	r3, [r7, #20]
 8009e18:	4413      	add	r3, r2
 8009e1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	693a      	ldr	r2, [r7, #16]
 8009e22:	4013      	ands	r3, r2
 8009e24:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009e26:	68bb      	ldr	r3, [r7, #8]
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	371c      	adds	r7, #28
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e32:	4770      	bx	lr

08009e34 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b083      	sub	sp, #12
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	695b      	ldr	r3, [r3, #20]
 8009e40:	f003 0301 	and.w	r3, r3, #1
}
 8009e44:	4618      	mov	r0, r3
 8009e46:	370c      	adds	r7, #12
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4e:	4770      	bx	lr

08009e50 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009e50:	b480      	push	{r7}
 8009e52:	b085      	sub	sp, #20
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	68fa      	ldr	r2, [r7, #12]
 8009e66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009e6a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009e6e:	f023 0307 	bic.w	r3, r3, #7
 8009e72:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009e74:	68fb      	ldr	r3, [r7, #12]
 8009e76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009e7a:	685b      	ldr	r3, [r3, #4]
 8009e7c:	68fa      	ldr	r2, [r7, #12]
 8009e7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009e82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009e86:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009e88:	2300      	movs	r3, #0
}
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	3714      	adds	r7, #20
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e94:	4770      	bx	lr
	...

08009e98 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b087      	sub	sp, #28
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	60f8      	str	r0, [r7, #12]
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	607a      	str	r2, [r7, #4]
 8009ea4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	333c      	adds	r3, #60	; 0x3c
 8009eae:	3304      	adds	r3, #4
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009eb4:	693b      	ldr	r3, [r7, #16]
 8009eb6:	4a26      	ldr	r2, [pc, #152]	; (8009f50 <USB_EP0_OutStart+0xb8>)
 8009eb8:	4293      	cmp	r3, r2
 8009eba:	d90a      	bls.n	8009ed2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009ebc:	697b      	ldr	r3, [r7, #20]
 8009ebe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ec2:	681b      	ldr	r3, [r3, #0]
 8009ec4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009ec8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009ecc:	d101      	bne.n	8009ed2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009ece:	2300      	movs	r3, #0
 8009ed0:	e037      	b.n	8009f42 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ed8:	461a      	mov	r2, r3
 8009eda:	2300      	movs	r3, #0
 8009edc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009ede:	697b      	ldr	r3, [r7, #20]
 8009ee0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ee4:	691b      	ldr	r3, [r3, #16]
 8009ee6:	697a      	ldr	r2, [r7, #20]
 8009ee8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009eec:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009ef0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009ef2:	697b      	ldr	r3, [r7, #20]
 8009ef4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009ef8:	691b      	ldr	r3, [r3, #16]
 8009efa:	697a      	ldr	r2, [r7, #20]
 8009efc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f00:	f043 0318 	orr.w	r3, r3, #24
 8009f04:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f0c:	691b      	ldr	r3, [r3, #16]
 8009f0e:	697a      	ldr	r2, [r7, #20]
 8009f10:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f14:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009f18:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009f1a:	7afb      	ldrb	r3, [r7, #11]
 8009f1c:	2b01      	cmp	r3, #1
 8009f1e:	d10f      	bne.n	8009f40 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009f20:	697b      	ldr	r3, [r7, #20]
 8009f22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f26:	461a      	mov	r2, r3
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009f2c:	697b      	ldr	r3, [r7, #20]
 8009f2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	697a      	ldr	r2, [r7, #20]
 8009f36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009f3a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009f3e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009f40:	2300      	movs	r3, #0
}
 8009f42:	4618      	mov	r0, r3
 8009f44:	371c      	adds	r7, #28
 8009f46:	46bd      	mov	sp, r7
 8009f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop
 8009f50:	4f54300a 	.word	0x4f54300a

08009f54 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b085      	sub	sp, #20
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	3301      	adds	r3, #1
 8009f64:	60fb      	str	r3, [r7, #12]
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	4a13      	ldr	r2, [pc, #76]	; (8009fb8 <USB_CoreReset+0x64>)
 8009f6a:	4293      	cmp	r3, r2
 8009f6c:	d901      	bls.n	8009f72 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009f6e:	2303      	movs	r3, #3
 8009f70:	e01b      	b.n	8009faa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	691b      	ldr	r3, [r3, #16]
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	daf2      	bge.n	8009f60 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	691b      	ldr	r3, [r3, #16]
 8009f82:	f043 0201 	orr.w	r2, r3, #1
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	60fb      	str	r3, [r7, #12]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	4a09      	ldr	r2, [pc, #36]	; (8009fb8 <USB_CoreReset+0x64>)
 8009f94:	4293      	cmp	r3, r2
 8009f96:	d901      	bls.n	8009f9c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009f98:	2303      	movs	r3, #3
 8009f9a:	e006      	b.n	8009faa <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	691b      	ldr	r3, [r3, #16]
 8009fa0:	f003 0301 	and.w	r3, r3, #1
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d0f0      	beq.n	8009f8a <USB_CoreReset+0x36>

  return HAL_OK;
 8009fa8:	2300      	movs	r3, #0
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3714      	adds	r7, #20
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr
 8009fb6:	bf00      	nop
 8009fb8:	00030d40 	.word	0x00030d40

08009fbc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b084      	sub	sp, #16
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
 8009fc4:	460b      	mov	r3, r1
 8009fc6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009fc8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009fcc:	f002 f8d6 	bl	800c17c <malloc>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d105      	bne.n	8009fe6 <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8009fe2:	2302      	movs	r3, #2
 8009fe4:	e066      	b.n	800a0b4 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	68fa      	ldr	r2, [r7, #12]
 8009fea:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	7c1b      	ldrb	r3, [r3, #16]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d119      	bne.n	800a02a <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ff6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ffa:	2202      	movs	r2, #2
 8009ffc:	2181      	movs	r1, #129	; 0x81
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f001 ff43 	bl	800be8a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	2201      	movs	r2, #1
 800a008:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a00a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a00e:	2202      	movs	r2, #2
 800a010:	2101      	movs	r1, #1
 800a012:	6878      	ldr	r0, [r7, #4]
 800a014:	f001 ff39 	bl	800be8a <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	2201      	movs	r2, #1
 800a01c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	2210      	movs	r2, #16
 800a024:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800a028:	e016      	b.n	800a058 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a02a:	2340      	movs	r3, #64	; 0x40
 800a02c:	2202      	movs	r2, #2
 800a02e:	2181      	movs	r1, #129	; 0x81
 800a030:	6878      	ldr	r0, [r7, #4]
 800a032:	f001 ff2a 	bl	800be8a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2201      	movs	r2, #1
 800a03a:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a03c:	2340      	movs	r3, #64	; 0x40
 800a03e:	2202      	movs	r2, #2
 800a040:	2101      	movs	r1, #1
 800a042:	6878      	ldr	r0, [r7, #4]
 800a044:	f001 ff21 	bl	800be8a <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	2201      	movs	r2, #1
 800a04c:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2210      	movs	r2, #16
 800a054:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a058:	2308      	movs	r3, #8
 800a05a:	2203      	movs	r2, #3
 800a05c:	2182      	movs	r1, #130	; 0x82
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f001 ff13 	bl	800be8a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	2201      	movs	r2, #1
 800a068:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	2200      	movs	r2, #0
 800a07a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	2200      	movs	r2, #0
 800a082:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	7c1b      	ldrb	r3, [r3, #16]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d109      	bne.n	800a0a2 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a094:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a098:	2101      	movs	r1, #1
 800a09a:	6878      	ldr	r0, [r7, #4]
 800a09c:	f001 ffe4 	bl	800c068 <USBD_LL_PrepareReceive>
 800a0a0:	e007      	b.n	800a0b2 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a0a8:	2340      	movs	r3, #64	; 0x40
 800a0aa:	2101      	movs	r1, #1
 800a0ac:	6878      	ldr	r0, [r7, #4]
 800a0ae:	f001 ffdb 	bl	800c068 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a0b2:	2300      	movs	r3, #0
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	3710      	adds	r7, #16
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}

0800a0bc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a0bc:	b580      	push	{r7, lr}
 800a0be:	b084      	sub	sp, #16
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a0cc:	2181      	movs	r1, #129	; 0x81
 800a0ce:	6878      	ldr	r0, [r7, #4]
 800a0d0:	f001 ff01 	bl	800bed6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2200      	movs	r2, #0
 800a0d8:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a0da:	2101      	movs	r1, #1
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f001 fefa 	bl	800bed6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	2200      	movs	r2, #0
 800a0e6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a0ea:	2182      	movs	r1, #130	; 0x82
 800a0ec:	6878      	ldr	r0, [r7, #4]
 800a0ee:	f001 fef2 	bl	800bed6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d00e      	beq.n	800a12a <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a112:	685b      	ldr	r3, [r3, #4]
 800a114:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a11c:	4618      	mov	r0, r3
 800a11e:	f002 f835 	bl	800c18c <free>
    pdev->pClassData = NULL;
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	2200      	movs	r2, #0
 800a126:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800a12a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a12c:	4618      	mov	r0, r3
 800a12e:	3710      	adds	r7, #16
 800a130:	46bd      	mov	sp, r7
 800a132:	bd80      	pop	{r7, pc}

0800a134 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b086      	sub	sp, #24
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
 800a13c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a144:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800a146:	2300      	movs	r3, #0
 800a148:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800a14a:	2300      	movs	r3, #0
 800a14c:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800a14e:	2300      	movs	r3, #0
 800a150:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	781b      	ldrb	r3, [r3, #0]
 800a156:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d03a      	beq.n	800a1d4 <USBD_CDC_Setup+0xa0>
 800a15e:	2b20      	cmp	r3, #32
 800a160:	f040 8097 	bne.w	800a292 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	88db      	ldrh	r3, [r3, #6]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d029      	beq.n	800a1c0 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	781b      	ldrb	r3, [r3, #0]
 800a170:	b25b      	sxtb	r3, r3
 800a172:	2b00      	cmp	r3, #0
 800a174:	da11      	bge.n	800a19a <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a17c:	689b      	ldr	r3, [r3, #8]
 800a17e:	683a      	ldr	r2, [r7, #0]
 800a180:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800a182:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a184:	683a      	ldr	r2, [r7, #0]
 800a186:	88d2      	ldrh	r2, [r2, #6]
 800a188:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a18a:	6939      	ldr	r1, [r7, #16]
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	88db      	ldrh	r3, [r3, #6]
 800a190:	461a      	mov	r2, r3
 800a192:	6878      	ldr	r0, [r7, #4]
 800a194:	f001 fa6d 	bl	800b672 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800a198:	e082      	b.n	800a2a0 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	785a      	ldrb	r2, [r3, #1]
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	88db      	ldrh	r3, [r3, #6]
 800a1a8:	b2da      	uxtb	r2, r3
 800a1aa:	693b      	ldr	r3, [r7, #16]
 800a1ac:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a1b0:	6939      	ldr	r1, [r7, #16]
 800a1b2:	683b      	ldr	r3, [r7, #0]
 800a1b4:	88db      	ldrh	r3, [r3, #6]
 800a1b6:	461a      	mov	r2, r3
 800a1b8:	6878      	ldr	r0, [r7, #4]
 800a1ba:	f001 fa86 	bl	800b6ca <USBD_CtlPrepareRx>
    break;
 800a1be:	e06f      	b.n	800a2a0 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a1c6:	689b      	ldr	r3, [r3, #8]
 800a1c8:	683a      	ldr	r2, [r7, #0]
 800a1ca:	7850      	ldrb	r0, [r2, #1]
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	6839      	ldr	r1, [r7, #0]
 800a1d0:	4798      	blx	r3
    break;
 800a1d2:	e065      	b.n	800a2a0 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800a1d4:	683b      	ldr	r3, [r7, #0]
 800a1d6:	785b      	ldrb	r3, [r3, #1]
 800a1d8:	2b0b      	cmp	r3, #11
 800a1da:	d84f      	bhi.n	800a27c <USBD_CDC_Setup+0x148>
 800a1dc:	a201      	add	r2, pc, #4	; (adr r2, 800a1e4 <USBD_CDC_Setup+0xb0>)
 800a1de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e2:	bf00      	nop
 800a1e4:	0800a215 	.word	0x0800a215
 800a1e8:	0800a28b 	.word	0x0800a28b
 800a1ec:	0800a27d 	.word	0x0800a27d
 800a1f0:	0800a27d 	.word	0x0800a27d
 800a1f4:	0800a27d 	.word	0x0800a27d
 800a1f8:	0800a27d 	.word	0x0800a27d
 800a1fc:	0800a27d 	.word	0x0800a27d
 800a200:	0800a27d 	.word	0x0800a27d
 800a204:	0800a27d 	.word	0x0800a27d
 800a208:	0800a27d 	.word	0x0800a27d
 800a20c:	0800a23d 	.word	0x0800a23d
 800a210:	0800a265 	.word	0x0800a265
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a21a:	2b03      	cmp	r3, #3
 800a21c:	d107      	bne.n	800a22e <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a21e:	f107 030c 	add.w	r3, r7, #12
 800a222:	2202      	movs	r2, #2
 800a224:	4619      	mov	r1, r3
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f001 fa23 	bl	800b672 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800a22c:	e030      	b.n	800a290 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800a22e:	6839      	ldr	r1, [r7, #0]
 800a230:	6878      	ldr	r0, [r7, #4]
 800a232:	f001 f9ad 	bl	800b590 <USBD_CtlError>
        ret = USBD_FAIL;
 800a236:	2303      	movs	r3, #3
 800a238:	75fb      	strb	r3, [r7, #23]
      break;
 800a23a:	e029      	b.n	800a290 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a242:	2b03      	cmp	r3, #3
 800a244:	d107      	bne.n	800a256 <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a246:	f107 030f 	add.w	r3, r7, #15
 800a24a:	2201      	movs	r2, #1
 800a24c:	4619      	mov	r1, r3
 800a24e:	6878      	ldr	r0, [r7, #4]
 800a250:	f001 fa0f 	bl	800b672 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800a254:	e01c      	b.n	800a290 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800a256:	6839      	ldr	r1, [r7, #0]
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f001 f999 	bl	800b590 <USBD_CtlError>
        ret = USBD_FAIL;
 800a25e:	2303      	movs	r3, #3
 800a260:	75fb      	strb	r3, [r7, #23]
      break;
 800a262:	e015      	b.n	800a290 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a26a:	2b03      	cmp	r3, #3
 800a26c:	d00f      	beq.n	800a28e <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800a26e:	6839      	ldr	r1, [r7, #0]
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f001 f98d 	bl	800b590 <USBD_CtlError>
        ret = USBD_FAIL;
 800a276:	2303      	movs	r3, #3
 800a278:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800a27a:	e008      	b.n	800a28e <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800a27c:	6839      	ldr	r1, [r7, #0]
 800a27e:	6878      	ldr	r0, [r7, #4]
 800a280:	f001 f986 	bl	800b590 <USBD_CtlError>
      ret = USBD_FAIL;
 800a284:	2303      	movs	r3, #3
 800a286:	75fb      	strb	r3, [r7, #23]
      break;
 800a288:	e002      	b.n	800a290 <USBD_CDC_Setup+0x15c>
      break;
 800a28a:	bf00      	nop
 800a28c:	e008      	b.n	800a2a0 <USBD_CDC_Setup+0x16c>
      break;
 800a28e:	bf00      	nop
    }
    break;
 800a290:	e006      	b.n	800a2a0 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800a292:	6839      	ldr	r1, [r7, #0]
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f001 f97b 	bl	800b590 <USBD_CtlError>
    ret = USBD_FAIL;
 800a29a:	2303      	movs	r3, #3
 800a29c:	75fb      	strb	r3, [r7, #23]
    break;
 800a29e:	bf00      	nop
  }

  return (uint8_t)ret;
 800a2a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3718      	adds	r7, #24
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	bf00      	nop

0800a2ac <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b084      	sub	sp, #16
 800a2b0:	af00      	add	r7, sp, #0
 800a2b2:	6078      	str	r0, [r7, #4]
 800a2b4:	460b      	mov	r3, r1
 800a2b6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800a2be:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d101      	bne.n	800a2ce <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a2ca:	2303      	movs	r3, #3
 800a2cc:	e049      	b.n	800a362 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a2d4:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a2d6:	78fa      	ldrb	r2, [r7, #3]
 800a2d8:	6879      	ldr	r1, [r7, #4]
 800a2da:	4613      	mov	r3, r2
 800a2dc:	009b      	lsls	r3, r3, #2
 800a2de:	4413      	add	r3, r2
 800a2e0:	009b      	lsls	r3, r3, #2
 800a2e2:	440b      	add	r3, r1
 800a2e4:	3318      	adds	r3, #24
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d029      	beq.n	800a340 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a2ec:	78fa      	ldrb	r2, [r7, #3]
 800a2ee:	6879      	ldr	r1, [r7, #4]
 800a2f0:	4613      	mov	r3, r2
 800a2f2:	009b      	lsls	r3, r3, #2
 800a2f4:	4413      	add	r3, r2
 800a2f6:	009b      	lsls	r3, r3, #2
 800a2f8:	440b      	add	r3, r1
 800a2fa:	3318      	adds	r3, #24
 800a2fc:	681a      	ldr	r2, [r3, #0]
 800a2fe:	78f9      	ldrb	r1, [r7, #3]
 800a300:	68f8      	ldr	r0, [r7, #12]
 800a302:	460b      	mov	r3, r1
 800a304:	00db      	lsls	r3, r3, #3
 800a306:	1a5b      	subs	r3, r3, r1
 800a308:	009b      	lsls	r3, r3, #2
 800a30a:	4403      	add	r3, r0
 800a30c:	3344      	adds	r3, #68	; 0x44
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	fbb2 f1f3 	udiv	r1, r2, r3
 800a314:	fb03 f301 	mul.w	r3, r3, r1
 800a318:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d110      	bne.n	800a340 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800a31e:	78fa      	ldrb	r2, [r7, #3]
 800a320:	6879      	ldr	r1, [r7, #4]
 800a322:	4613      	mov	r3, r2
 800a324:	009b      	lsls	r3, r3, #2
 800a326:	4413      	add	r3, r2
 800a328:	009b      	lsls	r3, r3, #2
 800a32a:	440b      	add	r3, r1
 800a32c:	3318      	adds	r3, #24
 800a32e:	2200      	movs	r2, #0
 800a330:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a332:	78f9      	ldrb	r1, [r7, #3]
 800a334:	2300      	movs	r3, #0
 800a336:	2200      	movs	r2, #0
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f001 fe74 	bl	800c026 <USBD_LL_Transmit>
 800a33e:	e00f      	b.n	800a360 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	2200      	movs	r2, #0
 800a344:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a34e:	691b      	ldr	r3, [r3, #16]
 800a350:	68ba      	ldr	r2, [r7, #8]
 800a352:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800a356:	68ba      	ldr	r2, [r7, #8]
 800a358:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800a35c:	78fa      	ldrb	r2, [r7, #3]
 800a35e:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800a360:	2300      	movs	r3, #0
}
 800a362:	4618      	mov	r0, r3
 800a364:	3710      	adds	r7, #16
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}

0800a36a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a36a:	b580      	push	{r7, lr}
 800a36c:	b084      	sub	sp, #16
 800a36e:	af00      	add	r7, sp, #0
 800a370:	6078      	str	r0, [r7, #4]
 800a372:	460b      	mov	r3, r1
 800a374:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a37c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a384:	2b00      	cmp	r3, #0
 800a386:	d101      	bne.n	800a38c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a388:	2303      	movs	r3, #3
 800a38a:	e015      	b.n	800a3b8 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a38c:	78fb      	ldrb	r3, [r7, #3]
 800a38e:	4619      	mov	r1, r3
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f001 fe8a 	bl	800c0aa <USBD_LL_GetRxDataSize>
 800a396:	4602      	mov	r2, r0
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3a4:	68db      	ldr	r3, [r3, #12]
 800a3a6:	68fa      	ldr	r2, [r7, #12]
 800a3a8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a3ac:	68fa      	ldr	r2, [r7, #12]
 800a3ae:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a3b2:	4611      	mov	r1, r2
 800a3b4:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a3b6:	2300      	movs	r3, #0
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3710      	adds	r7, #16
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}

0800a3c0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b084      	sub	sp, #16
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a3ce:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	d015      	beq.n	800a406 <USBD_CDC_EP0_RxReady+0x46>
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a3e0:	2bff      	cmp	r3, #255	; 0xff
 800a3e2:	d010      	beq.n	800a406 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a3ea:	689b      	ldr	r3, [r3, #8]
 800a3ec:	68fa      	ldr	r2, [r7, #12]
 800a3ee:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800a3f2:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a3f4:	68fa      	ldr	r2, [r7, #12]
 800a3f6:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a3fa:	b292      	uxth	r2, r2
 800a3fc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	22ff      	movs	r2, #255	; 0xff
 800a402:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	3710      	adds	r7, #16
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bd80      	pop	{r7, pc}

0800a410 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a410:	b480      	push	{r7}
 800a412:	b083      	sub	sp, #12
 800a414:	af00      	add	r7, sp, #0
 800a416:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2243      	movs	r2, #67	; 0x43
 800a41c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800a41e:	4b03      	ldr	r3, [pc, #12]	; (800a42c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a420:	4618      	mov	r0, r3
 800a422:	370c      	adds	r7, #12
 800a424:	46bd      	mov	sp, r7
 800a426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a42a:	4770      	bx	lr
 800a42c:	2000009c 	.word	0x2000009c

0800a430 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a430:	b480      	push	{r7}
 800a432:	b083      	sub	sp, #12
 800a434:	af00      	add	r7, sp, #0
 800a436:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2243      	movs	r2, #67	; 0x43
 800a43c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800a43e:	4b03      	ldr	r3, [pc, #12]	; (800a44c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a440:	4618      	mov	r0, r3
 800a442:	370c      	adds	r7, #12
 800a444:	46bd      	mov	sp, r7
 800a446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44a:	4770      	bx	lr
 800a44c:	20000058 	.word	0x20000058

0800a450 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a450:	b480      	push	{r7}
 800a452:	b083      	sub	sp, #12
 800a454:	af00      	add	r7, sp, #0
 800a456:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2243      	movs	r2, #67	; 0x43
 800a45c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800a45e:	4b03      	ldr	r3, [pc, #12]	; (800a46c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a460:	4618      	mov	r0, r3
 800a462:	370c      	adds	r7, #12
 800a464:	46bd      	mov	sp, r7
 800a466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46a:	4770      	bx	lr
 800a46c:	200000e0 	.word	0x200000e0

0800a470 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a470:	b480      	push	{r7}
 800a472:	b083      	sub	sp, #12
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	220a      	movs	r2, #10
 800a47c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a47e:	4b03      	ldr	r3, [pc, #12]	; (800a48c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a480:	4618      	mov	r0, r3
 800a482:	370c      	adds	r7, #12
 800a484:	46bd      	mov	sp, r7
 800a486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a48a:	4770      	bx	lr
 800a48c:	20000014 	.word	0x20000014

0800a490 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a490:	b480      	push	{r7}
 800a492:	b083      	sub	sp, #12
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
 800a498:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d101      	bne.n	800a4a4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a4a0:	2303      	movs	r3, #3
 800a4a2:	e004      	b.n	800a4ae <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	683a      	ldr	r2, [r7, #0]
 800a4a8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800a4ac:	2300      	movs	r3, #0
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	370c      	adds	r7, #12
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b8:	4770      	bx	lr

0800a4ba <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a4ba:	b480      	push	{r7}
 800a4bc:	b087      	sub	sp, #28
 800a4be:	af00      	add	r7, sp, #0
 800a4c0:	60f8      	str	r0, [r7, #12]
 800a4c2:	60b9      	str	r1, [r7, #8]
 800a4c4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a4cc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	68ba      	ldr	r2, [r7, #8]
 800a4d2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	687a      	ldr	r2, [r7, #4]
 800a4da:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800a4de:	2300      	movs	r3, #0
}
 800a4e0:	4618      	mov	r0, r3
 800a4e2:	371c      	adds	r7, #28
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ea:	4770      	bx	lr

0800a4ec <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a4ec:	b480      	push	{r7}
 800a4ee:	b085      	sub	sp, #20
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
 800a4f4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a4fc:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	683a      	ldr	r2, [r7, #0]
 800a502:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800a506:	2300      	movs	r3, #0
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3714      	adds	r7, #20
 800a50c:	46bd      	mov	sp, r7
 800a50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a512:	4770      	bx	lr

0800a514 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a514:	b580      	push	{r7, lr}
 800a516:	b084      	sub	sp, #16
 800a518:	af00      	add	r7, sp, #0
 800a51a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a522:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d101      	bne.n	800a532 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a52e:	2303      	movs	r3, #3
 800a530:	e016      	b.n	800a560 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	7c1b      	ldrb	r3, [r3, #16]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d109      	bne.n	800a54e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a540:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a544:	2101      	movs	r1, #1
 800a546:	6878      	ldr	r0, [r7, #4]
 800a548:	f001 fd8e 	bl	800c068 <USBD_LL_PrepareReceive>
 800a54c:	e007      	b.n	800a55e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a554:	2340      	movs	r3, #64	; 0x40
 800a556:	2101      	movs	r1, #1
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f001 fd85 	bl	800c068 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a55e:	2300      	movs	r3, #0
}
 800a560:	4618      	mov	r0, r3
 800a562:	3710      	adds	r7, #16
 800a564:	46bd      	mov	sp, r7
 800a566:	bd80      	pop	{r7, pc}

0800a568 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b086      	sub	sp, #24
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	60f8      	str	r0, [r7, #12]
 800a570:	60b9      	str	r1, [r7, #8]
 800a572:	4613      	mov	r3, r2
 800a574:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d101      	bne.n	800a580 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a57c:	2303      	movs	r3, #3
 800a57e:	e025      	b.n	800a5cc <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a586:	2b00      	cmp	r3, #0
 800a588:	d003      	beq.n	800a592 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	2200      	movs	r2, #0
 800a58e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d003      	beq.n	800a5a4 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d003      	beq.n	800a5b2 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	68ba      	ldr	r2, [r7, #8]
 800a5ae:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	79fa      	ldrb	r2, [r7, #7]
 800a5be:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a5c0:	68f8      	ldr	r0, [r7, #12]
 800a5c2:	f001 fbfb 	bl	800bdbc <USBD_LL_Init>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a5ca:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3718      	adds	r7, #24
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b084      	sub	sp, #16
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
 800a5dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a5de:	2300      	movs	r3, #0
 800a5e0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a5e2:	683b      	ldr	r3, [r7, #0]
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d101      	bne.n	800a5ec <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a5e8:	2303      	movs	r3, #3
 800a5ea:	e010      	b.n	800a60e <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	683a      	ldr	r2, [r7, #0]
 800a5f0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5fc:	f107 020e 	add.w	r2, r7, #14
 800a600:	4610      	mov	r0, r2
 800a602:	4798      	blx	r3
 800a604:	4602      	mov	r2, r0
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800a60c:	2300      	movs	r3, #0
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3710      	adds	r7, #16
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}

0800a616 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a616:	b580      	push	{r7, lr}
 800a618:	b082      	sub	sp, #8
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a61e:	6878      	ldr	r0, [r7, #4]
 800a620:	f001 fc18 	bl	800be54 <USBD_LL_Start>
 800a624:	4603      	mov	r3, r0
}
 800a626:	4618      	mov	r0, r3
 800a628:	3708      	adds	r7, #8
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}

0800a62e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a62e:	b480      	push	{r7}
 800a630:	b083      	sub	sp, #12
 800a632:	af00      	add	r7, sp, #0
 800a634:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a636:	2300      	movs	r3, #0
}
 800a638:	4618      	mov	r0, r3
 800a63a:	370c      	adds	r7, #12
 800a63c:	46bd      	mov	sp, r7
 800a63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a642:	4770      	bx	lr

0800a644 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a644:	b580      	push	{r7, lr}
 800a646:	b084      	sub	sp, #16
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
 800a64c:	460b      	mov	r3, r1
 800a64e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a650:	2303      	movs	r3, #3
 800a652:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d009      	beq.n	800a672 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	78fa      	ldrb	r2, [r7, #3]
 800a668:	4611      	mov	r1, r2
 800a66a:	6878      	ldr	r0, [r7, #4]
 800a66c:	4798      	blx	r3
 800a66e:	4603      	mov	r3, r0
 800a670:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a672:	7bfb      	ldrb	r3, [r7, #15]
}
 800a674:	4618      	mov	r0, r3
 800a676:	3710      	adds	r7, #16
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b082      	sub	sp, #8
 800a680:	af00      	add	r7, sp, #0
 800a682:	6078      	str	r0, [r7, #4]
 800a684:	460b      	mov	r3, r1
 800a686:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d007      	beq.n	800a6a2 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a698:	685b      	ldr	r3, [r3, #4]
 800a69a:	78fa      	ldrb	r2, [r7, #3]
 800a69c:	4611      	mov	r1, r2
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	4798      	blx	r3
  }

  return USBD_OK;
 800a6a2:	2300      	movs	r3, #0
}
 800a6a4:	4618      	mov	r0, r3
 800a6a6:	3708      	adds	r7, #8
 800a6a8:	46bd      	mov	sp, r7
 800a6aa:	bd80      	pop	{r7, pc}

0800a6ac <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b084      	sub	sp, #16
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
 800a6b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a6bc:	6839      	ldr	r1, [r7, #0]
 800a6be:	4618      	mov	r0, r3
 800a6c0:	f000 ff2c 	bl	800b51c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a6d2:	461a      	mov	r2, r3
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a6e0:	f003 031f 	and.w	r3, r3, #31
 800a6e4:	2b01      	cmp	r3, #1
 800a6e6:	d00e      	beq.n	800a706 <USBD_LL_SetupStage+0x5a>
 800a6e8:	2b01      	cmp	r3, #1
 800a6ea:	d302      	bcc.n	800a6f2 <USBD_LL_SetupStage+0x46>
 800a6ec:	2b02      	cmp	r3, #2
 800a6ee:	d014      	beq.n	800a71a <USBD_LL_SetupStage+0x6e>
 800a6f0:	e01d      	b.n	800a72e <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 fa18 	bl	800ab30 <USBD_StdDevReq>
 800a700:	4603      	mov	r3, r0
 800a702:	73fb      	strb	r3, [r7, #15]
      break;
 800a704:	e020      	b.n	800a748 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a70c:	4619      	mov	r1, r3
 800a70e:	6878      	ldr	r0, [r7, #4]
 800a710:	f000 fa7c 	bl	800ac0c <USBD_StdItfReq>
 800a714:	4603      	mov	r3, r0
 800a716:	73fb      	strb	r3, [r7, #15]
      break;
 800a718:	e016      	b.n	800a748 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a720:	4619      	mov	r1, r3
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f000 fab8 	bl	800ac98 <USBD_StdEPReq>
 800a728:	4603      	mov	r3, r0
 800a72a:	73fb      	strb	r3, [r7, #15]
      break;
 800a72c:	e00c      	b.n	800a748 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a734:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a738:	b2db      	uxtb	r3, r3
 800a73a:	4619      	mov	r1, r3
 800a73c:	6878      	ldr	r0, [r7, #4]
 800a73e:	f001 fbe9 	bl	800bf14 <USBD_LL_StallEP>
 800a742:	4603      	mov	r3, r0
 800a744:	73fb      	strb	r3, [r7, #15]
      break;
 800a746:	bf00      	nop
  }

  return ret;
 800a748:	7bfb      	ldrb	r3, [r7, #15]
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	3710      	adds	r7, #16
 800a74e:	46bd      	mov	sp, r7
 800a750:	bd80      	pop	{r7, pc}

0800a752 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a752:	b580      	push	{r7, lr}
 800a754:	b086      	sub	sp, #24
 800a756:	af00      	add	r7, sp, #0
 800a758:	60f8      	str	r0, [r7, #12]
 800a75a:	460b      	mov	r3, r1
 800a75c:	607a      	str	r2, [r7, #4]
 800a75e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a760:	7afb      	ldrb	r3, [r7, #11]
 800a762:	2b00      	cmp	r3, #0
 800a764:	d137      	bne.n	800a7d6 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800a766:	68fb      	ldr	r3, [r7, #12]
 800a768:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a76c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a774:	2b03      	cmp	r3, #3
 800a776:	d14a      	bne.n	800a80e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	689a      	ldr	r2, [r3, #8]
 800a77c:	693b      	ldr	r3, [r7, #16]
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	429a      	cmp	r2, r3
 800a782:	d913      	bls.n	800a7ac <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a784:	693b      	ldr	r3, [r7, #16]
 800a786:	689a      	ldr	r2, [r3, #8]
 800a788:	693b      	ldr	r3, [r7, #16]
 800a78a:	68db      	ldr	r3, [r3, #12]
 800a78c:	1ad2      	subs	r2, r2, r3
 800a78e:	693b      	ldr	r3, [r7, #16]
 800a790:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a792:	693b      	ldr	r3, [r7, #16]
 800a794:	68da      	ldr	r2, [r3, #12]
 800a796:	693b      	ldr	r3, [r7, #16]
 800a798:	689b      	ldr	r3, [r3, #8]
 800a79a:	4293      	cmp	r3, r2
 800a79c:	bf28      	it	cs
 800a79e:	4613      	movcs	r3, r2
 800a7a0:	461a      	mov	r2, r3
 800a7a2:	6879      	ldr	r1, [r7, #4]
 800a7a4:	68f8      	ldr	r0, [r7, #12]
 800a7a6:	f000 ffad 	bl	800b704 <USBD_CtlContinueRx>
 800a7aa:	e030      	b.n	800a80e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7b2:	691b      	ldr	r3, [r3, #16]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d00a      	beq.n	800a7ce <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a7be:	2b03      	cmp	r3, #3
 800a7c0:	d105      	bne.n	800a7ce <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7c8:	691b      	ldr	r3, [r3, #16]
 800a7ca:	68f8      	ldr	r0, [r7, #12]
 800a7cc:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800a7ce:	68f8      	ldr	r0, [r7, #12]
 800a7d0:	f000 ffa9 	bl	800b726 <USBD_CtlSendStatus>
 800a7d4:	e01b      	b.n	800a80e <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7dc:	699b      	ldr	r3, [r3, #24]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d013      	beq.n	800a80a <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a7e8:	2b03      	cmp	r3, #3
 800a7ea:	d10e      	bne.n	800a80a <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7f2:	699b      	ldr	r3, [r3, #24]
 800a7f4:	7afa      	ldrb	r2, [r7, #11]
 800a7f6:	4611      	mov	r1, r2
 800a7f8:	68f8      	ldr	r0, [r7, #12]
 800a7fa:	4798      	blx	r3
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800a800:	7dfb      	ldrb	r3, [r7, #23]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d003      	beq.n	800a80e <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800a806:	7dfb      	ldrb	r3, [r7, #23]
 800a808:	e002      	b.n	800a810 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a80a:	2303      	movs	r3, #3
 800a80c:	e000      	b.n	800a810 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800a80e:	2300      	movs	r3, #0
}
 800a810:	4618      	mov	r0, r3
 800a812:	3718      	adds	r7, #24
 800a814:	46bd      	mov	sp, r7
 800a816:	bd80      	pop	{r7, pc}

0800a818 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b086      	sub	sp, #24
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	60f8      	str	r0, [r7, #12]
 800a820:	460b      	mov	r3, r1
 800a822:	607a      	str	r2, [r7, #4]
 800a824:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a826:	7afb      	ldrb	r3, [r7, #11]
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d16a      	bne.n	800a902 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	3314      	adds	r3, #20
 800a830:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a838:	2b02      	cmp	r3, #2
 800a83a:	d155      	bne.n	800a8e8 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800a83c:	693b      	ldr	r3, [r7, #16]
 800a83e:	689a      	ldr	r2, [r3, #8]
 800a840:	693b      	ldr	r3, [r7, #16]
 800a842:	68db      	ldr	r3, [r3, #12]
 800a844:	429a      	cmp	r2, r3
 800a846:	d914      	bls.n	800a872 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a848:	693b      	ldr	r3, [r7, #16]
 800a84a:	689a      	ldr	r2, [r3, #8]
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	68db      	ldr	r3, [r3, #12]
 800a850:	1ad2      	subs	r2, r2, r3
 800a852:	693b      	ldr	r3, [r7, #16]
 800a854:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a856:	693b      	ldr	r3, [r7, #16]
 800a858:	689b      	ldr	r3, [r3, #8]
 800a85a:	461a      	mov	r2, r3
 800a85c:	6879      	ldr	r1, [r7, #4]
 800a85e:	68f8      	ldr	r0, [r7, #12]
 800a860:	f000 ff22 	bl	800b6a8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a864:	2300      	movs	r3, #0
 800a866:	2200      	movs	r2, #0
 800a868:	2100      	movs	r1, #0
 800a86a:	68f8      	ldr	r0, [r7, #12]
 800a86c:	f001 fbfc 	bl	800c068 <USBD_LL_PrepareReceive>
 800a870:	e03a      	b.n	800a8e8 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	68da      	ldr	r2, [r3, #12]
 800a876:	693b      	ldr	r3, [r7, #16]
 800a878:	689b      	ldr	r3, [r3, #8]
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d11c      	bne.n	800a8b8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a87e:	693b      	ldr	r3, [r7, #16]
 800a880:	685a      	ldr	r2, [r3, #4]
 800a882:	693b      	ldr	r3, [r7, #16]
 800a884:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a886:	429a      	cmp	r2, r3
 800a888:	d316      	bcc.n	800a8b8 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	685a      	ldr	r2, [r3, #4]
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a894:	429a      	cmp	r2, r3
 800a896:	d20f      	bcs.n	800a8b8 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a898:	2200      	movs	r2, #0
 800a89a:	2100      	movs	r1, #0
 800a89c:	68f8      	ldr	r0, [r7, #12]
 800a89e:	f000 ff03 	bl	800b6a8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	2100      	movs	r1, #0
 800a8b0:	68f8      	ldr	r0, [r7, #12]
 800a8b2:	f001 fbd9 	bl	800c068 <USBD_LL_PrepareReceive>
 800a8b6:	e017      	b.n	800a8e8 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8be:	68db      	ldr	r3, [r3, #12]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d00a      	beq.n	800a8da <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a8ca:	2b03      	cmp	r3, #3
 800a8cc:	d105      	bne.n	800a8da <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	68f8      	ldr	r0, [r7, #12]
 800a8d8:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a8da:	2180      	movs	r1, #128	; 0x80
 800a8dc:	68f8      	ldr	r0, [r7, #12]
 800a8de:	f001 fb19 	bl	800bf14 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a8e2:	68f8      	ldr	r0, [r7, #12]
 800a8e4:	f000 ff32 	bl	800b74c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a8ee:	2b01      	cmp	r3, #1
 800a8f0:	d123      	bne.n	800a93a <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800a8f2:	68f8      	ldr	r0, [r7, #12]
 800a8f4:	f7ff fe9b 	bl	800a62e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	2200      	movs	r2, #0
 800a8fc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a900:	e01b      	b.n	800a93a <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a908:	695b      	ldr	r3, [r3, #20]
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d013      	beq.n	800a936 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a914:	2b03      	cmp	r3, #3
 800a916:	d10e      	bne.n	800a936 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a918:	68fb      	ldr	r3, [r7, #12]
 800a91a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a91e:	695b      	ldr	r3, [r3, #20]
 800a920:	7afa      	ldrb	r2, [r7, #11]
 800a922:	4611      	mov	r1, r2
 800a924:	68f8      	ldr	r0, [r7, #12]
 800a926:	4798      	blx	r3
 800a928:	4603      	mov	r3, r0
 800a92a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800a92c:	7dfb      	ldrb	r3, [r7, #23]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d003      	beq.n	800a93a <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800a932:	7dfb      	ldrb	r3, [r7, #23]
 800a934:	e002      	b.n	800a93c <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a936:	2303      	movs	r3, #3
 800a938:	e000      	b.n	800a93c <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800a93a:	2300      	movs	r3, #0
}
 800a93c:	4618      	mov	r0, r3
 800a93e:	3718      	adds	r7, #24
 800a940:	46bd      	mov	sp, r7
 800a942:	bd80      	pop	{r7, pc}

0800a944 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a944:	b580      	push	{r7, lr}
 800a946:	b082      	sub	sp, #8
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2201      	movs	r2, #1
 800a950:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	2200      	movs	r2, #0
 800a958:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	2200      	movs	r2, #0
 800a960:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	2200      	movs	r2, #0
 800a966:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a970:	2b00      	cmp	r3, #0
 800a972:	d009      	beq.n	800a988 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	687a      	ldr	r2, [r7, #4]
 800a97e:	6852      	ldr	r2, [r2, #4]
 800a980:	b2d2      	uxtb	r2, r2
 800a982:	4611      	mov	r1, r2
 800a984:	6878      	ldr	r0, [r7, #4]
 800a986:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a988:	2340      	movs	r3, #64	; 0x40
 800a98a:	2200      	movs	r2, #0
 800a98c:	2100      	movs	r1, #0
 800a98e:	6878      	ldr	r0, [r7, #4]
 800a990:	f001 fa7b 	bl	800be8a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	2201      	movs	r2, #1
 800a998:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2240      	movs	r2, #64	; 0x40
 800a9a0:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a9a4:	2340      	movs	r3, #64	; 0x40
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	2180      	movs	r1, #128	; 0x80
 800a9aa:	6878      	ldr	r0, [r7, #4]
 800a9ac:	f001 fa6d 	bl	800be8a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2201      	movs	r2, #1
 800a9b4:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	2240      	movs	r2, #64	; 0x40
 800a9ba:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800a9bc:	2300      	movs	r3, #0
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3708      	adds	r7, #8
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}

0800a9c6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a9c6:	b480      	push	{r7}
 800a9c8:	b083      	sub	sp, #12
 800a9ca:	af00      	add	r7, sp, #0
 800a9cc:	6078      	str	r0, [r7, #4]
 800a9ce:	460b      	mov	r3, r1
 800a9d0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	78fa      	ldrb	r2, [r7, #3]
 800a9d6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a9d8:	2300      	movs	r3, #0
}
 800a9da:	4618      	mov	r0, r3
 800a9dc:	370c      	adds	r7, #12
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e4:	4770      	bx	lr

0800a9e6 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a9e6:	b480      	push	{r7}
 800a9e8:	b083      	sub	sp, #12
 800a9ea:	af00      	add	r7, sp, #0
 800a9ec:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	2204      	movs	r2, #4
 800a9fe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800aa02:	2300      	movs	r3, #0
}
 800aa04:	4618      	mov	r0, r3
 800aa06:	370c      	adds	r7, #12
 800aa08:	46bd      	mov	sp, r7
 800aa0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa0e:	4770      	bx	lr

0800aa10 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800aa10:	b480      	push	{r7}
 800aa12:	b083      	sub	sp, #12
 800aa14:	af00      	add	r7, sp, #0
 800aa16:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa1e:	2b04      	cmp	r3, #4
 800aa20:	d105      	bne.n	800aa2e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800aa2e:	2300      	movs	r3, #0
}
 800aa30:	4618      	mov	r0, r3
 800aa32:	370c      	adds	r7, #12
 800aa34:	46bd      	mov	sp, r7
 800aa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa3a:	4770      	bx	lr

0800aa3c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	b082      	sub	sp, #8
 800aa40:	af00      	add	r7, sp, #0
 800aa42:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa4a:	2b03      	cmp	r3, #3
 800aa4c:	d10b      	bne.n	800aa66 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa54:	69db      	ldr	r3, [r3, #28]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d005      	beq.n	800aa66 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa60:	69db      	ldr	r3, [r3, #28]
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800aa66:	2300      	movs	r3, #0
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3708      	adds	r7, #8
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}

0800aa70 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800aa70:	b480      	push	{r7}
 800aa72:	b083      	sub	sp, #12
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	460b      	mov	r3, r1
 800aa7a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800aa7c:	2300      	movs	r3, #0
}
 800aa7e:	4618      	mov	r0, r3
 800aa80:	370c      	adds	r7, #12
 800aa82:	46bd      	mov	sp, r7
 800aa84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa88:	4770      	bx	lr

0800aa8a <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800aa8a:	b480      	push	{r7}
 800aa8c:	b083      	sub	sp, #12
 800aa8e:	af00      	add	r7, sp, #0
 800aa90:	6078      	str	r0, [r7, #4]
 800aa92:	460b      	mov	r3, r1
 800aa94:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800aa96:	2300      	movs	r3, #0
}
 800aa98:	4618      	mov	r0, r3
 800aa9a:	370c      	adds	r7, #12
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa2:	4770      	bx	lr

0800aaa4 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b083      	sub	sp, #12
 800aaa8:	af00      	add	r7, sp, #0
 800aaaa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800aaac:	2300      	movs	r3, #0
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	370c      	adds	r7, #12
 800aab2:	46bd      	mov	sp, r7
 800aab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab8:	4770      	bx	lr

0800aaba <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800aaba:	b580      	push	{r7, lr}
 800aabc:	b082      	sub	sp, #8
 800aabe:	af00      	add	r7, sp, #0
 800aac0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	2201      	movs	r2, #1
 800aac6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d009      	beq.n	800aae8 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aada:	685b      	ldr	r3, [r3, #4]
 800aadc:	687a      	ldr	r2, [r7, #4]
 800aade:	6852      	ldr	r2, [r2, #4]
 800aae0:	b2d2      	uxtb	r2, r2
 800aae2:	4611      	mov	r1, r2
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	4798      	blx	r3
  }

  return USBD_OK;
 800aae8:	2300      	movs	r3, #0
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3708      	adds	r7, #8
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}

0800aaf2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800aaf2:	b480      	push	{r7}
 800aaf4:	b087      	sub	sp, #28
 800aaf6:	af00      	add	r7, sp, #0
 800aaf8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800aafe:	697b      	ldr	r3, [r7, #20]
 800ab00:	781b      	ldrb	r3, [r3, #0]
 800ab02:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ab04:	697b      	ldr	r3, [r7, #20]
 800ab06:	3301      	adds	r3, #1
 800ab08:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ab0a:	697b      	ldr	r3, [r7, #20]
 800ab0c:	781b      	ldrb	r3, [r3, #0]
 800ab0e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ab10:	8a3b      	ldrh	r3, [r7, #16]
 800ab12:	021b      	lsls	r3, r3, #8
 800ab14:	b21a      	sxth	r2, r3
 800ab16:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ab1a:	4313      	orrs	r3, r2
 800ab1c:	b21b      	sxth	r3, r3
 800ab1e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ab20:	89fb      	ldrh	r3, [r7, #14]
}
 800ab22:	4618      	mov	r0, r3
 800ab24:	371c      	adds	r7, #28
 800ab26:	46bd      	mov	sp, r7
 800ab28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2c:	4770      	bx	lr
	...

0800ab30 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab30:	b580      	push	{r7, lr}
 800ab32:	b084      	sub	sp, #16
 800ab34:	af00      	add	r7, sp, #0
 800ab36:	6078      	str	r0, [r7, #4]
 800ab38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	781b      	ldrb	r3, [r3, #0]
 800ab42:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ab46:	2b20      	cmp	r3, #32
 800ab48:	d004      	beq.n	800ab54 <USBD_StdDevReq+0x24>
 800ab4a:	2b40      	cmp	r3, #64	; 0x40
 800ab4c:	d002      	beq.n	800ab54 <USBD_StdDevReq+0x24>
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d00a      	beq.n	800ab68 <USBD_StdDevReq+0x38>
 800ab52:	e050      	b.n	800abf6 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab5a:	689b      	ldr	r3, [r3, #8]
 800ab5c:	6839      	ldr	r1, [r7, #0]
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	4798      	blx	r3
 800ab62:	4603      	mov	r3, r0
 800ab64:	73fb      	strb	r3, [r7, #15]
    break;
 800ab66:	e04b      	b.n	800ac00 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800ab68:	683b      	ldr	r3, [r7, #0]
 800ab6a:	785b      	ldrb	r3, [r3, #1]
 800ab6c:	2b09      	cmp	r3, #9
 800ab6e:	d83c      	bhi.n	800abea <USBD_StdDevReq+0xba>
 800ab70:	a201      	add	r2, pc, #4	; (adr r2, 800ab78 <USBD_StdDevReq+0x48>)
 800ab72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab76:	bf00      	nop
 800ab78:	0800abcd 	.word	0x0800abcd
 800ab7c:	0800abe1 	.word	0x0800abe1
 800ab80:	0800abeb 	.word	0x0800abeb
 800ab84:	0800abd7 	.word	0x0800abd7
 800ab88:	0800abeb 	.word	0x0800abeb
 800ab8c:	0800abab 	.word	0x0800abab
 800ab90:	0800aba1 	.word	0x0800aba1
 800ab94:	0800abeb 	.word	0x0800abeb
 800ab98:	0800abc3 	.word	0x0800abc3
 800ab9c:	0800abb5 	.word	0x0800abb5
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 800aba0:	6839      	ldr	r1, [r7, #0]
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f000 f9ce 	bl	800af44 <USBD_GetDescriptor>
      break;
 800aba8:	e024      	b.n	800abf4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 800abaa:	6839      	ldr	r1, [r7, #0]
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	f000 fb33 	bl	800b218 <USBD_SetAddress>
      break;
 800abb2:	e01f      	b.n	800abf4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 800abb4:	6839      	ldr	r1, [r7, #0]
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f000 fb70 	bl	800b29c <USBD_SetConfig>
 800abbc:	4603      	mov	r3, r0
 800abbe:	73fb      	strb	r3, [r7, #15]
      break;
 800abc0:	e018      	b.n	800abf4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 800abc2:	6839      	ldr	r1, [r7, #0]
 800abc4:	6878      	ldr	r0, [r7, #4]
 800abc6:	f000 fc0d 	bl	800b3e4 <USBD_GetConfig>
      break;
 800abca:	e013      	b.n	800abf4 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 800abcc:	6839      	ldr	r1, [r7, #0]
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f000 fc3c 	bl	800b44c <USBD_GetStatus>
      break;
 800abd4:	e00e      	b.n	800abf4 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 800abd6:	6839      	ldr	r1, [r7, #0]
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f000 fc6a 	bl	800b4b2 <USBD_SetFeature>
      break;
 800abde:	e009      	b.n	800abf4 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 800abe0:	6839      	ldr	r1, [r7, #0]
 800abe2:	6878      	ldr	r0, [r7, #4]
 800abe4:	f000 fc79 	bl	800b4da <USBD_ClrFeature>
      break;
 800abe8:	e004      	b.n	800abf4 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 800abea:	6839      	ldr	r1, [r7, #0]
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f000 fccf 	bl	800b590 <USBD_CtlError>
      break;
 800abf2:	bf00      	nop
    }
    break;
 800abf4:	e004      	b.n	800ac00 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 800abf6:	6839      	ldr	r1, [r7, #0]
 800abf8:	6878      	ldr	r0, [r7, #4]
 800abfa:	f000 fcc9 	bl	800b590 <USBD_CtlError>
    break;
 800abfe:	bf00      	nop
  }

  return ret;
 800ac00:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3710      	adds	r7, #16
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}
 800ac0a:	bf00      	nop

0800ac0c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b084      	sub	sp, #16
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
 800ac14:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac16:	2300      	movs	r3, #0
 800ac18:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	781b      	ldrb	r3, [r3, #0]
 800ac1e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ac22:	2b20      	cmp	r3, #32
 800ac24:	d003      	beq.n	800ac2e <USBD_StdItfReq+0x22>
 800ac26:	2b40      	cmp	r3, #64	; 0x40
 800ac28:	d001      	beq.n	800ac2e <USBD_StdItfReq+0x22>
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d12a      	bne.n	800ac84 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac34:	3b01      	subs	r3, #1
 800ac36:	2b02      	cmp	r3, #2
 800ac38:	d81d      	bhi.n	800ac76 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	889b      	ldrh	r3, [r3, #4]
 800ac3e:	b2db      	uxtb	r3, r3
 800ac40:	2b01      	cmp	r3, #1
 800ac42:	d813      	bhi.n	800ac6c <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ac4a:	689b      	ldr	r3, [r3, #8]
 800ac4c:	6839      	ldr	r1, [r7, #0]
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	4798      	blx	r3
 800ac52:	4603      	mov	r3, r0
 800ac54:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800ac56:	683b      	ldr	r3, [r7, #0]
 800ac58:	88db      	ldrh	r3, [r3, #6]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d110      	bne.n	800ac80 <USBD_StdItfReq+0x74>
 800ac5e:	7bfb      	ldrb	r3, [r7, #15]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d10d      	bne.n	800ac80 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f000 fd5e 	bl	800b726 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800ac6a:	e009      	b.n	800ac80 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800ac6c:	6839      	ldr	r1, [r7, #0]
 800ac6e:	6878      	ldr	r0, [r7, #4]
 800ac70:	f000 fc8e 	bl	800b590 <USBD_CtlError>
      break;
 800ac74:	e004      	b.n	800ac80 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800ac76:	6839      	ldr	r1, [r7, #0]
 800ac78:	6878      	ldr	r0, [r7, #4]
 800ac7a:	f000 fc89 	bl	800b590 <USBD_CtlError>
      break;
 800ac7e:	e000      	b.n	800ac82 <USBD_StdItfReq+0x76>
      break;
 800ac80:	bf00      	nop
    }
    break;
 800ac82:	e004      	b.n	800ac8e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800ac84:	6839      	ldr	r1, [r7, #0]
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f000 fc82 	bl	800b590 <USBD_CtlError>
    break;
 800ac8c:	bf00      	nop
  }

  return ret;
 800ac8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	3710      	adds	r7, #16
 800ac94:	46bd      	mov	sp, r7
 800ac96:	bd80      	pop	{r7, pc}

0800ac98 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	b084      	sub	sp, #16
 800ac9c:	af00      	add	r7, sp, #0
 800ac9e:	6078      	str	r0, [r7, #4]
 800aca0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800aca2:	2300      	movs	r3, #0
 800aca4:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800aca6:	683b      	ldr	r3, [r7, #0]
 800aca8:	889b      	ldrh	r3, [r3, #4]
 800acaa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800acac:	683b      	ldr	r3, [r7, #0]
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800acb4:	2b20      	cmp	r3, #32
 800acb6:	d004      	beq.n	800acc2 <USBD_StdEPReq+0x2a>
 800acb8:	2b40      	cmp	r3, #64	; 0x40
 800acba:	d002      	beq.n	800acc2 <USBD_StdEPReq+0x2a>
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d00a      	beq.n	800acd6 <USBD_StdEPReq+0x3e>
 800acc0:	e135      	b.n	800af2e <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acc8:	689b      	ldr	r3, [r3, #8]
 800acca:	6839      	ldr	r1, [r7, #0]
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	4798      	blx	r3
 800acd0:	4603      	mov	r3, r0
 800acd2:	73fb      	strb	r3, [r7, #15]
    break;
 800acd4:	e130      	b.n	800af38 <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800acd6:	683b      	ldr	r3, [r7, #0]
 800acd8:	785b      	ldrb	r3, [r3, #1]
 800acda:	2b01      	cmp	r3, #1
 800acdc:	d03e      	beq.n	800ad5c <USBD_StdEPReq+0xc4>
 800acde:	2b03      	cmp	r3, #3
 800ace0:	d002      	beq.n	800ace8 <USBD_StdEPReq+0x50>
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d077      	beq.n	800add6 <USBD_StdEPReq+0x13e>
 800ace6:	e11c      	b.n	800af22 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800acee:	2b02      	cmp	r3, #2
 800acf0:	d002      	beq.n	800acf8 <USBD_StdEPReq+0x60>
 800acf2:	2b03      	cmp	r3, #3
 800acf4:	d015      	beq.n	800ad22 <USBD_StdEPReq+0x8a>
 800acf6:	e02b      	b.n	800ad50 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800acf8:	7bbb      	ldrb	r3, [r7, #14]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d00c      	beq.n	800ad18 <USBD_StdEPReq+0x80>
 800acfe:	7bbb      	ldrb	r3, [r7, #14]
 800ad00:	2b80      	cmp	r3, #128	; 0x80
 800ad02:	d009      	beq.n	800ad18 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800ad04:	7bbb      	ldrb	r3, [r7, #14]
 800ad06:	4619      	mov	r1, r3
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f001 f903 	bl	800bf14 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ad0e:	2180      	movs	r1, #128	; 0x80
 800ad10:	6878      	ldr	r0, [r7, #4]
 800ad12:	f001 f8ff 	bl	800bf14 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800ad16:	e020      	b.n	800ad5a <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 800ad18:	6839      	ldr	r1, [r7, #0]
 800ad1a:	6878      	ldr	r0, [r7, #4]
 800ad1c:	f000 fc38 	bl	800b590 <USBD_CtlError>
        break;
 800ad20:	e01b      	b.n	800ad5a <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	885b      	ldrh	r3, [r3, #2]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d10e      	bne.n	800ad48 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ad2a:	7bbb      	ldrb	r3, [r7, #14]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d00b      	beq.n	800ad48 <USBD_StdEPReq+0xb0>
 800ad30:	7bbb      	ldrb	r3, [r7, #14]
 800ad32:	2b80      	cmp	r3, #128	; 0x80
 800ad34:	d008      	beq.n	800ad48 <USBD_StdEPReq+0xb0>
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	88db      	ldrh	r3, [r3, #6]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d104      	bne.n	800ad48 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 800ad3e:	7bbb      	ldrb	r3, [r7, #14]
 800ad40:	4619      	mov	r1, r3
 800ad42:	6878      	ldr	r0, [r7, #4]
 800ad44:	f001 f8e6 	bl	800bf14 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 800ad48:	6878      	ldr	r0, [r7, #4]
 800ad4a:	f000 fcec 	bl	800b726 <USBD_CtlSendStatus>

        break;
 800ad4e:	e004      	b.n	800ad5a <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 800ad50:	6839      	ldr	r1, [r7, #0]
 800ad52:	6878      	ldr	r0, [r7, #4]
 800ad54:	f000 fc1c 	bl	800b590 <USBD_CtlError>
        break;
 800ad58:	bf00      	nop
      }
      break;
 800ad5a:	e0e7      	b.n	800af2c <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad62:	2b02      	cmp	r3, #2
 800ad64:	d002      	beq.n	800ad6c <USBD_StdEPReq+0xd4>
 800ad66:	2b03      	cmp	r3, #3
 800ad68:	d015      	beq.n	800ad96 <USBD_StdEPReq+0xfe>
 800ad6a:	e02d      	b.n	800adc8 <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ad6c:	7bbb      	ldrb	r3, [r7, #14]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d00c      	beq.n	800ad8c <USBD_StdEPReq+0xf4>
 800ad72:	7bbb      	ldrb	r3, [r7, #14]
 800ad74:	2b80      	cmp	r3, #128	; 0x80
 800ad76:	d009      	beq.n	800ad8c <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 800ad78:	7bbb      	ldrb	r3, [r7, #14]
 800ad7a:	4619      	mov	r1, r3
 800ad7c:	6878      	ldr	r0, [r7, #4]
 800ad7e:	f001 f8c9 	bl	800bf14 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ad82:	2180      	movs	r1, #128	; 0x80
 800ad84:	6878      	ldr	r0, [r7, #4]
 800ad86:	f001 f8c5 	bl	800bf14 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800ad8a:	e023      	b.n	800add4 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 800ad8c:	6839      	ldr	r1, [r7, #0]
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f000 fbfe 	bl	800b590 <USBD_CtlError>
        break;
 800ad94:	e01e      	b.n	800add4 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	885b      	ldrh	r3, [r3, #2]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d119      	bne.n	800add2 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800ad9e:	7bbb      	ldrb	r3, [r7, #14]
 800ada0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	d004      	beq.n	800adb2 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ada8:	7bbb      	ldrb	r3, [r7, #14]
 800adaa:	4619      	mov	r1, r3
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f001 f8d0 	bl	800bf52 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f000 fcb7 	bl	800b726 <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800adbe:	689b      	ldr	r3, [r3, #8]
 800adc0:	6839      	ldr	r1, [r7, #0]
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	4798      	blx	r3
        }
        break;
 800adc6:	e004      	b.n	800add2 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 800adc8:	6839      	ldr	r1, [r7, #0]
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f000 fbe0 	bl	800b590 <USBD_CtlError>
        break;
 800add0:	e000      	b.n	800add4 <USBD_StdEPReq+0x13c>
        break;
 800add2:	bf00      	nop
      }
      break;
 800add4:	e0aa      	b.n	800af2c <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800addc:	2b02      	cmp	r3, #2
 800adde:	d002      	beq.n	800ade6 <USBD_StdEPReq+0x14e>
 800ade0:	2b03      	cmp	r3, #3
 800ade2:	d032      	beq.n	800ae4a <USBD_StdEPReq+0x1b2>
 800ade4:	e097      	b.n	800af16 <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ade6:	7bbb      	ldrb	r3, [r7, #14]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d007      	beq.n	800adfc <USBD_StdEPReq+0x164>
 800adec:	7bbb      	ldrb	r3, [r7, #14]
 800adee:	2b80      	cmp	r3, #128	; 0x80
 800adf0:	d004      	beq.n	800adfc <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 800adf2:	6839      	ldr	r1, [r7, #0]
 800adf4:	6878      	ldr	r0, [r7, #4]
 800adf6:	f000 fbcb 	bl	800b590 <USBD_CtlError>
          break;
 800adfa:	e091      	b.n	800af20 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800adfc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	da0b      	bge.n	800ae1c <USBD_StdEPReq+0x184>
 800ae04:	7bbb      	ldrb	r3, [r7, #14]
 800ae06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ae0a:	4613      	mov	r3, r2
 800ae0c:	009b      	lsls	r3, r3, #2
 800ae0e:	4413      	add	r3, r2
 800ae10:	009b      	lsls	r3, r3, #2
 800ae12:	3310      	adds	r3, #16
 800ae14:	687a      	ldr	r2, [r7, #4]
 800ae16:	4413      	add	r3, r2
 800ae18:	3304      	adds	r3, #4
 800ae1a:	e00b      	b.n	800ae34 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800ae1c:	7bbb      	ldrb	r3, [r7, #14]
 800ae1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae22:	4613      	mov	r3, r2
 800ae24:	009b      	lsls	r3, r3, #2
 800ae26:	4413      	add	r3, r2
 800ae28:	009b      	lsls	r3, r3, #2
 800ae2a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ae2e:	687a      	ldr	r2, [r7, #4]
 800ae30:	4413      	add	r3, r2
 800ae32:	3304      	adds	r3, #4
 800ae34:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800ae36:	68bb      	ldr	r3, [r7, #8]
 800ae38:	2200      	movs	r2, #0
 800ae3a:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ae3c:	68bb      	ldr	r3, [r7, #8]
 800ae3e:	2202      	movs	r2, #2
 800ae40:	4619      	mov	r1, r3
 800ae42:	6878      	ldr	r0, [r7, #4]
 800ae44:	f000 fc15 	bl	800b672 <USBD_CtlSendData>
        break;
 800ae48:	e06a      	b.n	800af20 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800ae4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	da11      	bge.n	800ae76 <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ae52:	7bbb      	ldrb	r3, [r7, #14]
 800ae54:	f003 020f 	and.w	r2, r3, #15
 800ae58:	6879      	ldr	r1, [r7, #4]
 800ae5a:	4613      	mov	r3, r2
 800ae5c:	009b      	lsls	r3, r3, #2
 800ae5e:	4413      	add	r3, r2
 800ae60:	009b      	lsls	r3, r3, #2
 800ae62:	440b      	add	r3, r1
 800ae64:	3324      	adds	r3, #36	; 0x24
 800ae66:	881b      	ldrh	r3, [r3, #0]
 800ae68:	2b00      	cmp	r3, #0
 800ae6a:	d117      	bne.n	800ae9c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800ae6c:	6839      	ldr	r1, [r7, #0]
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f000 fb8e 	bl	800b590 <USBD_CtlError>
            break;
 800ae74:	e054      	b.n	800af20 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ae76:	7bbb      	ldrb	r3, [r7, #14]
 800ae78:	f003 020f 	and.w	r2, r3, #15
 800ae7c:	6879      	ldr	r1, [r7, #4]
 800ae7e:	4613      	mov	r3, r2
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	4413      	add	r3, r2
 800ae84:	009b      	lsls	r3, r3, #2
 800ae86:	440b      	add	r3, r1
 800ae88:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800ae8c:	881b      	ldrh	r3, [r3, #0]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d104      	bne.n	800ae9c <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 800ae92:	6839      	ldr	r1, [r7, #0]
 800ae94:	6878      	ldr	r0, [r7, #4]
 800ae96:	f000 fb7b 	bl	800b590 <USBD_CtlError>
            break;
 800ae9a:	e041      	b.n	800af20 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	da0b      	bge.n	800aebc <USBD_StdEPReq+0x224>
 800aea4:	7bbb      	ldrb	r3, [r7, #14]
 800aea6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aeaa:	4613      	mov	r3, r2
 800aeac:	009b      	lsls	r3, r3, #2
 800aeae:	4413      	add	r3, r2
 800aeb0:	009b      	lsls	r3, r3, #2
 800aeb2:	3310      	adds	r3, #16
 800aeb4:	687a      	ldr	r2, [r7, #4]
 800aeb6:	4413      	add	r3, r2
 800aeb8:	3304      	adds	r3, #4
 800aeba:	e00b      	b.n	800aed4 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 800aebc:	7bbb      	ldrb	r3, [r7, #14]
 800aebe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aec2:	4613      	mov	r3, r2
 800aec4:	009b      	lsls	r3, r3, #2
 800aec6:	4413      	add	r3, r2
 800aec8:	009b      	lsls	r3, r3, #2
 800aeca:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800aece:	687a      	ldr	r2, [r7, #4]
 800aed0:	4413      	add	r3, r2
 800aed2:	3304      	adds	r3, #4
 800aed4:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800aed6:	7bbb      	ldrb	r3, [r7, #14]
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d002      	beq.n	800aee2 <USBD_StdEPReq+0x24a>
 800aedc:	7bbb      	ldrb	r3, [r7, #14]
 800aede:	2b80      	cmp	r3, #128	; 0x80
 800aee0:	d103      	bne.n	800aeea <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 800aee2:	68bb      	ldr	r3, [r7, #8]
 800aee4:	2200      	movs	r2, #0
 800aee6:	601a      	str	r2, [r3, #0]
 800aee8:	e00e      	b.n	800af08 <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800aeea:	7bbb      	ldrb	r3, [r7, #14]
 800aeec:	4619      	mov	r1, r3
 800aeee:	6878      	ldr	r0, [r7, #4]
 800aef0:	f001 f84e 	bl	800bf90 <USBD_LL_IsStallEP>
 800aef4:	4603      	mov	r3, r0
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d003      	beq.n	800af02 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 800aefa:	68bb      	ldr	r3, [r7, #8]
 800aefc:	2201      	movs	r2, #1
 800aefe:	601a      	str	r2, [r3, #0]
 800af00:	e002      	b.n	800af08 <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 800af02:	68bb      	ldr	r3, [r7, #8]
 800af04:	2200      	movs	r2, #0
 800af06:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800af08:	68bb      	ldr	r3, [r7, #8]
 800af0a:	2202      	movs	r2, #2
 800af0c:	4619      	mov	r1, r3
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f000 fbaf 	bl	800b672 <USBD_CtlSendData>
          break;
 800af14:	e004      	b.n	800af20 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 800af16:	6839      	ldr	r1, [r7, #0]
 800af18:	6878      	ldr	r0, [r7, #4]
 800af1a:	f000 fb39 	bl	800b590 <USBD_CtlError>
        break;
 800af1e:	bf00      	nop
      }
      break;
 800af20:	e004      	b.n	800af2c <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 800af22:	6839      	ldr	r1, [r7, #0]
 800af24:	6878      	ldr	r0, [r7, #4]
 800af26:	f000 fb33 	bl	800b590 <USBD_CtlError>
      break;
 800af2a:	bf00      	nop
    }
    break;
 800af2c:	e004      	b.n	800af38 <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 800af2e:	6839      	ldr	r1, [r7, #0]
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f000 fb2d 	bl	800b590 <USBD_CtlError>
    break;
 800af36:	bf00      	nop
  }

  return ret;
 800af38:	7bfb      	ldrb	r3, [r7, #15]
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	3710      	adds	r7, #16
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}
	...

0800af44 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af44:	b580      	push	{r7, lr}
 800af46:	b084      	sub	sp, #16
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800af4e:	2300      	movs	r3, #0
 800af50:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800af52:	2300      	movs	r3, #0
 800af54:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800af56:	2300      	movs	r3, #0
 800af58:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800af5a:	683b      	ldr	r3, [r7, #0]
 800af5c:	885b      	ldrh	r3, [r3, #2]
 800af5e:	0a1b      	lsrs	r3, r3, #8
 800af60:	b29b      	uxth	r3, r3
 800af62:	3b01      	subs	r3, #1
 800af64:	2b06      	cmp	r3, #6
 800af66:	f200 8128 	bhi.w	800b1ba <USBD_GetDescriptor+0x276>
 800af6a:	a201      	add	r2, pc, #4	; (adr r2, 800af70 <USBD_GetDescriptor+0x2c>)
 800af6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af70:	0800af8d 	.word	0x0800af8d
 800af74:	0800afa5 	.word	0x0800afa5
 800af78:	0800afe5 	.word	0x0800afe5
 800af7c:	0800b1bb 	.word	0x0800b1bb
 800af80:	0800b1bb 	.word	0x0800b1bb
 800af84:	0800b15b 	.word	0x0800b15b
 800af88:	0800b187 	.word	0x0800b187
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	687a      	ldr	r2, [r7, #4]
 800af96:	7c12      	ldrb	r2, [r2, #16]
 800af98:	f107 0108 	add.w	r1, r7, #8
 800af9c:	4610      	mov	r0, r2
 800af9e:	4798      	blx	r3
 800afa0:	60f8      	str	r0, [r7, #12]
    break;
 800afa2:	e112      	b.n	800b1ca <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	7c1b      	ldrb	r3, [r3, #16]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d10d      	bne.n	800afc8 <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800afb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afb4:	f107 0208 	add.w	r2, r7, #8
 800afb8:	4610      	mov	r0, r2
 800afba:	4798      	blx	r3
 800afbc:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	3301      	adds	r3, #1
 800afc2:	2202      	movs	r2, #2
 800afc4:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800afc6:	e100      	b.n	800b1ca <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800afce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800afd0:	f107 0208 	add.w	r2, r7, #8
 800afd4:	4610      	mov	r0, r2
 800afd6:	4798      	blx	r3
 800afd8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	3301      	adds	r3, #1
 800afde:	2202      	movs	r2, #2
 800afe0:	701a      	strb	r2, [r3, #0]
    break;
 800afe2:	e0f2      	b.n	800b1ca <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800afe4:	683b      	ldr	r3, [r7, #0]
 800afe6:	885b      	ldrh	r3, [r3, #2]
 800afe8:	b2db      	uxtb	r3, r3
 800afea:	2b05      	cmp	r3, #5
 800afec:	f200 80ac 	bhi.w	800b148 <USBD_GetDescriptor+0x204>
 800aff0:	a201      	add	r2, pc, #4	; (adr r2, 800aff8 <USBD_GetDescriptor+0xb4>)
 800aff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aff6:	bf00      	nop
 800aff8:	0800b011 	.word	0x0800b011
 800affc:	0800b045 	.word	0x0800b045
 800b000:	0800b079 	.word	0x0800b079
 800b004:	0800b0ad 	.word	0x0800b0ad
 800b008:	0800b0e1 	.word	0x0800b0e1
 800b00c:	0800b115 	.word	0x0800b115
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b016:	685b      	ldr	r3, [r3, #4]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d00b      	beq.n	800b034 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b022:	685b      	ldr	r3, [r3, #4]
 800b024:	687a      	ldr	r2, [r7, #4]
 800b026:	7c12      	ldrb	r2, [r2, #16]
 800b028:	f107 0108 	add.w	r1, r7, #8
 800b02c:	4610      	mov	r0, r2
 800b02e:	4798      	blx	r3
 800b030:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b032:	e091      	b.n	800b158 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b034:	6839      	ldr	r1, [r7, #0]
 800b036:	6878      	ldr	r0, [r7, #4]
 800b038:	f000 faaa 	bl	800b590 <USBD_CtlError>
        err++;
 800b03c:	7afb      	ldrb	r3, [r7, #11]
 800b03e:	3301      	adds	r3, #1
 800b040:	72fb      	strb	r3, [r7, #11]
      break;
 800b042:	e089      	b.n	800b158 <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b04a:	689b      	ldr	r3, [r3, #8]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d00b      	beq.n	800b068 <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b056:	689b      	ldr	r3, [r3, #8]
 800b058:	687a      	ldr	r2, [r7, #4]
 800b05a:	7c12      	ldrb	r2, [r2, #16]
 800b05c:	f107 0108 	add.w	r1, r7, #8
 800b060:	4610      	mov	r0, r2
 800b062:	4798      	blx	r3
 800b064:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b066:	e077      	b.n	800b158 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b068:	6839      	ldr	r1, [r7, #0]
 800b06a:	6878      	ldr	r0, [r7, #4]
 800b06c:	f000 fa90 	bl	800b590 <USBD_CtlError>
        err++;
 800b070:	7afb      	ldrb	r3, [r7, #11]
 800b072:	3301      	adds	r3, #1
 800b074:	72fb      	strb	r3, [r7, #11]
      break;
 800b076:	e06f      	b.n	800b158 <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b07e:	68db      	ldr	r3, [r3, #12]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d00b      	beq.n	800b09c <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b08a:	68db      	ldr	r3, [r3, #12]
 800b08c:	687a      	ldr	r2, [r7, #4]
 800b08e:	7c12      	ldrb	r2, [r2, #16]
 800b090:	f107 0108 	add.w	r1, r7, #8
 800b094:	4610      	mov	r0, r2
 800b096:	4798      	blx	r3
 800b098:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b09a:	e05d      	b.n	800b158 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b09c:	6839      	ldr	r1, [r7, #0]
 800b09e:	6878      	ldr	r0, [r7, #4]
 800b0a0:	f000 fa76 	bl	800b590 <USBD_CtlError>
        err++;
 800b0a4:	7afb      	ldrb	r3, [r7, #11]
 800b0a6:	3301      	adds	r3, #1
 800b0a8:	72fb      	strb	r3, [r7, #11]
      break;
 800b0aa:	e055      	b.n	800b158 <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b0b2:	691b      	ldr	r3, [r3, #16]
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d00b      	beq.n	800b0d0 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b0be:	691b      	ldr	r3, [r3, #16]
 800b0c0:	687a      	ldr	r2, [r7, #4]
 800b0c2:	7c12      	ldrb	r2, [r2, #16]
 800b0c4:	f107 0108 	add.w	r1, r7, #8
 800b0c8:	4610      	mov	r0, r2
 800b0ca:	4798      	blx	r3
 800b0cc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b0ce:	e043      	b.n	800b158 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b0d0:	6839      	ldr	r1, [r7, #0]
 800b0d2:	6878      	ldr	r0, [r7, #4]
 800b0d4:	f000 fa5c 	bl	800b590 <USBD_CtlError>
        err++;
 800b0d8:	7afb      	ldrb	r3, [r7, #11]
 800b0da:	3301      	adds	r3, #1
 800b0dc:	72fb      	strb	r3, [r7, #11]
      break;
 800b0de:	e03b      	b.n	800b158 <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b0e6:	695b      	ldr	r3, [r3, #20]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d00b      	beq.n	800b104 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b0f2:	695b      	ldr	r3, [r3, #20]
 800b0f4:	687a      	ldr	r2, [r7, #4]
 800b0f6:	7c12      	ldrb	r2, [r2, #16]
 800b0f8:	f107 0108 	add.w	r1, r7, #8
 800b0fc:	4610      	mov	r0, r2
 800b0fe:	4798      	blx	r3
 800b100:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b102:	e029      	b.n	800b158 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b104:	6839      	ldr	r1, [r7, #0]
 800b106:	6878      	ldr	r0, [r7, #4]
 800b108:	f000 fa42 	bl	800b590 <USBD_CtlError>
        err++;
 800b10c:	7afb      	ldrb	r3, [r7, #11]
 800b10e:	3301      	adds	r3, #1
 800b110:	72fb      	strb	r3, [r7, #11]
      break;
 800b112:	e021      	b.n	800b158 <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b11a:	699b      	ldr	r3, [r3, #24]
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	d00b      	beq.n	800b138 <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b126:	699b      	ldr	r3, [r3, #24]
 800b128:	687a      	ldr	r2, [r7, #4]
 800b12a:	7c12      	ldrb	r2, [r2, #16]
 800b12c:	f107 0108 	add.w	r1, r7, #8
 800b130:	4610      	mov	r0, r2
 800b132:	4798      	blx	r3
 800b134:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b136:	e00f      	b.n	800b158 <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 800b138:	6839      	ldr	r1, [r7, #0]
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f000 fa28 	bl	800b590 <USBD_CtlError>
        err++;
 800b140:	7afb      	ldrb	r3, [r7, #11]
 800b142:	3301      	adds	r3, #1
 800b144:	72fb      	strb	r3, [r7, #11]
      break;
 800b146:	e007      	b.n	800b158 <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800b148:	6839      	ldr	r1, [r7, #0]
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f000 fa20 	bl	800b590 <USBD_CtlError>
      err++;
 800b150:	7afb      	ldrb	r3, [r7, #11]
 800b152:	3301      	adds	r3, #1
 800b154:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800b156:	bf00      	nop
    }
    break;
 800b158:	e037      	b.n	800b1ca <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	7c1b      	ldrb	r3, [r3, #16]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d109      	bne.n	800b176 <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b16a:	f107 0208 	add.w	r2, r7, #8
 800b16e:	4610      	mov	r0, r2
 800b170:	4798      	blx	r3
 800b172:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800b174:	e029      	b.n	800b1ca <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800b176:	6839      	ldr	r1, [r7, #0]
 800b178:	6878      	ldr	r0, [r7, #4]
 800b17a:	f000 fa09 	bl	800b590 <USBD_CtlError>
      err++;
 800b17e:	7afb      	ldrb	r3, [r7, #11]
 800b180:	3301      	adds	r3, #1
 800b182:	72fb      	strb	r3, [r7, #11]
    break;
 800b184:	e021      	b.n	800b1ca <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	7c1b      	ldrb	r3, [r3, #16]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d10d      	bne.n	800b1aa <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b196:	f107 0208 	add.w	r2, r7, #8
 800b19a:	4610      	mov	r0, r2
 800b19c:	4798      	blx	r3
 800b19e:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	3301      	adds	r3, #1
 800b1a4:	2207      	movs	r2, #7
 800b1a6:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800b1a8:	e00f      	b.n	800b1ca <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 800b1aa:	6839      	ldr	r1, [r7, #0]
 800b1ac:	6878      	ldr	r0, [r7, #4]
 800b1ae:	f000 f9ef 	bl	800b590 <USBD_CtlError>
      err++;
 800b1b2:	7afb      	ldrb	r3, [r7, #11]
 800b1b4:	3301      	adds	r3, #1
 800b1b6:	72fb      	strb	r3, [r7, #11]
    break;
 800b1b8:	e007      	b.n	800b1ca <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 800b1ba:	6839      	ldr	r1, [r7, #0]
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f000 f9e7 	bl	800b590 <USBD_CtlError>
    err++;
 800b1c2:	7afb      	ldrb	r3, [r7, #11]
 800b1c4:	3301      	adds	r3, #1
 800b1c6:	72fb      	strb	r3, [r7, #11]
    break;
 800b1c8:	bf00      	nop
  }

  if (err != 0U)
 800b1ca:	7afb      	ldrb	r3, [r7, #11]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d11e      	bne.n	800b20e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800b1d0:	683b      	ldr	r3, [r7, #0]
 800b1d2:	88db      	ldrh	r3, [r3, #6]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d016      	beq.n	800b206 <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 800b1d8:	893b      	ldrh	r3, [r7, #8]
 800b1da:	2b00      	cmp	r3, #0
 800b1dc:	d00e      	beq.n	800b1fc <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	88da      	ldrh	r2, [r3, #6]
 800b1e2:	893b      	ldrh	r3, [r7, #8]
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	bf28      	it	cs
 800b1e8:	4613      	movcs	r3, r2
 800b1ea:	b29b      	uxth	r3, r3
 800b1ec:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800b1ee:	893b      	ldrh	r3, [r7, #8]
 800b1f0:	461a      	mov	r2, r3
 800b1f2:	68f9      	ldr	r1, [r7, #12]
 800b1f4:	6878      	ldr	r0, [r7, #4]
 800b1f6:	f000 fa3c 	bl	800b672 <USBD_CtlSendData>
 800b1fa:	e009      	b.n	800b210 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800b1fc:	6839      	ldr	r1, [r7, #0]
 800b1fe:	6878      	ldr	r0, [r7, #4]
 800b200:	f000 f9c6 	bl	800b590 <USBD_CtlError>
 800b204:	e004      	b.n	800b210 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f000 fa8d 	bl	800b726 <USBD_CtlSendStatus>
 800b20c:	e000      	b.n	800b210 <USBD_GetDescriptor+0x2cc>
    return;
 800b20e:	bf00      	nop
    }
  }
}
 800b210:	3710      	adds	r7, #16
 800b212:	46bd      	mov	sp, r7
 800b214:	bd80      	pop	{r7, pc}
 800b216:	bf00      	nop

0800b218 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b218:	b580      	push	{r7, lr}
 800b21a:	b084      	sub	sp, #16
 800b21c:	af00      	add	r7, sp, #0
 800b21e:	6078      	str	r0, [r7, #4]
 800b220:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	889b      	ldrh	r3, [r3, #4]
 800b226:	2b00      	cmp	r3, #0
 800b228:	d130      	bne.n	800b28c <USBD_SetAddress+0x74>
 800b22a:	683b      	ldr	r3, [r7, #0]
 800b22c:	88db      	ldrh	r3, [r3, #6]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d12c      	bne.n	800b28c <USBD_SetAddress+0x74>
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	885b      	ldrh	r3, [r3, #2]
 800b236:	2b7f      	cmp	r3, #127	; 0x7f
 800b238:	d828      	bhi.n	800b28c <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	885b      	ldrh	r3, [r3, #2]
 800b23e:	b2db      	uxtb	r3, r3
 800b240:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b244:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b24c:	2b03      	cmp	r3, #3
 800b24e:	d104      	bne.n	800b25a <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800b250:	6839      	ldr	r1, [r7, #0]
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f000 f99c 	bl	800b590 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b258:	e01c      	b.n	800b294 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	7bfa      	ldrb	r2, [r7, #15]
 800b25e:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b262:	7bfb      	ldrb	r3, [r7, #15]
 800b264:	4619      	mov	r1, r3
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f000 febe 	bl	800bfe8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b26c:	6878      	ldr	r0, [r7, #4]
 800b26e:	f000 fa5a 	bl	800b726 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b272:	7bfb      	ldrb	r3, [r7, #15]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d004      	beq.n	800b282 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2202      	movs	r2, #2
 800b27c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b280:	e008      	b.n	800b294 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	2201      	movs	r2, #1
 800b286:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b28a:	e003      	b.n	800b294 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b28c:	6839      	ldr	r1, [r7, #0]
 800b28e:	6878      	ldr	r0, [r7, #4]
 800b290:	f000 f97e 	bl	800b590 <USBD_CtlError>
  }
}
 800b294:	bf00      	nop
 800b296:	3710      	adds	r7, #16
 800b298:	46bd      	mov	sp, r7
 800b29a:	bd80      	pop	{r7, pc}

0800b29c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b29c:	b580      	push	{r7, lr}
 800b29e:	b084      	sub	sp, #16
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	6078      	str	r0, [r7, #4]
 800b2a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	885b      	ldrh	r3, [r3, #2]
 800b2ae:	b2da      	uxtb	r2, r3
 800b2b0:	4b4b      	ldr	r3, [pc, #300]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b2b2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b2b4:	4b4a      	ldr	r3, [pc, #296]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b2b6:	781b      	ldrb	r3, [r3, #0]
 800b2b8:	2b01      	cmp	r3, #1
 800b2ba:	d905      	bls.n	800b2c8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b2bc:	6839      	ldr	r1, [r7, #0]
 800b2be:	6878      	ldr	r0, [r7, #4]
 800b2c0:	f000 f966 	bl	800b590 <USBD_CtlError>
    return USBD_FAIL;
 800b2c4:	2303      	movs	r3, #3
 800b2c6:	e087      	b.n	800b3d8 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b2ce:	2b02      	cmp	r3, #2
 800b2d0:	d002      	beq.n	800b2d8 <USBD_SetConfig+0x3c>
 800b2d2:	2b03      	cmp	r3, #3
 800b2d4:	d025      	beq.n	800b322 <USBD_SetConfig+0x86>
 800b2d6:	e071      	b.n	800b3bc <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800b2d8:	4b41      	ldr	r3, [pc, #260]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b2da:	781b      	ldrb	r3, [r3, #0]
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d01c      	beq.n	800b31a <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800b2e0:	4b3f      	ldr	r3, [pc, #252]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b2e2:	781b      	ldrb	r3, [r3, #0]
 800b2e4:	461a      	mov	r2, r3
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800b2ea:	4b3d      	ldr	r3, [pc, #244]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b2ec:	781b      	ldrb	r3, [r3, #0]
 800b2ee:	4619      	mov	r1, r3
 800b2f0:	6878      	ldr	r0, [r7, #4]
 800b2f2:	f7ff f9a7 	bl	800a644 <USBD_SetClassConfig>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800b2fa:	7bfb      	ldrb	r3, [r7, #15]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d004      	beq.n	800b30a <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800b300:	6839      	ldr	r1, [r7, #0]
 800b302:	6878      	ldr	r0, [r7, #4]
 800b304:	f000 f944 	bl	800b590 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800b308:	e065      	b.n	800b3d6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f000 fa0b 	bl	800b726 <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	2203      	movs	r2, #3
 800b314:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800b318:	e05d      	b.n	800b3d6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800b31a:	6878      	ldr	r0, [r7, #4]
 800b31c:	f000 fa03 	bl	800b726 <USBD_CtlSendStatus>
    break;
 800b320:	e059      	b.n	800b3d6 <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800b322:	4b2f      	ldr	r3, [pc, #188]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d112      	bne.n	800b350 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	2202      	movs	r2, #2
 800b32e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800b332:	4b2b      	ldr	r3, [pc, #172]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b334:	781b      	ldrb	r3, [r3, #0]
 800b336:	461a      	mov	r2, r3
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b33c:	4b28      	ldr	r3, [pc, #160]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b33e:	781b      	ldrb	r3, [r3, #0]
 800b340:	4619      	mov	r1, r3
 800b342:	6878      	ldr	r0, [r7, #4]
 800b344:	f7ff f99a 	bl	800a67c <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f000 f9ec 	bl	800b726 <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800b34e:	e042      	b.n	800b3d6 <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800b350:	4b23      	ldr	r3, [pc, #140]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b352:	781b      	ldrb	r3, [r3, #0]
 800b354:	461a      	mov	r2, r3
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	685b      	ldr	r3, [r3, #4]
 800b35a:	429a      	cmp	r2, r3
 800b35c:	d02a      	beq.n	800b3b4 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	685b      	ldr	r3, [r3, #4]
 800b362:	b2db      	uxtb	r3, r3
 800b364:	4619      	mov	r1, r3
 800b366:	6878      	ldr	r0, [r7, #4]
 800b368:	f7ff f988 	bl	800a67c <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800b36c:	4b1c      	ldr	r3, [pc, #112]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b36e:	781b      	ldrb	r3, [r3, #0]
 800b370:	461a      	mov	r2, r3
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800b376:	4b1a      	ldr	r3, [pc, #104]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b378:	781b      	ldrb	r3, [r3, #0]
 800b37a:	4619      	mov	r1, r3
 800b37c:	6878      	ldr	r0, [r7, #4]
 800b37e:	f7ff f961 	bl	800a644 <USBD_SetClassConfig>
 800b382:	4603      	mov	r3, r0
 800b384:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800b386:	7bfb      	ldrb	r3, [r7, #15]
 800b388:	2b00      	cmp	r3, #0
 800b38a:	d00f      	beq.n	800b3ac <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800b38c:	6839      	ldr	r1, [r7, #0]
 800b38e:	6878      	ldr	r0, [r7, #4]
 800b390:	f000 f8fe 	bl	800b590 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b394:	687b      	ldr	r3, [r7, #4]
 800b396:	685b      	ldr	r3, [r3, #4]
 800b398:	b2db      	uxtb	r3, r3
 800b39a:	4619      	mov	r1, r3
 800b39c:	6878      	ldr	r0, [r7, #4]
 800b39e:	f7ff f96d 	bl	800a67c <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	2202      	movs	r2, #2
 800b3a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800b3aa:	e014      	b.n	800b3d6 <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f000 f9ba 	bl	800b726 <USBD_CtlSendStatus>
    break;
 800b3b2:	e010      	b.n	800b3d6 <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800b3b4:	6878      	ldr	r0, [r7, #4]
 800b3b6:	f000 f9b6 	bl	800b726 <USBD_CtlSendStatus>
    break;
 800b3ba:	e00c      	b.n	800b3d6 <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800b3bc:	6839      	ldr	r1, [r7, #0]
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f000 f8e6 	bl	800b590 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b3c4:	4b06      	ldr	r3, [pc, #24]	; (800b3e0 <USBD_SetConfig+0x144>)
 800b3c6:	781b      	ldrb	r3, [r3, #0]
 800b3c8:	4619      	mov	r1, r3
 800b3ca:	6878      	ldr	r0, [r7, #4]
 800b3cc:	f7ff f956 	bl	800a67c <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800b3d0:	2303      	movs	r3, #3
 800b3d2:	73fb      	strb	r3, [r7, #15]
    break;
 800b3d4:	bf00      	nop
  }

  return ret;
 800b3d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3d8:	4618      	mov	r0, r3
 800b3da:	3710      	adds	r7, #16
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bd80      	pop	{r7, pc}
 800b3e0:	20000224 	.word	0x20000224

0800b3e4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b082      	sub	sp, #8
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
 800b3ec:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b3ee:	683b      	ldr	r3, [r7, #0]
 800b3f0:	88db      	ldrh	r3, [r3, #6]
 800b3f2:	2b01      	cmp	r3, #1
 800b3f4:	d004      	beq.n	800b400 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b3f6:	6839      	ldr	r1, [r7, #0]
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f000 f8c9 	bl	800b590 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800b3fe:	e021      	b.n	800b444 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b406:	2b01      	cmp	r3, #1
 800b408:	db17      	blt.n	800b43a <USBD_GetConfig+0x56>
 800b40a:	2b02      	cmp	r3, #2
 800b40c:	dd02      	ble.n	800b414 <USBD_GetConfig+0x30>
 800b40e:	2b03      	cmp	r3, #3
 800b410:	d00b      	beq.n	800b42a <USBD_GetConfig+0x46>
 800b412:	e012      	b.n	800b43a <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2200      	movs	r2, #0
 800b418:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	3308      	adds	r3, #8
 800b41e:	2201      	movs	r2, #1
 800b420:	4619      	mov	r1, r3
 800b422:	6878      	ldr	r0, [r7, #4]
 800b424:	f000 f925 	bl	800b672 <USBD_CtlSendData>
      break;
 800b428:	e00c      	b.n	800b444 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	3304      	adds	r3, #4
 800b42e:	2201      	movs	r2, #1
 800b430:	4619      	mov	r1, r3
 800b432:	6878      	ldr	r0, [r7, #4]
 800b434:	f000 f91d 	bl	800b672 <USBD_CtlSendData>
      break;
 800b438:	e004      	b.n	800b444 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800b43a:	6839      	ldr	r1, [r7, #0]
 800b43c:	6878      	ldr	r0, [r7, #4]
 800b43e:	f000 f8a7 	bl	800b590 <USBD_CtlError>
      break;
 800b442:	bf00      	nop
}
 800b444:	bf00      	nop
 800b446:	3708      	adds	r7, #8
 800b448:	46bd      	mov	sp, r7
 800b44a:	bd80      	pop	{r7, pc}

0800b44c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b082      	sub	sp, #8
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
 800b454:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b45c:	3b01      	subs	r3, #1
 800b45e:	2b02      	cmp	r3, #2
 800b460:	d81e      	bhi.n	800b4a0 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	88db      	ldrh	r3, [r3, #6]
 800b466:	2b02      	cmp	r3, #2
 800b468:	d004      	beq.n	800b474 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800b46a:	6839      	ldr	r1, [r7, #0]
 800b46c:	6878      	ldr	r0, [r7, #4]
 800b46e:	f000 f88f 	bl	800b590 <USBD_CtlError>
      break;
 800b472:	e01a      	b.n	800b4aa <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2201      	movs	r2, #1
 800b478:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800b47a:	687b      	ldr	r3, [r7, #4]
 800b47c:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b480:	2b00      	cmp	r3, #0
 800b482:	d005      	beq.n	800b490 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	68db      	ldr	r3, [r3, #12]
 800b488:	f043 0202 	orr.w	r2, r3, #2
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	330c      	adds	r3, #12
 800b494:	2202      	movs	r2, #2
 800b496:	4619      	mov	r1, r3
 800b498:	6878      	ldr	r0, [r7, #4]
 800b49a:	f000 f8ea 	bl	800b672 <USBD_CtlSendData>
    break;
 800b49e:	e004      	b.n	800b4aa <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800b4a0:	6839      	ldr	r1, [r7, #0]
 800b4a2:	6878      	ldr	r0, [r7, #4]
 800b4a4:	f000 f874 	bl	800b590 <USBD_CtlError>
    break;
 800b4a8:	bf00      	nop
  }
}
 800b4aa:	bf00      	nop
 800b4ac:	3708      	adds	r7, #8
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	bd80      	pop	{r7, pc}

0800b4b2 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4b2:	b580      	push	{r7, lr}
 800b4b4:	b082      	sub	sp, #8
 800b4b6:	af00      	add	r7, sp, #0
 800b4b8:	6078      	str	r0, [r7, #4]
 800b4ba:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	885b      	ldrh	r3, [r3, #2]
 800b4c0:	2b01      	cmp	r3, #1
 800b4c2:	d106      	bne.n	800b4d2 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2201      	movs	r2, #1
 800b4c8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b4cc:	6878      	ldr	r0, [r7, #4]
 800b4ce:	f000 f92a 	bl	800b726 <USBD_CtlSendStatus>
  }
}
 800b4d2:	bf00      	nop
 800b4d4:	3708      	adds	r7, #8
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	bd80      	pop	{r7, pc}

0800b4da <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4da:	b580      	push	{r7, lr}
 800b4dc:	b082      	sub	sp, #8
 800b4de:	af00      	add	r7, sp, #0
 800b4e0:	6078      	str	r0, [r7, #4]
 800b4e2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b4ea:	3b01      	subs	r3, #1
 800b4ec:	2b02      	cmp	r3, #2
 800b4ee:	d80b      	bhi.n	800b508 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	885b      	ldrh	r3, [r3, #2]
 800b4f4:	2b01      	cmp	r3, #1
 800b4f6:	d10c      	bne.n	800b512 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b500:	6878      	ldr	r0, [r7, #4]
 800b502:	f000 f910 	bl	800b726 <USBD_CtlSendStatus>
      }
      break;
 800b506:	e004      	b.n	800b512 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800b508:	6839      	ldr	r1, [r7, #0]
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f000 f840 	bl	800b590 <USBD_CtlError>
      break;
 800b510:	e000      	b.n	800b514 <USBD_ClrFeature+0x3a>
      break;
 800b512:	bf00      	nop
  }
}
 800b514:	bf00      	nop
 800b516:	3708      	adds	r7, #8
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}

0800b51c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b51c:	b580      	push	{r7, lr}
 800b51e:	b084      	sub	sp, #16
 800b520:	af00      	add	r7, sp, #0
 800b522:	6078      	str	r0, [r7, #4]
 800b524:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	781a      	ldrb	r2, [r3, #0]
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	3301      	adds	r3, #1
 800b536:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	781a      	ldrb	r2, [r3, #0]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	3301      	adds	r3, #1
 800b544:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b546:	68f8      	ldr	r0, [r7, #12]
 800b548:	f7ff fad3 	bl	800aaf2 <SWAPBYTE>
 800b54c:	4603      	mov	r3, r0
 800b54e:	461a      	mov	r2, r3
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b554:	68fb      	ldr	r3, [r7, #12]
 800b556:	3301      	adds	r3, #1
 800b558:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	3301      	adds	r3, #1
 800b55e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b560:	68f8      	ldr	r0, [r7, #12]
 800b562:	f7ff fac6 	bl	800aaf2 <SWAPBYTE>
 800b566:	4603      	mov	r3, r0
 800b568:	461a      	mov	r2, r3
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	3301      	adds	r3, #1
 800b572:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b574:	68fb      	ldr	r3, [r7, #12]
 800b576:	3301      	adds	r3, #1
 800b578:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b57a:	68f8      	ldr	r0, [r7, #12]
 800b57c:	f7ff fab9 	bl	800aaf2 <SWAPBYTE>
 800b580:	4603      	mov	r3, r0
 800b582:	461a      	mov	r2, r3
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	80da      	strh	r2, [r3, #6]
}
 800b588:	bf00      	nop
 800b58a:	3710      	adds	r7, #16
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b082      	sub	sp, #8
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b59a:	2180      	movs	r1, #128	; 0x80
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f000 fcb9 	bl	800bf14 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b5a2:	2100      	movs	r1, #0
 800b5a4:	6878      	ldr	r0, [r7, #4]
 800b5a6:	f000 fcb5 	bl	800bf14 <USBD_LL_StallEP>
}
 800b5aa:	bf00      	nop
 800b5ac:	3708      	adds	r7, #8
 800b5ae:	46bd      	mov	sp, r7
 800b5b0:	bd80      	pop	{r7, pc}

0800b5b2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b5b2:	b580      	push	{r7, lr}
 800b5b4:	b086      	sub	sp, #24
 800b5b6:	af00      	add	r7, sp, #0
 800b5b8:	60f8      	str	r0, [r7, #12]
 800b5ba:	60b9      	str	r1, [r7, #8]
 800b5bc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b5be:	2300      	movs	r3, #0
 800b5c0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d036      	beq.n	800b636 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b5cc:	6938      	ldr	r0, [r7, #16]
 800b5ce:	f000 f836 	bl	800b63e <USBD_GetLen>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	3301      	adds	r3, #1
 800b5d6:	b29b      	uxth	r3, r3
 800b5d8:	005b      	lsls	r3, r3, #1
 800b5da:	b29a      	uxth	r2, r3
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b5e0:	7dfb      	ldrb	r3, [r7, #23]
 800b5e2:	68ba      	ldr	r2, [r7, #8]
 800b5e4:	4413      	add	r3, r2
 800b5e6:	687a      	ldr	r2, [r7, #4]
 800b5e8:	7812      	ldrb	r2, [r2, #0]
 800b5ea:	701a      	strb	r2, [r3, #0]
  idx++;
 800b5ec:	7dfb      	ldrb	r3, [r7, #23]
 800b5ee:	3301      	adds	r3, #1
 800b5f0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b5f2:	7dfb      	ldrb	r3, [r7, #23]
 800b5f4:	68ba      	ldr	r2, [r7, #8]
 800b5f6:	4413      	add	r3, r2
 800b5f8:	2203      	movs	r2, #3
 800b5fa:	701a      	strb	r2, [r3, #0]
  idx++;
 800b5fc:	7dfb      	ldrb	r3, [r7, #23]
 800b5fe:	3301      	adds	r3, #1
 800b600:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b602:	e013      	b.n	800b62c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b604:	7dfb      	ldrb	r3, [r7, #23]
 800b606:	68ba      	ldr	r2, [r7, #8]
 800b608:	4413      	add	r3, r2
 800b60a:	693a      	ldr	r2, [r7, #16]
 800b60c:	7812      	ldrb	r2, [r2, #0]
 800b60e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b610:	693b      	ldr	r3, [r7, #16]
 800b612:	3301      	adds	r3, #1
 800b614:	613b      	str	r3, [r7, #16]
    idx++;
 800b616:	7dfb      	ldrb	r3, [r7, #23]
 800b618:	3301      	adds	r3, #1
 800b61a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b61c:	7dfb      	ldrb	r3, [r7, #23]
 800b61e:	68ba      	ldr	r2, [r7, #8]
 800b620:	4413      	add	r3, r2
 800b622:	2200      	movs	r2, #0
 800b624:	701a      	strb	r2, [r3, #0]
    idx++;
 800b626:	7dfb      	ldrb	r3, [r7, #23]
 800b628:	3301      	adds	r3, #1
 800b62a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	781b      	ldrb	r3, [r3, #0]
 800b630:	2b00      	cmp	r3, #0
 800b632:	d1e7      	bne.n	800b604 <USBD_GetString+0x52>
 800b634:	e000      	b.n	800b638 <USBD_GetString+0x86>
    return;
 800b636:	bf00      	nop
  }
}
 800b638:	3718      	adds	r7, #24
 800b63a:	46bd      	mov	sp, r7
 800b63c:	bd80      	pop	{r7, pc}

0800b63e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b63e:	b480      	push	{r7}
 800b640:	b085      	sub	sp, #20
 800b642:	af00      	add	r7, sp, #0
 800b644:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b646:	2300      	movs	r3, #0
 800b648:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b64e:	e005      	b.n	800b65c <USBD_GetLen+0x1e>
  {
    len++;
 800b650:	7bfb      	ldrb	r3, [r7, #15]
 800b652:	3301      	adds	r3, #1
 800b654:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	3301      	adds	r3, #1
 800b65a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b65c:	68bb      	ldr	r3, [r7, #8]
 800b65e:	781b      	ldrb	r3, [r3, #0]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d1f5      	bne.n	800b650 <USBD_GetLen+0x12>
  }

  return len;
 800b664:	7bfb      	ldrb	r3, [r7, #15]
}
 800b666:	4618      	mov	r0, r3
 800b668:	3714      	adds	r7, #20
 800b66a:	46bd      	mov	sp, r7
 800b66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b670:	4770      	bx	lr

0800b672 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b672:	b580      	push	{r7, lr}
 800b674:	b084      	sub	sp, #16
 800b676:	af00      	add	r7, sp, #0
 800b678:	60f8      	str	r0, [r7, #12]
 800b67a:	60b9      	str	r1, [r7, #8]
 800b67c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	2202      	movs	r2, #2
 800b682:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	687a      	ldr	r2, [r7, #4]
 800b68a:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	687a      	ldr	r2, [r7, #4]
 800b690:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	68ba      	ldr	r2, [r7, #8]
 800b696:	2100      	movs	r1, #0
 800b698:	68f8      	ldr	r0, [r7, #12]
 800b69a:	f000 fcc4 	bl	800c026 <USBD_LL_Transmit>

  return USBD_OK;
 800b69e:	2300      	movs	r3, #0
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3710      	adds	r7, #16
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b084      	sub	sp, #16
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	60f8      	str	r0, [r7, #12]
 800b6b0:	60b9      	str	r1, [r7, #8]
 800b6b2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	68ba      	ldr	r2, [r7, #8]
 800b6b8:	2100      	movs	r1, #0
 800b6ba:	68f8      	ldr	r0, [r7, #12]
 800b6bc:	f000 fcb3 	bl	800c026 <USBD_LL_Transmit>

  return USBD_OK;
 800b6c0:	2300      	movs	r3, #0
}
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	3710      	adds	r7, #16
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	bd80      	pop	{r7, pc}

0800b6ca <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b6ca:	b580      	push	{r7, lr}
 800b6cc:	b084      	sub	sp, #16
 800b6ce:	af00      	add	r7, sp, #0
 800b6d0:	60f8      	str	r0, [r7, #12]
 800b6d2:	60b9      	str	r1, [r7, #8]
 800b6d4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	2203      	movs	r2, #3
 800b6da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	687a      	ldr	r2, [r7, #4]
 800b6e2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	687a      	ldr	r2, [r7, #4]
 800b6ea:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	68ba      	ldr	r2, [r7, #8]
 800b6f2:	2100      	movs	r1, #0
 800b6f4:	68f8      	ldr	r0, [r7, #12]
 800b6f6:	f000 fcb7 	bl	800c068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b6fa:	2300      	movs	r3, #0
}
 800b6fc:	4618      	mov	r0, r3
 800b6fe:	3710      	adds	r7, #16
 800b700:	46bd      	mov	sp, r7
 800b702:	bd80      	pop	{r7, pc}

0800b704 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b704:	b580      	push	{r7, lr}
 800b706:	b084      	sub	sp, #16
 800b708:	af00      	add	r7, sp, #0
 800b70a:	60f8      	str	r0, [r7, #12]
 800b70c:	60b9      	str	r1, [r7, #8]
 800b70e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	68ba      	ldr	r2, [r7, #8]
 800b714:	2100      	movs	r1, #0
 800b716:	68f8      	ldr	r0, [r7, #12]
 800b718:	f000 fca6 	bl	800c068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b71c:	2300      	movs	r3, #0
}
 800b71e:	4618      	mov	r0, r3
 800b720:	3710      	adds	r7, #16
 800b722:	46bd      	mov	sp, r7
 800b724:	bd80      	pop	{r7, pc}

0800b726 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b726:	b580      	push	{r7, lr}
 800b728:	b082      	sub	sp, #8
 800b72a:	af00      	add	r7, sp, #0
 800b72c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	2204      	movs	r2, #4
 800b732:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b736:	2300      	movs	r3, #0
 800b738:	2200      	movs	r2, #0
 800b73a:	2100      	movs	r1, #0
 800b73c:	6878      	ldr	r0, [r7, #4]
 800b73e:	f000 fc72 	bl	800c026 <USBD_LL_Transmit>

  return USBD_OK;
 800b742:	2300      	movs	r3, #0
}
 800b744:	4618      	mov	r0, r3
 800b746:	3708      	adds	r7, #8
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}

0800b74c <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b082      	sub	sp, #8
 800b750:	af00      	add	r7, sp, #0
 800b752:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	2205      	movs	r2, #5
 800b758:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b75c:	2300      	movs	r3, #0
 800b75e:	2200      	movs	r2, #0
 800b760:	2100      	movs	r1, #0
 800b762:	6878      	ldr	r0, [r7, #4]
 800b764:	f000 fc80 	bl	800c068 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b768:	2300      	movs	r3, #0
}
 800b76a:	4618      	mov	r0, r3
 800b76c:	3708      	adds	r7, #8
 800b76e:	46bd      	mov	sp, r7
 800b770:	bd80      	pop	{r7, pc}
	...

0800b774 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b774:	b580      	push	{r7, lr}
 800b776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b778:	2200      	movs	r2, #0
 800b77a:	4912      	ldr	r1, [pc, #72]	; (800b7c4 <MX_USB_DEVICE_Init+0x50>)
 800b77c:	4812      	ldr	r0, [pc, #72]	; (800b7c8 <MX_USB_DEVICE_Init+0x54>)
 800b77e:	f7fe fef3 	bl	800a568 <USBD_Init>
 800b782:	4603      	mov	r3, r0
 800b784:	2b00      	cmp	r3, #0
 800b786:	d001      	beq.n	800b78c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b788:	f7f6 f852 	bl	8001830 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b78c:	490f      	ldr	r1, [pc, #60]	; (800b7cc <MX_USB_DEVICE_Init+0x58>)
 800b78e:	480e      	ldr	r0, [pc, #56]	; (800b7c8 <MX_USB_DEVICE_Init+0x54>)
 800b790:	f7fe ff20 	bl	800a5d4 <USBD_RegisterClass>
 800b794:	4603      	mov	r3, r0
 800b796:	2b00      	cmp	r3, #0
 800b798:	d001      	beq.n	800b79e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b79a:	f7f6 f849 	bl	8001830 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b79e:	490c      	ldr	r1, [pc, #48]	; (800b7d0 <MX_USB_DEVICE_Init+0x5c>)
 800b7a0:	4809      	ldr	r0, [pc, #36]	; (800b7c8 <MX_USB_DEVICE_Init+0x54>)
 800b7a2:	f7fe fe75 	bl	800a490 <USBD_CDC_RegisterInterface>
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d001      	beq.n	800b7b0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b7ac:	f7f6 f840 	bl	8001830 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b7b0:	4805      	ldr	r0, [pc, #20]	; (800b7c8 <MX_USB_DEVICE_Init+0x54>)
 800b7b2:	f7fe ff30 	bl	800a616 <USBD_Start>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	2b00      	cmp	r3, #0
 800b7ba:	d001      	beq.n	800b7c0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b7bc:	f7f6 f838 	bl	8001830 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b7c0:	bf00      	nop
 800b7c2:	bd80      	pop	{r7, pc}
 800b7c4:	20000138 	.word	0x20000138
 800b7c8:	200005f8 	.word	0x200005f8
 800b7cc:	20000020 	.word	0x20000020
 800b7d0:	20000124 	.word	0x20000124

0800b7d4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b7d8:	2200      	movs	r2, #0
 800b7da:	4905      	ldr	r1, [pc, #20]	; (800b7f0 <CDC_Init_FS+0x1c>)
 800b7dc:	4805      	ldr	r0, [pc, #20]	; (800b7f4 <CDC_Init_FS+0x20>)
 800b7de:	f7fe fe6c 	bl	800a4ba <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b7e2:	4905      	ldr	r1, [pc, #20]	; (800b7f8 <CDC_Init_FS+0x24>)
 800b7e4:	4803      	ldr	r0, [pc, #12]	; (800b7f4 <CDC_Init_FS+0x20>)
 800b7e6:	f7fe fe81 	bl	800a4ec <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b7ea:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b7ec:	4618      	mov	r0, r3
 800b7ee:	bd80      	pop	{r7, pc}
 800b7f0:	200010c8 	.word	0x200010c8
 800b7f4:	200005f8 	.word	0x200005f8
 800b7f8:	200008c8 	.word	0x200008c8

0800b7fc <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b800:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b802:	4618      	mov	r0, r3
 800b804:	46bd      	mov	sp, r7
 800b806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b80a:	4770      	bx	lr

0800b80c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b80c:	b480      	push	{r7}
 800b80e:	b083      	sub	sp, #12
 800b810:	af00      	add	r7, sp, #0
 800b812:	4603      	mov	r3, r0
 800b814:	6039      	str	r1, [r7, #0]
 800b816:	71fb      	strb	r3, [r7, #7]
 800b818:	4613      	mov	r3, r2
 800b81a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b81c:	79fb      	ldrb	r3, [r7, #7]
 800b81e:	2b23      	cmp	r3, #35	; 0x23
 800b820:	d84a      	bhi.n	800b8b8 <CDC_Control_FS+0xac>
 800b822:	a201      	add	r2, pc, #4	; (adr r2, 800b828 <CDC_Control_FS+0x1c>)
 800b824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b828:	0800b8b9 	.word	0x0800b8b9
 800b82c:	0800b8b9 	.word	0x0800b8b9
 800b830:	0800b8b9 	.word	0x0800b8b9
 800b834:	0800b8b9 	.word	0x0800b8b9
 800b838:	0800b8b9 	.word	0x0800b8b9
 800b83c:	0800b8b9 	.word	0x0800b8b9
 800b840:	0800b8b9 	.word	0x0800b8b9
 800b844:	0800b8b9 	.word	0x0800b8b9
 800b848:	0800b8b9 	.word	0x0800b8b9
 800b84c:	0800b8b9 	.word	0x0800b8b9
 800b850:	0800b8b9 	.word	0x0800b8b9
 800b854:	0800b8b9 	.word	0x0800b8b9
 800b858:	0800b8b9 	.word	0x0800b8b9
 800b85c:	0800b8b9 	.word	0x0800b8b9
 800b860:	0800b8b9 	.word	0x0800b8b9
 800b864:	0800b8b9 	.word	0x0800b8b9
 800b868:	0800b8b9 	.word	0x0800b8b9
 800b86c:	0800b8b9 	.word	0x0800b8b9
 800b870:	0800b8b9 	.word	0x0800b8b9
 800b874:	0800b8b9 	.word	0x0800b8b9
 800b878:	0800b8b9 	.word	0x0800b8b9
 800b87c:	0800b8b9 	.word	0x0800b8b9
 800b880:	0800b8b9 	.word	0x0800b8b9
 800b884:	0800b8b9 	.word	0x0800b8b9
 800b888:	0800b8b9 	.word	0x0800b8b9
 800b88c:	0800b8b9 	.word	0x0800b8b9
 800b890:	0800b8b9 	.word	0x0800b8b9
 800b894:	0800b8b9 	.word	0x0800b8b9
 800b898:	0800b8b9 	.word	0x0800b8b9
 800b89c:	0800b8b9 	.word	0x0800b8b9
 800b8a0:	0800b8b9 	.word	0x0800b8b9
 800b8a4:	0800b8b9 	.word	0x0800b8b9
 800b8a8:	0800b8b9 	.word	0x0800b8b9
 800b8ac:	0800b8b9 	.word	0x0800b8b9
 800b8b0:	0800b8b9 	.word	0x0800b8b9
 800b8b4:	0800b8b9 	.word	0x0800b8b9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b8b8:	bf00      	nop
  }

  return (USBD_OK);
 800b8ba:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b8bc:	4618      	mov	r0, r3
 800b8be:	370c      	adds	r7, #12
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c6:	4770      	bx	lr

0800b8c8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b082      	sub	sp, #8
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
 800b8d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b8d2:	6879      	ldr	r1, [r7, #4]
 800b8d4:	4805      	ldr	r0, [pc, #20]	; (800b8ec <CDC_Receive_FS+0x24>)
 800b8d6:	f7fe fe09 	bl	800a4ec <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b8da:	4804      	ldr	r0, [pc, #16]	; (800b8ec <CDC_Receive_FS+0x24>)
 800b8dc:	f7fe fe1a 	bl	800a514 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b8e0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b8e2:	4618      	mov	r0, r3
 800b8e4:	3708      	adds	r7, #8
 800b8e6:	46bd      	mov	sp, r7
 800b8e8:	bd80      	pop	{r7, pc}
 800b8ea:	bf00      	nop
 800b8ec:	200005f8 	.word	0x200005f8

0800b8f0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b8f0:	b480      	push	{r7}
 800b8f2:	b087      	sub	sp, #28
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	60f8      	str	r0, [r7, #12]
 800b8f8:	60b9      	str	r1, [r7, #8]
 800b8fa:	4613      	mov	r3, r2
 800b8fc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b8fe:	2300      	movs	r3, #0
 800b900:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b902:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b906:	4618      	mov	r0, r3
 800b908:	371c      	adds	r7, #28
 800b90a:	46bd      	mov	sp, r7
 800b90c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b910:	4770      	bx	lr
	...

0800b914 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b914:	b480      	push	{r7}
 800b916:	b083      	sub	sp, #12
 800b918:	af00      	add	r7, sp, #0
 800b91a:	4603      	mov	r3, r0
 800b91c:	6039      	str	r1, [r7, #0]
 800b91e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b920:	683b      	ldr	r3, [r7, #0]
 800b922:	2212      	movs	r2, #18
 800b924:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b926:	4b03      	ldr	r3, [pc, #12]	; (800b934 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b928:	4618      	mov	r0, r3
 800b92a:	370c      	adds	r7, #12
 800b92c:	46bd      	mov	sp, r7
 800b92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b932:	4770      	bx	lr
 800b934:	20000154 	.word	0x20000154

0800b938 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b938:	b480      	push	{r7}
 800b93a:	b083      	sub	sp, #12
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	4603      	mov	r3, r0
 800b940:	6039      	str	r1, [r7, #0]
 800b942:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	2204      	movs	r2, #4
 800b948:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b94a:	4b03      	ldr	r3, [pc, #12]	; (800b958 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	370c      	adds	r7, #12
 800b950:	46bd      	mov	sp, r7
 800b952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b956:	4770      	bx	lr
 800b958:	20000168 	.word	0x20000168

0800b95c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b082      	sub	sp, #8
 800b960:	af00      	add	r7, sp, #0
 800b962:	4603      	mov	r3, r0
 800b964:	6039      	str	r1, [r7, #0]
 800b966:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b968:	79fb      	ldrb	r3, [r7, #7]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d105      	bne.n	800b97a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b96e:	683a      	ldr	r2, [r7, #0]
 800b970:	4907      	ldr	r1, [pc, #28]	; (800b990 <USBD_FS_ProductStrDescriptor+0x34>)
 800b972:	4808      	ldr	r0, [pc, #32]	; (800b994 <USBD_FS_ProductStrDescriptor+0x38>)
 800b974:	f7ff fe1d 	bl	800b5b2 <USBD_GetString>
 800b978:	e004      	b.n	800b984 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b97a:	683a      	ldr	r2, [r7, #0]
 800b97c:	4904      	ldr	r1, [pc, #16]	; (800b990 <USBD_FS_ProductStrDescriptor+0x34>)
 800b97e:	4805      	ldr	r0, [pc, #20]	; (800b994 <USBD_FS_ProductStrDescriptor+0x38>)
 800b980:	f7ff fe17 	bl	800b5b2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b984:	4b02      	ldr	r3, [pc, #8]	; (800b990 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b986:	4618      	mov	r0, r3
 800b988:	3708      	adds	r7, #8
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}
 800b98e:	bf00      	nop
 800b990:	200018c8 	.word	0x200018c8
 800b994:	0800c9f0 	.word	0x0800c9f0

0800b998 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b082      	sub	sp, #8
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	4603      	mov	r3, r0
 800b9a0:	6039      	str	r1, [r7, #0]
 800b9a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b9a4:	683a      	ldr	r2, [r7, #0]
 800b9a6:	4904      	ldr	r1, [pc, #16]	; (800b9b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b9a8:	4804      	ldr	r0, [pc, #16]	; (800b9bc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b9aa:	f7ff fe02 	bl	800b5b2 <USBD_GetString>
  return USBD_StrDesc;
 800b9ae:	4b02      	ldr	r3, [pc, #8]	; (800b9b8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b9b0:	4618      	mov	r0, r3
 800b9b2:	3708      	adds	r7, #8
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	bd80      	pop	{r7, pc}
 800b9b8:	200018c8 	.word	0x200018c8
 800b9bc:	0800ca08 	.word	0x0800ca08

0800b9c0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9c0:	b580      	push	{r7, lr}
 800b9c2:	b082      	sub	sp, #8
 800b9c4:	af00      	add	r7, sp, #0
 800b9c6:	4603      	mov	r3, r0
 800b9c8:	6039      	str	r1, [r7, #0]
 800b9ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b9cc:	683b      	ldr	r3, [r7, #0]
 800b9ce:	221a      	movs	r2, #26
 800b9d0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b9d2:	f000 f843 	bl	800ba5c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b9d6:	4b02      	ldr	r3, [pc, #8]	; (800b9e0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b9d8:	4618      	mov	r0, r3
 800b9da:	3708      	adds	r7, #8
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	bd80      	pop	{r7, pc}
 800b9e0:	2000016c 	.word	0x2000016c

0800b9e4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b082      	sub	sp, #8
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	6039      	str	r1, [r7, #0]
 800b9ee:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b9f0:	79fb      	ldrb	r3, [r7, #7]
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d105      	bne.n	800ba02 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b9f6:	683a      	ldr	r2, [r7, #0]
 800b9f8:	4907      	ldr	r1, [pc, #28]	; (800ba18 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b9fa:	4808      	ldr	r0, [pc, #32]	; (800ba1c <USBD_FS_ConfigStrDescriptor+0x38>)
 800b9fc:	f7ff fdd9 	bl	800b5b2 <USBD_GetString>
 800ba00:	e004      	b.n	800ba0c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ba02:	683a      	ldr	r2, [r7, #0]
 800ba04:	4904      	ldr	r1, [pc, #16]	; (800ba18 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ba06:	4805      	ldr	r0, [pc, #20]	; (800ba1c <USBD_FS_ConfigStrDescriptor+0x38>)
 800ba08:	f7ff fdd3 	bl	800b5b2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba0c:	4b02      	ldr	r3, [pc, #8]	; (800ba18 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ba0e:	4618      	mov	r0, r3
 800ba10:	3708      	adds	r7, #8
 800ba12:	46bd      	mov	sp, r7
 800ba14:	bd80      	pop	{r7, pc}
 800ba16:	bf00      	nop
 800ba18:	200018c8 	.word	0x200018c8
 800ba1c:	0800ca1c 	.word	0x0800ca1c

0800ba20 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba20:	b580      	push	{r7, lr}
 800ba22:	b082      	sub	sp, #8
 800ba24:	af00      	add	r7, sp, #0
 800ba26:	4603      	mov	r3, r0
 800ba28:	6039      	str	r1, [r7, #0]
 800ba2a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ba2c:	79fb      	ldrb	r3, [r7, #7]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d105      	bne.n	800ba3e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ba32:	683a      	ldr	r2, [r7, #0]
 800ba34:	4907      	ldr	r1, [pc, #28]	; (800ba54 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ba36:	4808      	ldr	r0, [pc, #32]	; (800ba58 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ba38:	f7ff fdbb 	bl	800b5b2 <USBD_GetString>
 800ba3c:	e004      	b.n	800ba48 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ba3e:	683a      	ldr	r2, [r7, #0]
 800ba40:	4904      	ldr	r1, [pc, #16]	; (800ba54 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ba42:	4805      	ldr	r0, [pc, #20]	; (800ba58 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ba44:	f7ff fdb5 	bl	800b5b2 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ba48:	4b02      	ldr	r3, [pc, #8]	; (800ba54 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	3708      	adds	r7, #8
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd80      	pop	{r7, pc}
 800ba52:	bf00      	nop
 800ba54:	200018c8 	.word	0x200018c8
 800ba58:	0800ca28 	.word	0x0800ca28

0800ba5c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ba5c:	b580      	push	{r7, lr}
 800ba5e:	b084      	sub	sp, #16
 800ba60:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ba62:	4b0f      	ldr	r3, [pc, #60]	; (800baa0 <Get_SerialNum+0x44>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ba68:	4b0e      	ldr	r3, [pc, #56]	; (800baa4 <Get_SerialNum+0x48>)
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ba6e:	4b0e      	ldr	r3, [pc, #56]	; (800baa8 <Get_SerialNum+0x4c>)
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ba74:	68fa      	ldr	r2, [r7, #12]
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	4413      	add	r3, r2
 800ba7a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d009      	beq.n	800ba96 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ba82:	2208      	movs	r2, #8
 800ba84:	4909      	ldr	r1, [pc, #36]	; (800baac <Get_SerialNum+0x50>)
 800ba86:	68f8      	ldr	r0, [r7, #12]
 800ba88:	f000 f814 	bl	800bab4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ba8c:	2204      	movs	r2, #4
 800ba8e:	4908      	ldr	r1, [pc, #32]	; (800bab0 <Get_SerialNum+0x54>)
 800ba90:	68b8      	ldr	r0, [r7, #8]
 800ba92:	f000 f80f 	bl	800bab4 <IntToUnicode>
  }
}
 800ba96:	bf00      	nop
 800ba98:	3710      	adds	r7, #16
 800ba9a:	46bd      	mov	sp, r7
 800ba9c:	bd80      	pop	{r7, pc}
 800ba9e:	bf00      	nop
 800baa0:	1fff7a10 	.word	0x1fff7a10
 800baa4:	1fff7a14 	.word	0x1fff7a14
 800baa8:	1fff7a18 	.word	0x1fff7a18
 800baac:	2000016e 	.word	0x2000016e
 800bab0:	2000017e 	.word	0x2000017e

0800bab4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bab4:	b480      	push	{r7}
 800bab6:	b087      	sub	sp, #28
 800bab8:	af00      	add	r7, sp, #0
 800baba:	60f8      	str	r0, [r7, #12]
 800babc:	60b9      	str	r1, [r7, #8]
 800babe:	4613      	mov	r3, r2
 800bac0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bac2:	2300      	movs	r3, #0
 800bac4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bac6:	2300      	movs	r3, #0
 800bac8:	75fb      	strb	r3, [r7, #23]
 800baca:	e027      	b.n	800bb1c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	0f1b      	lsrs	r3, r3, #28
 800bad0:	2b09      	cmp	r3, #9
 800bad2:	d80b      	bhi.n	800baec <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bad4:	68fb      	ldr	r3, [r7, #12]
 800bad6:	0f1b      	lsrs	r3, r3, #28
 800bad8:	b2da      	uxtb	r2, r3
 800bada:	7dfb      	ldrb	r3, [r7, #23]
 800badc:	005b      	lsls	r3, r3, #1
 800bade:	4619      	mov	r1, r3
 800bae0:	68bb      	ldr	r3, [r7, #8]
 800bae2:	440b      	add	r3, r1
 800bae4:	3230      	adds	r2, #48	; 0x30
 800bae6:	b2d2      	uxtb	r2, r2
 800bae8:	701a      	strb	r2, [r3, #0]
 800baea:	e00a      	b.n	800bb02 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800baec:	68fb      	ldr	r3, [r7, #12]
 800baee:	0f1b      	lsrs	r3, r3, #28
 800baf0:	b2da      	uxtb	r2, r3
 800baf2:	7dfb      	ldrb	r3, [r7, #23]
 800baf4:	005b      	lsls	r3, r3, #1
 800baf6:	4619      	mov	r1, r3
 800baf8:	68bb      	ldr	r3, [r7, #8]
 800bafa:	440b      	add	r3, r1
 800bafc:	3237      	adds	r2, #55	; 0x37
 800bafe:	b2d2      	uxtb	r2, r2
 800bb00:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	011b      	lsls	r3, r3, #4
 800bb06:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bb08:	7dfb      	ldrb	r3, [r7, #23]
 800bb0a:	005b      	lsls	r3, r3, #1
 800bb0c:	3301      	adds	r3, #1
 800bb0e:	68ba      	ldr	r2, [r7, #8]
 800bb10:	4413      	add	r3, r2
 800bb12:	2200      	movs	r2, #0
 800bb14:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bb16:	7dfb      	ldrb	r3, [r7, #23]
 800bb18:	3301      	adds	r3, #1
 800bb1a:	75fb      	strb	r3, [r7, #23]
 800bb1c:	7dfa      	ldrb	r2, [r7, #23]
 800bb1e:	79fb      	ldrb	r3, [r7, #7]
 800bb20:	429a      	cmp	r2, r3
 800bb22:	d3d3      	bcc.n	800bacc <IntToUnicode+0x18>
  }
}
 800bb24:	bf00      	nop
 800bb26:	371c      	adds	r7, #28
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2e:	4770      	bx	lr

0800bb30 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bb30:	b580      	push	{r7, lr}
 800bb32:	b08a      	sub	sp, #40	; 0x28
 800bb34:	af00      	add	r7, sp, #0
 800bb36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bb38:	f107 0314 	add.w	r3, r7, #20
 800bb3c:	2200      	movs	r2, #0
 800bb3e:	601a      	str	r2, [r3, #0]
 800bb40:	605a      	str	r2, [r3, #4]
 800bb42:	609a      	str	r2, [r3, #8]
 800bb44:	60da      	str	r2, [r3, #12]
 800bb46:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bb50:	d13a      	bne.n	800bbc8 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bb52:	2300      	movs	r3, #0
 800bb54:	613b      	str	r3, [r7, #16]
 800bb56:	4b1e      	ldr	r3, [pc, #120]	; (800bbd0 <HAL_PCD_MspInit+0xa0>)
 800bb58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb5a:	4a1d      	ldr	r2, [pc, #116]	; (800bbd0 <HAL_PCD_MspInit+0xa0>)
 800bb5c:	f043 0301 	orr.w	r3, r3, #1
 800bb60:	6313      	str	r3, [r2, #48]	; 0x30
 800bb62:	4b1b      	ldr	r3, [pc, #108]	; (800bbd0 <HAL_PCD_MspInit+0xa0>)
 800bb64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb66:	f003 0301 	and.w	r3, r3, #1
 800bb6a:	613b      	str	r3, [r7, #16]
 800bb6c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bb6e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800bb72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bb74:	2302      	movs	r3, #2
 800bb76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb78:	2300      	movs	r3, #0
 800bb7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bb7c:	2303      	movs	r3, #3
 800bb7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bb80:	230a      	movs	r3, #10
 800bb82:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bb84:	f107 0314 	add.w	r3, r7, #20
 800bb88:	4619      	mov	r1, r3
 800bb8a:	4812      	ldr	r0, [pc, #72]	; (800bbd4 <HAL_PCD_MspInit+0xa4>)
 800bb8c:	f7f6 ffb8 	bl	8002b00 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bb90:	4b0f      	ldr	r3, [pc, #60]	; (800bbd0 <HAL_PCD_MspInit+0xa0>)
 800bb92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb94:	4a0e      	ldr	r2, [pc, #56]	; (800bbd0 <HAL_PCD_MspInit+0xa0>)
 800bb96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb9a:	6353      	str	r3, [r2, #52]	; 0x34
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	60fb      	str	r3, [r7, #12]
 800bba0:	4b0b      	ldr	r3, [pc, #44]	; (800bbd0 <HAL_PCD_MspInit+0xa0>)
 800bba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bba4:	4a0a      	ldr	r2, [pc, #40]	; (800bbd0 <HAL_PCD_MspInit+0xa0>)
 800bba6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bbaa:	6453      	str	r3, [r2, #68]	; 0x44
 800bbac:	4b08      	ldr	r3, [pc, #32]	; (800bbd0 <HAL_PCD_MspInit+0xa0>)
 800bbae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bbb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bbb4:	60fb      	str	r3, [r7, #12]
 800bbb6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bbb8:	2200      	movs	r2, #0
 800bbba:	2100      	movs	r1, #0
 800bbbc:	2043      	movs	r0, #67	; 0x43
 800bbbe:	f7f6 fbbe 	bl	800233e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bbc2:	2043      	movs	r0, #67	; 0x43
 800bbc4:	f7f6 fbd7 	bl	8002376 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bbc8:	bf00      	nop
 800bbca:	3728      	adds	r7, #40	; 0x28
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}
 800bbd0:	40023800 	.word	0x40023800
 800bbd4:	40020000 	.word	0x40020000

0800bbd8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b082      	sub	sp, #8
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800bbec:	4619      	mov	r1, r3
 800bbee:	4610      	mov	r0, r2
 800bbf0:	f7fe fd5c 	bl	800a6ac <USBD_LL_SetupStage>
}
 800bbf4:	bf00      	nop
 800bbf6:	3708      	adds	r7, #8
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}

0800bbfc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b082      	sub	sp, #8
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
 800bc04:	460b      	mov	r3, r1
 800bc06:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800bc0e:	78fa      	ldrb	r2, [r7, #3]
 800bc10:	6879      	ldr	r1, [r7, #4]
 800bc12:	4613      	mov	r3, r2
 800bc14:	00db      	lsls	r3, r3, #3
 800bc16:	1a9b      	subs	r3, r3, r2
 800bc18:	009b      	lsls	r3, r3, #2
 800bc1a:	440b      	add	r3, r1
 800bc1c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800bc20:	681a      	ldr	r2, [r3, #0]
 800bc22:	78fb      	ldrb	r3, [r7, #3]
 800bc24:	4619      	mov	r1, r3
 800bc26:	f7fe fd94 	bl	800a752 <USBD_LL_DataOutStage>
}
 800bc2a:	bf00      	nop
 800bc2c:	3708      	adds	r7, #8
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	bd80      	pop	{r7, pc}

0800bc32 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc32:	b580      	push	{r7, lr}
 800bc34:	b082      	sub	sp, #8
 800bc36:	af00      	add	r7, sp, #0
 800bc38:	6078      	str	r0, [r7, #4]
 800bc3a:	460b      	mov	r3, r1
 800bc3c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800bc44:	78fa      	ldrb	r2, [r7, #3]
 800bc46:	6879      	ldr	r1, [r7, #4]
 800bc48:	4613      	mov	r3, r2
 800bc4a:	00db      	lsls	r3, r3, #3
 800bc4c:	1a9b      	subs	r3, r3, r2
 800bc4e:	009b      	lsls	r3, r3, #2
 800bc50:	440b      	add	r3, r1
 800bc52:	3348      	adds	r3, #72	; 0x48
 800bc54:	681a      	ldr	r2, [r3, #0]
 800bc56:	78fb      	ldrb	r3, [r7, #3]
 800bc58:	4619      	mov	r1, r3
 800bc5a:	f7fe fddd 	bl	800a818 <USBD_LL_DataInStage>
}
 800bc5e:	bf00      	nop
 800bc60:	3708      	adds	r7, #8
 800bc62:	46bd      	mov	sp, r7
 800bc64:	bd80      	pop	{r7, pc}

0800bc66 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc66:	b580      	push	{r7, lr}
 800bc68:	b082      	sub	sp, #8
 800bc6a:	af00      	add	r7, sp, #0
 800bc6c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bc74:	4618      	mov	r0, r3
 800bc76:	f7fe fee1 	bl	800aa3c <USBD_LL_SOF>
}
 800bc7a:	bf00      	nop
 800bc7c:	3708      	adds	r7, #8
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	bd80      	pop	{r7, pc}

0800bc82 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc82:	b580      	push	{r7, lr}
 800bc84:	b084      	sub	sp, #16
 800bc86:	af00      	add	r7, sp, #0
 800bc88:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	68db      	ldr	r3, [r3, #12]
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d102      	bne.n	800bc9c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bc96:	2300      	movs	r3, #0
 800bc98:	73fb      	strb	r3, [r7, #15]
 800bc9a:	e008      	b.n	800bcae <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	68db      	ldr	r3, [r3, #12]
 800bca0:	2b02      	cmp	r3, #2
 800bca2:	d102      	bne.n	800bcaa <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bca4:	2301      	movs	r3, #1
 800bca6:	73fb      	strb	r3, [r7, #15]
 800bca8:	e001      	b.n	800bcae <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bcaa:	f7f5 fdc1 	bl	8001830 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bcb4:	7bfa      	ldrb	r2, [r7, #15]
 800bcb6:	4611      	mov	r1, r2
 800bcb8:	4618      	mov	r0, r3
 800bcba:	f7fe fe84 	bl	800a9c6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bcc4:	4618      	mov	r0, r3
 800bcc6:	f7fe fe3d 	bl	800a944 <USBD_LL_Reset>
}
 800bcca:	bf00      	nop
 800bccc:	3710      	adds	r7, #16
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	bd80      	pop	{r7, pc}
	...

0800bcd4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b082      	sub	sp, #8
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bce2:	4618      	mov	r0, r3
 800bce4:	f7fe fe7f 	bl	800a9e6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	687a      	ldr	r2, [r7, #4]
 800bcf4:	6812      	ldr	r2, [r2, #0]
 800bcf6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800bcfa:	f043 0301 	orr.w	r3, r3, #1
 800bcfe:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	6a1b      	ldr	r3, [r3, #32]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d005      	beq.n	800bd14 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bd08:	4b04      	ldr	r3, [pc, #16]	; (800bd1c <HAL_PCD_SuspendCallback+0x48>)
 800bd0a:	691b      	ldr	r3, [r3, #16]
 800bd0c:	4a03      	ldr	r2, [pc, #12]	; (800bd1c <HAL_PCD_SuspendCallback+0x48>)
 800bd0e:	f043 0306 	orr.w	r3, r3, #6
 800bd12:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bd14:	bf00      	nop
 800bd16:	3708      	adds	r7, #8
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	bd80      	pop	{r7, pc}
 800bd1c:	e000ed00 	.word	0xe000ed00

0800bd20 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b082      	sub	sp, #8
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bd2e:	4618      	mov	r0, r3
 800bd30:	f7fe fe6e 	bl	800aa10 <USBD_LL_Resume>
}
 800bd34:	bf00      	nop
 800bd36:	3708      	adds	r7, #8
 800bd38:	46bd      	mov	sp, r7
 800bd3a:	bd80      	pop	{r7, pc}

0800bd3c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd3c:	b580      	push	{r7, lr}
 800bd3e:	b082      	sub	sp, #8
 800bd40:	af00      	add	r7, sp, #0
 800bd42:	6078      	str	r0, [r7, #4]
 800bd44:	460b      	mov	r3, r1
 800bd46:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bd4e:	78fa      	ldrb	r2, [r7, #3]
 800bd50:	4611      	mov	r1, r2
 800bd52:	4618      	mov	r0, r3
 800bd54:	f7fe fe99 	bl	800aa8a <USBD_LL_IsoOUTIncomplete>
}
 800bd58:	bf00      	nop
 800bd5a:	3708      	adds	r7, #8
 800bd5c:	46bd      	mov	sp, r7
 800bd5e:	bd80      	pop	{r7, pc}

0800bd60 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b082      	sub	sp, #8
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
 800bd68:	460b      	mov	r3, r1
 800bd6a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bd72:	78fa      	ldrb	r2, [r7, #3]
 800bd74:	4611      	mov	r1, r2
 800bd76:	4618      	mov	r0, r3
 800bd78:	f7fe fe7a 	bl	800aa70 <USBD_LL_IsoINIncomplete>
}
 800bd7c:	bf00      	nop
 800bd7e:	3708      	adds	r7, #8
 800bd80:	46bd      	mov	sp, r7
 800bd82:	bd80      	pop	{r7, pc}

0800bd84 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b082      	sub	sp, #8
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bd92:	4618      	mov	r0, r3
 800bd94:	f7fe fe86 	bl	800aaa4 <USBD_LL_DevConnected>
}
 800bd98:	bf00      	nop
 800bd9a:	3708      	adds	r7, #8
 800bd9c:	46bd      	mov	sp, r7
 800bd9e:	bd80      	pop	{r7, pc}

0800bda0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b082      	sub	sp, #8
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800bdae:	4618      	mov	r0, r3
 800bdb0:	f7fe fe83 	bl	800aaba <USBD_LL_DevDisconnected>
}
 800bdb4:	bf00      	nop
 800bdb6:	3708      	adds	r7, #8
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}

0800bdbc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bdbc:	b580      	push	{r7, lr}
 800bdbe:	b082      	sub	sp, #8
 800bdc0:	af00      	add	r7, sp, #0
 800bdc2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	781b      	ldrb	r3, [r3, #0]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d13c      	bne.n	800be46 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bdcc:	4a20      	ldr	r2, [pc, #128]	; (800be50 <USBD_LL_Init+0x94>)
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	4a1e      	ldr	r2, [pc, #120]	; (800be50 <USBD_LL_Init+0x94>)
 800bdd8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bddc:	4b1c      	ldr	r3, [pc, #112]	; (800be50 <USBD_LL_Init+0x94>)
 800bdde:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800bde2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bde4:	4b1a      	ldr	r3, [pc, #104]	; (800be50 <USBD_LL_Init+0x94>)
 800bde6:	2204      	movs	r2, #4
 800bde8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bdea:	4b19      	ldr	r3, [pc, #100]	; (800be50 <USBD_LL_Init+0x94>)
 800bdec:	2202      	movs	r2, #2
 800bdee:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bdf0:	4b17      	ldr	r3, [pc, #92]	; (800be50 <USBD_LL_Init+0x94>)
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bdf6:	4b16      	ldr	r3, [pc, #88]	; (800be50 <USBD_LL_Init+0x94>)
 800bdf8:	2202      	movs	r2, #2
 800bdfa:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bdfc:	4b14      	ldr	r3, [pc, #80]	; (800be50 <USBD_LL_Init+0x94>)
 800bdfe:	2200      	movs	r2, #0
 800be00:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800be02:	4b13      	ldr	r3, [pc, #76]	; (800be50 <USBD_LL_Init+0x94>)
 800be04:	2200      	movs	r2, #0
 800be06:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800be08:	4b11      	ldr	r3, [pc, #68]	; (800be50 <USBD_LL_Init+0x94>)
 800be0a:	2200      	movs	r2, #0
 800be0c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800be0e:	4b10      	ldr	r3, [pc, #64]	; (800be50 <USBD_LL_Init+0x94>)
 800be10:	2200      	movs	r2, #0
 800be12:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800be14:	4b0e      	ldr	r3, [pc, #56]	; (800be50 <USBD_LL_Init+0x94>)
 800be16:	2200      	movs	r2, #0
 800be18:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800be1a:	480d      	ldr	r0, [pc, #52]	; (800be50 <USBD_LL_Init+0x94>)
 800be1c:	f7f9 fced 	bl	80057fa <HAL_PCD_Init>
 800be20:	4603      	mov	r3, r0
 800be22:	2b00      	cmp	r3, #0
 800be24:	d001      	beq.n	800be2a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800be26:	f7f5 fd03 	bl	8001830 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800be2a:	2180      	movs	r1, #128	; 0x80
 800be2c:	4808      	ldr	r0, [pc, #32]	; (800be50 <USBD_LL_Init+0x94>)
 800be2e:	f7fa fe4a 	bl	8006ac6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800be32:	2240      	movs	r2, #64	; 0x40
 800be34:	2100      	movs	r1, #0
 800be36:	4806      	ldr	r0, [pc, #24]	; (800be50 <USBD_LL_Init+0x94>)
 800be38:	f7fa fdfe 	bl	8006a38 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800be3c:	2280      	movs	r2, #128	; 0x80
 800be3e:	2101      	movs	r1, #1
 800be40:	4803      	ldr	r0, [pc, #12]	; (800be50 <USBD_LL_Init+0x94>)
 800be42:	f7fa fdf9 	bl	8006a38 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800be46:	2300      	movs	r3, #0
}
 800be48:	4618      	mov	r0, r3
 800be4a:	3708      	adds	r7, #8
 800be4c:	46bd      	mov	sp, r7
 800be4e:	bd80      	pop	{r7, pc}
 800be50:	20001ac8 	.word	0x20001ac8

0800be54 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800be54:	b580      	push	{r7, lr}
 800be56:	b084      	sub	sp, #16
 800be58:	af00      	add	r7, sp, #0
 800be5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be5c:	2300      	movs	r3, #0
 800be5e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be60:	2300      	movs	r3, #0
 800be62:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800be6a:	4618      	mov	r0, r3
 800be6c:	f7f9 fde2 	bl	8005a34 <HAL_PCD_Start>
 800be70:	4603      	mov	r3, r0
 800be72:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800be74:	7bfb      	ldrb	r3, [r7, #15]
 800be76:	4618      	mov	r0, r3
 800be78:	f000 f92a 	bl	800c0d0 <USBD_Get_USB_Status>
 800be7c:	4603      	mov	r3, r0
 800be7e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be80:	7bbb      	ldrb	r3, [r7, #14]
}
 800be82:	4618      	mov	r0, r3
 800be84:	3710      	adds	r7, #16
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}

0800be8a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800be8a:	b580      	push	{r7, lr}
 800be8c:	b084      	sub	sp, #16
 800be8e:	af00      	add	r7, sp, #0
 800be90:	6078      	str	r0, [r7, #4]
 800be92:	4608      	mov	r0, r1
 800be94:	4611      	mov	r1, r2
 800be96:	461a      	mov	r2, r3
 800be98:	4603      	mov	r3, r0
 800be9a:	70fb      	strb	r3, [r7, #3]
 800be9c:	460b      	mov	r3, r1
 800be9e:	70bb      	strb	r3, [r7, #2]
 800bea0:	4613      	mov	r3, r2
 800bea2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bea4:	2300      	movs	r3, #0
 800bea6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bea8:	2300      	movs	r3, #0
 800beaa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800beb2:	78bb      	ldrb	r3, [r7, #2]
 800beb4:	883a      	ldrh	r2, [r7, #0]
 800beb6:	78f9      	ldrb	r1, [r7, #3]
 800beb8:	f7fa f9c6 	bl	8006248 <HAL_PCD_EP_Open>
 800bebc:	4603      	mov	r3, r0
 800bebe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bec0:	7bfb      	ldrb	r3, [r7, #15]
 800bec2:	4618      	mov	r0, r3
 800bec4:	f000 f904 	bl	800c0d0 <USBD_Get_USB_Status>
 800bec8:	4603      	mov	r3, r0
 800beca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800becc:	7bbb      	ldrb	r3, [r7, #14]
}
 800bece:	4618      	mov	r0, r3
 800bed0:	3710      	adds	r7, #16
 800bed2:	46bd      	mov	sp, r7
 800bed4:	bd80      	pop	{r7, pc}

0800bed6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bed6:	b580      	push	{r7, lr}
 800bed8:	b084      	sub	sp, #16
 800beda:	af00      	add	r7, sp, #0
 800bedc:	6078      	str	r0, [r7, #4]
 800bede:	460b      	mov	r3, r1
 800bee0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bee2:	2300      	movs	r3, #0
 800bee4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bee6:	2300      	movs	r3, #0
 800bee8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800bef0:	78fa      	ldrb	r2, [r7, #3]
 800bef2:	4611      	mov	r1, r2
 800bef4:	4618      	mov	r0, r3
 800bef6:	f7fa fa0f 	bl	8006318 <HAL_PCD_EP_Close>
 800befa:	4603      	mov	r3, r0
 800befc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800befe:	7bfb      	ldrb	r3, [r7, #15]
 800bf00:	4618      	mov	r0, r3
 800bf02:	f000 f8e5 	bl	800c0d0 <USBD_Get_USB_Status>
 800bf06:	4603      	mov	r3, r0
 800bf08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf0a:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	3710      	adds	r7, #16
 800bf10:	46bd      	mov	sp, r7
 800bf12:	bd80      	pop	{r7, pc}

0800bf14 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf14:	b580      	push	{r7, lr}
 800bf16:	b084      	sub	sp, #16
 800bf18:	af00      	add	r7, sp, #0
 800bf1a:	6078      	str	r0, [r7, #4]
 800bf1c:	460b      	mov	r3, r1
 800bf1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf20:	2300      	movs	r3, #0
 800bf22:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf24:	2300      	movs	r3, #0
 800bf26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800bf2e:	78fa      	ldrb	r2, [r7, #3]
 800bf30:	4611      	mov	r1, r2
 800bf32:	4618      	mov	r0, r3
 800bf34:	f7fa fae7 	bl	8006506 <HAL_PCD_EP_SetStall>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf3c:	7bfb      	ldrb	r3, [r7, #15]
 800bf3e:	4618      	mov	r0, r3
 800bf40:	f000 f8c6 	bl	800c0d0 <USBD_Get_USB_Status>
 800bf44:	4603      	mov	r3, r0
 800bf46:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf48:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3710      	adds	r7, #16
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}

0800bf52 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf52:	b580      	push	{r7, lr}
 800bf54:	b084      	sub	sp, #16
 800bf56:	af00      	add	r7, sp, #0
 800bf58:	6078      	str	r0, [r7, #4]
 800bf5a:	460b      	mov	r3, r1
 800bf5c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf5e:	2300      	movs	r3, #0
 800bf60:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf62:	2300      	movs	r3, #0
 800bf64:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800bf6c:	78fa      	ldrb	r2, [r7, #3]
 800bf6e:	4611      	mov	r1, r2
 800bf70:	4618      	mov	r0, r3
 800bf72:	f7fa fb2c 	bl	80065ce <HAL_PCD_EP_ClrStall>
 800bf76:	4603      	mov	r3, r0
 800bf78:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bf7a:	7bfb      	ldrb	r3, [r7, #15]
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	f000 f8a7 	bl	800c0d0 <USBD_Get_USB_Status>
 800bf82:	4603      	mov	r3, r0
 800bf84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf86:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf88:	4618      	mov	r0, r3
 800bf8a:	3710      	adds	r7, #16
 800bf8c:	46bd      	mov	sp, r7
 800bf8e:	bd80      	pop	{r7, pc}

0800bf90 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf90:	b480      	push	{r7}
 800bf92:	b085      	sub	sp, #20
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]
 800bf98:	460b      	mov	r3, r1
 800bf9a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800bfa2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bfa4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	da0b      	bge.n	800bfc4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bfac:	78fb      	ldrb	r3, [r7, #3]
 800bfae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bfb2:	68f9      	ldr	r1, [r7, #12]
 800bfb4:	4613      	mov	r3, r2
 800bfb6:	00db      	lsls	r3, r3, #3
 800bfb8:	1a9b      	subs	r3, r3, r2
 800bfba:	009b      	lsls	r3, r3, #2
 800bfbc:	440b      	add	r3, r1
 800bfbe:	333e      	adds	r3, #62	; 0x3e
 800bfc0:	781b      	ldrb	r3, [r3, #0]
 800bfc2:	e00b      	b.n	800bfdc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bfc4:	78fb      	ldrb	r3, [r7, #3]
 800bfc6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bfca:	68f9      	ldr	r1, [r7, #12]
 800bfcc:	4613      	mov	r3, r2
 800bfce:	00db      	lsls	r3, r3, #3
 800bfd0:	1a9b      	subs	r3, r3, r2
 800bfd2:	009b      	lsls	r3, r3, #2
 800bfd4:	440b      	add	r3, r1
 800bfd6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800bfda:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	3714      	adds	r7, #20
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe6:	4770      	bx	lr

0800bfe8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800bfe8:	b580      	push	{r7, lr}
 800bfea:	b084      	sub	sp, #16
 800bfec:	af00      	add	r7, sp, #0
 800bfee:	6078      	str	r0, [r7, #4]
 800bff0:	460b      	mov	r3, r1
 800bff2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bff4:	2300      	movs	r3, #0
 800bff6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bff8:	2300      	movs	r3, #0
 800bffa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c002:	78fa      	ldrb	r2, [r7, #3]
 800c004:	4611      	mov	r1, r2
 800c006:	4618      	mov	r0, r3
 800c008:	f7fa f8f9 	bl	80061fe <HAL_PCD_SetAddress>
 800c00c:	4603      	mov	r3, r0
 800c00e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c010:	7bfb      	ldrb	r3, [r7, #15]
 800c012:	4618      	mov	r0, r3
 800c014:	f000 f85c 	bl	800c0d0 <USBD_Get_USB_Status>
 800c018:	4603      	mov	r3, r0
 800c01a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c01c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c01e:	4618      	mov	r0, r3
 800c020:	3710      	adds	r7, #16
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}

0800c026 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c026:	b580      	push	{r7, lr}
 800c028:	b086      	sub	sp, #24
 800c02a:	af00      	add	r7, sp, #0
 800c02c:	60f8      	str	r0, [r7, #12]
 800c02e:	607a      	str	r2, [r7, #4]
 800c030:	603b      	str	r3, [r7, #0]
 800c032:	460b      	mov	r3, r1
 800c034:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c036:	2300      	movs	r3, #0
 800c038:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c03a:	2300      	movs	r3, #0
 800c03c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c044:	7af9      	ldrb	r1, [r7, #11]
 800c046:	683b      	ldr	r3, [r7, #0]
 800c048:	687a      	ldr	r2, [r7, #4]
 800c04a:	f7fa fa12 	bl	8006472 <HAL_PCD_EP_Transmit>
 800c04e:	4603      	mov	r3, r0
 800c050:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c052:	7dfb      	ldrb	r3, [r7, #23]
 800c054:	4618      	mov	r0, r3
 800c056:	f000 f83b 	bl	800c0d0 <USBD_Get_USB_Status>
 800c05a:	4603      	mov	r3, r0
 800c05c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c05e:	7dbb      	ldrb	r3, [r7, #22]
}
 800c060:	4618      	mov	r0, r3
 800c062:	3718      	adds	r7, #24
 800c064:	46bd      	mov	sp, r7
 800c066:	bd80      	pop	{r7, pc}

0800c068 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b086      	sub	sp, #24
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	60f8      	str	r0, [r7, #12]
 800c070:	607a      	str	r2, [r7, #4]
 800c072:	603b      	str	r3, [r7, #0]
 800c074:	460b      	mov	r3, r1
 800c076:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c078:	2300      	movs	r3, #0
 800c07a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c07c:	2300      	movs	r3, #0
 800c07e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c080:	68fb      	ldr	r3, [r7, #12]
 800c082:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c086:	7af9      	ldrb	r1, [r7, #11]
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	687a      	ldr	r2, [r7, #4]
 800c08c:	f7fa f98e 	bl	80063ac <HAL_PCD_EP_Receive>
 800c090:	4603      	mov	r3, r0
 800c092:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c094:	7dfb      	ldrb	r3, [r7, #23]
 800c096:	4618      	mov	r0, r3
 800c098:	f000 f81a 	bl	800c0d0 <USBD_Get_USB_Status>
 800c09c:	4603      	mov	r3, r0
 800c09e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c0a0:	7dbb      	ldrb	r3, [r7, #22]
}
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	3718      	adds	r7, #24
 800c0a6:	46bd      	mov	sp, r7
 800c0a8:	bd80      	pop	{r7, pc}

0800c0aa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c0aa:	b580      	push	{r7, lr}
 800c0ac:	b082      	sub	sp, #8
 800c0ae:	af00      	add	r7, sp, #0
 800c0b0:	6078      	str	r0, [r7, #4]
 800c0b2:	460b      	mov	r3, r1
 800c0b4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c0bc:	78fa      	ldrb	r2, [r7, #3]
 800c0be:	4611      	mov	r1, r2
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f7fa f9be 	bl	8006442 <HAL_PCD_EP_GetRxCount>
 800c0c6:	4603      	mov	r3, r0
}
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	3708      	adds	r7, #8
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	bd80      	pop	{r7, pc}

0800c0d0 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c0d0:	b480      	push	{r7}
 800c0d2:	b085      	sub	sp, #20
 800c0d4:	af00      	add	r7, sp, #0
 800c0d6:	4603      	mov	r3, r0
 800c0d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0da:	2300      	movs	r3, #0
 800c0dc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c0de:	79fb      	ldrb	r3, [r7, #7]
 800c0e0:	2b03      	cmp	r3, #3
 800c0e2:	d817      	bhi.n	800c114 <USBD_Get_USB_Status+0x44>
 800c0e4:	a201      	add	r2, pc, #4	; (adr r2, 800c0ec <USBD_Get_USB_Status+0x1c>)
 800c0e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0ea:	bf00      	nop
 800c0ec:	0800c0fd 	.word	0x0800c0fd
 800c0f0:	0800c103 	.word	0x0800c103
 800c0f4:	0800c109 	.word	0x0800c109
 800c0f8:	0800c10f 	.word	0x0800c10f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	73fb      	strb	r3, [r7, #15]
    break;
 800c100:	e00b      	b.n	800c11a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c102:	2303      	movs	r3, #3
 800c104:	73fb      	strb	r3, [r7, #15]
    break;
 800c106:	e008      	b.n	800c11a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c108:	2301      	movs	r3, #1
 800c10a:	73fb      	strb	r3, [r7, #15]
    break;
 800c10c:	e005      	b.n	800c11a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c10e:	2303      	movs	r3, #3
 800c110:	73fb      	strb	r3, [r7, #15]
    break;
 800c112:	e002      	b.n	800c11a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c114:	2303      	movs	r3, #3
 800c116:	73fb      	strb	r3, [r7, #15]
    break;
 800c118:	bf00      	nop
  }
  return usb_status;
 800c11a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	3714      	adds	r7, #20
 800c120:	46bd      	mov	sp, r7
 800c122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c126:	4770      	bx	lr

0800c128 <__errno>:
 800c128:	4b01      	ldr	r3, [pc, #4]	; (800c130 <__errno+0x8>)
 800c12a:	6818      	ldr	r0, [r3, #0]
 800c12c:	4770      	bx	lr
 800c12e:	bf00      	nop
 800c130:	20000188 	.word	0x20000188

0800c134 <__libc_init_array>:
 800c134:	b570      	push	{r4, r5, r6, lr}
 800c136:	4e0d      	ldr	r6, [pc, #52]	; (800c16c <__libc_init_array+0x38>)
 800c138:	4c0d      	ldr	r4, [pc, #52]	; (800c170 <__libc_init_array+0x3c>)
 800c13a:	1ba4      	subs	r4, r4, r6
 800c13c:	10a4      	asrs	r4, r4, #2
 800c13e:	2500      	movs	r5, #0
 800c140:	42a5      	cmp	r5, r4
 800c142:	d109      	bne.n	800c158 <__libc_init_array+0x24>
 800c144:	4e0b      	ldr	r6, [pc, #44]	; (800c174 <__libc_init_array+0x40>)
 800c146:	4c0c      	ldr	r4, [pc, #48]	; (800c178 <__libc_init_array+0x44>)
 800c148:	f000 fc36 	bl	800c9b8 <_init>
 800c14c:	1ba4      	subs	r4, r4, r6
 800c14e:	10a4      	asrs	r4, r4, #2
 800c150:	2500      	movs	r5, #0
 800c152:	42a5      	cmp	r5, r4
 800c154:	d105      	bne.n	800c162 <__libc_init_array+0x2e>
 800c156:	bd70      	pop	{r4, r5, r6, pc}
 800c158:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c15c:	4798      	blx	r3
 800c15e:	3501      	adds	r5, #1
 800c160:	e7ee      	b.n	800c140 <__libc_init_array+0xc>
 800c162:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c166:	4798      	blx	r3
 800c168:	3501      	adds	r5, #1
 800c16a:	e7f2      	b.n	800c152 <__libc_init_array+0x1e>
 800c16c:	0800ca94 	.word	0x0800ca94
 800c170:	0800ca94 	.word	0x0800ca94
 800c174:	0800ca94 	.word	0x0800ca94
 800c178:	0800ca98 	.word	0x0800ca98

0800c17c <malloc>:
 800c17c:	4b02      	ldr	r3, [pc, #8]	; (800c188 <malloc+0xc>)
 800c17e:	4601      	mov	r1, r0
 800c180:	6818      	ldr	r0, [r3, #0]
 800c182:	f000 b861 	b.w	800c248 <_malloc_r>
 800c186:	bf00      	nop
 800c188:	20000188 	.word	0x20000188

0800c18c <free>:
 800c18c:	4b02      	ldr	r3, [pc, #8]	; (800c198 <free+0xc>)
 800c18e:	4601      	mov	r1, r0
 800c190:	6818      	ldr	r0, [r3, #0]
 800c192:	f000 b80b 	b.w	800c1ac <_free_r>
 800c196:	bf00      	nop
 800c198:	20000188 	.word	0x20000188

0800c19c <memset>:
 800c19c:	4402      	add	r2, r0
 800c19e:	4603      	mov	r3, r0
 800c1a0:	4293      	cmp	r3, r2
 800c1a2:	d100      	bne.n	800c1a6 <memset+0xa>
 800c1a4:	4770      	bx	lr
 800c1a6:	f803 1b01 	strb.w	r1, [r3], #1
 800c1aa:	e7f9      	b.n	800c1a0 <memset+0x4>

0800c1ac <_free_r>:
 800c1ac:	b538      	push	{r3, r4, r5, lr}
 800c1ae:	4605      	mov	r5, r0
 800c1b0:	2900      	cmp	r1, #0
 800c1b2:	d045      	beq.n	800c240 <_free_r+0x94>
 800c1b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c1b8:	1f0c      	subs	r4, r1, #4
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	bfb8      	it	lt
 800c1be:	18e4      	addlt	r4, r4, r3
 800c1c0:	f000 f8cc 	bl	800c35c <__malloc_lock>
 800c1c4:	4a1f      	ldr	r2, [pc, #124]	; (800c244 <_free_r+0x98>)
 800c1c6:	6813      	ldr	r3, [r2, #0]
 800c1c8:	4610      	mov	r0, r2
 800c1ca:	b933      	cbnz	r3, 800c1da <_free_r+0x2e>
 800c1cc:	6063      	str	r3, [r4, #4]
 800c1ce:	6014      	str	r4, [r2, #0]
 800c1d0:	4628      	mov	r0, r5
 800c1d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c1d6:	f000 b8c2 	b.w	800c35e <__malloc_unlock>
 800c1da:	42a3      	cmp	r3, r4
 800c1dc:	d90c      	bls.n	800c1f8 <_free_r+0x4c>
 800c1de:	6821      	ldr	r1, [r4, #0]
 800c1e0:	1862      	adds	r2, r4, r1
 800c1e2:	4293      	cmp	r3, r2
 800c1e4:	bf04      	itt	eq
 800c1e6:	681a      	ldreq	r2, [r3, #0]
 800c1e8:	685b      	ldreq	r3, [r3, #4]
 800c1ea:	6063      	str	r3, [r4, #4]
 800c1ec:	bf04      	itt	eq
 800c1ee:	1852      	addeq	r2, r2, r1
 800c1f0:	6022      	streq	r2, [r4, #0]
 800c1f2:	6004      	str	r4, [r0, #0]
 800c1f4:	e7ec      	b.n	800c1d0 <_free_r+0x24>
 800c1f6:	4613      	mov	r3, r2
 800c1f8:	685a      	ldr	r2, [r3, #4]
 800c1fa:	b10a      	cbz	r2, 800c200 <_free_r+0x54>
 800c1fc:	42a2      	cmp	r2, r4
 800c1fe:	d9fa      	bls.n	800c1f6 <_free_r+0x4a>
 800c200:	6819      	ldr	r1, [r3, #0]
 800c202:	1858      	adds	r0, r3, r1
 800c204:	42a0      	cmp	r0, r4
 800c206:	d10b      	bne.n	800c220 <_free_r+0x74>
 800c208:	6820      	ldr	r0, [r4, #0]
 800c20a:	4401      	add	r1, r0
 800c20c:	1858      	adds	r0, r3, r1
 800c20e:	4282      	cmp	r2, r0
 800c210:	6019      	str	r1, [r3, #0]
 800c212:	d1dd      	bne.n	800c1d0 <_free_r+0x24>
 800c214:	6810      	ldr	r0, [r2, #0]
 800c216:	6852      	ldr	r2, [r2, #4]
 800c218:	605a      	str	r2, [r3, #4]
 800c21a:	4401      	add	r1, r0
 800c21c:	6019      	str	r1, [r3, #0]
 800c21e:	e7d7      	b.n	800c1d0 <_free_r+0x24>
 800c220:	d902      	bls.n	800c228 <_free_r+0x7c>
 800c222:	230c      	movs	r3, #12
 800c224:	602b      	str	r3, [r5, #0]
 800c226:	e7d3      	b.n	800c1d0 <_free_r+0x24>
 800c228:	6820      	ldr	r0, [r4, #0]
 800c22a:	1821      	adds	r1, r4, r0
 800c22c:	428a      	cmp	r2, r1
 800c22e:	bf04      	itt	eq
 800c230:	6811      	ldreq	r1, [r2, #0]
 800c232:	6852      	ldreq	r2, [r2, #4]
 800c234:	6062      	str	r2, [r4, #4]
 800c236:	bf04      	itt	eq
 800c238:	1809      	addeq	r1, r1, r0
 800c23a:	6021      	streq	r1, [r4, #0]
 800c23c:	605c      	str	r4, [r3, #4]
 800c23e:	e7c7      	b.n	800c1d0 <_free_r+0x24>
 800c240:	bd38      	pop	{r3, r4, r5, pc}
 800c242:	bf00      	nop
 800c244:	20000228 	.word	0x20000228

0800c248 <_malloc_r>:
 800c248:	b570      	push	{r4, r5, r6, lr}
 800c24a:	1ccd      	adds	r5, r1, #3
 800c24c:	f025 0503 	bic.w	r5, r5, #3
 800c250:	3508      	adds	r5, #8
 800c252:	2d0c      	cmp	r5, #12
 800c254:	bf38      	it	cc
 800c256:	250c      	movcc	r5, #12
 800c258:	2d00      	cmp	r5, #0
 800c25a:	4606      	mov	r6, r0
 800c25c:	db01      	blt.n	800c262 <_malloc_r+0x1a>
 800c25e:	42a9      	cmp	r1, r5
 800c260:	d903      	bls.n	800c26a <_malloc_r+0x22>
 800c262:	230c      	movs	r3, #12
 800c264:	6033      	str	r3, [r6, #0]
 800c266:	2000      	movs	r0, #0
 800c268:	bd70      	pop	{r4, r5, r6, pc}
 800c26a:	f000 f877 	bl	800c35c <__malloc_lock>
 800c26e:	4a21      	ldr	r2, [pc, #132]	; (800c2f4 <_malloc_r+0xac>)
 800c270:	6814      	ldr	r4, [r2, #0]
 800c272:	4621      	mov	r1, r4
 800c274:	b991      	cbnz	r1, 800c29c <_malloc_r+0x54>
 800c276:	4c20      	ldr	r4, [pc, #128]	; (800c2f8 <_malloc_r+0xb0>)
 800c278:	6823      	ldr	r3, [r4, #0]
 800c27a:	b91b      	cbnz	r3, 800c284 <_malloc_r+0x3c>
 800c27c:	4630      	mov	r0, r6
 800c27e:	f000 f83d 	bl	800c2fc <_sbrk_r>
 800c282:	6020      	str	r0, [r4, #0]
 800c284:	4629      	mov	r1, r5
 800c286:	4630      	mov	r0, r6
 800c288:	f000 f838 	bl	800c2fc <_sbrk_r>
 800c28c:	1c43      	adds	r3, r0, #1
 800c28e:	d124      	bne.n	800c2da <_malloc_r+0x92>
 800c290:	230c      	movs	r3, #12
 800c292:	6033      	str	r3, [r6, #0]
 800c294:	4630      	mov	r0, r6
 800c296:	f000 f862 	bl	800c35e <__malloc_unlock>
 800c29a:	e7e4      	b.n	800c266 <_malloc_r+0x1e>
 800c29c:	680b      	ldr	r3, [r1, #0]
 800c29e:	1b5b      	subs	r3, r3, r5
 800c2a0:	d418      	bmi.n	800c2d4 <_malloc_r+0x8c>
 800c2a2:	2b0b      	cmp	r3, #11
 800c2a4:	d90f      	bls.n	800c2c6 <_malloc_r+0x7e>
 800c2a6:	600b      	str	r3, [r1, #0]
 800c2a8:	50cd      	str	r5, [r1, r3]
 800c2aa:	18cc      	adds	r4, r1, r3
 800c2ac:	4630      	mov	r0, r6
 800c2ae:	f000 f856 	bl	800c35e <__malloc_unlock>
 800c2b2:	f104 000b 	add.w	r0, r4, #11
 800c2b6:	1d23      	adds	r3, r4, #4
 800c2b8:	f020 0007 	bic.w	r0, r0, #7
 800c2bc:	1ac3      	subs	r3, r0, r3
 800c2be:	d0d3      	beq.n	800c268 <_malloc_r+0x20>
 800c2c0:	425a      	negs	r2, r3
 800c2c2:	50e2      	str	r2, [r4, r3]
 800c2c4:	e7d0      	b.n	800c268 <_malloc_r+0x20>
 800c2c6:	428c      	cmp	r4, r1
 800c2c8:	684b      	ldr	r3, [r1, #4]
 800c2ca:	bf16      	itet	ne
 800c2cc:	6063      	strne	r3, [r4, #4]
 800c2ce:	6013      	streq	r3, [r2, #0]
 800c2d0:	460c      	movne	r4, r1
 800c2d2:	e7eb      	b.n	800c2ac <_malloc_r+0x64>
 800c2d4:	460c      	mov	r4, r1
 800c2d6:	6849      	ldr	r1, [r1, #4]
 800c2d8:	e7cc      	b.n	800c274 <_malloc_r+0x2c>
 800c2da:	1cc4      	adds	r4, r0, #3
 800c2dc:	f024 0403 	bic.w	r4, r4, #3
 800c2e0:	42a0      	cmp	r0, r4
 800c2e2:	d005      	beq.n	800c2f0 <_malloc_r+0xa8>
 800c2e4:	1a21      	subs	r1, r4, r0
 800c2e6:	4630      	mov	r0, r6
 800c2e8:	f000 f808 	bl	800c2fc <_sbrk_r>
 800c2ec:	3001      	adds	r0, #1
 800c2ee:	d0cf      	beq.n	800c290 <_malloc_r+0x48>
 800c2f0:	6025      	str	r5, [r4, #0]
 800c2f2:	e7db      	b.n	800c2ac <_malloc_r+0x64>
 800c2f4:	20000228 	.word	0x20000228
 800c2f8:	2000022c 	.word	0x2000022c

0800c2fc <_sbrk_r>:
 800c2fc:	b538      	push	{r3, r4, r5, lr}
 800c2fe:	4c06      	ldr	r4, [pc, #24]	; (800c318 <_sbrk_r+0x1c>)
 800c300:	2300      	movs	r3, #0
 800c302:	4605      	mov	r5, r0
 800c304:	4608      	mov	r0, r1
 800c306:	6023      	str	r3, [r4, #0]
 800c308:	f7f5 fb7c 	bl	8001a04 <_sbrk>
 800c30c:	1c43      	adds	r3, r0, #1
 800c30e:	d102      	bne.n	800c316 <_sbrk_r+0x1a>
 800c310:	6823      	ldr	r3, [r4, #0]
 800c312:	b103      	cbz	r3, 800c316 <_sbrk_r+0x1a>
 800c314:	602b      	str	r3, [r5, #0]
 800c316:	bd38      	pop	{r3, r4, r5, pc}
 800c318:	20001ed0 	.word	0x20001ed0

0800c31c <siprintf>:
 800c31c:	b40e      	push	{r1, r2, r3}
 800c31e:	b500      	push	{lr}
 800c320:	b09c      	sub	sp, #112	; 0x70
 800c322:	ab1d      	add	r3, sp, #116	; 0x74
 800c324:	9002      	str	r0, [sp, #8]
 800c326:	9006      	str	r0, [sp, #24]
 800c328:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c32c:	4809      	ldr	r0, [pc, #36]	; (800c354 <siprintf+0x38>)
 800c32e:	9107      	str	r1, [sp, #28]
 800c330:	9104      	str	r1, [sp, #16]
 800c332:	4909      	ldr	r1, [pc, #36]	; (800c358 <siprintf+0x3c>)
 800c334:	f853 2b04 	ldr.w	r2, [r3], #4
 800c338:	9105      	str	r1, [sp, #20]
 800c33a:	6800      	ldr	r0, [r0, #0]
 800c33c:	9301      	str	r3, [sp, #4]
 800c33e:	a902      	add	r1, sp, #8
 800c340:	f000 f868 	bl	800c414 <_svfiprintf_r>
 800c344:	9b02      	ldr	r3, [sp, #8]
 800c346:	2200      	movs	r2, #0
 800c348:	701a      	strb	r2, [r3, #0]
 800c34a:	b01c      	add	sp, #112	; 0x70
 800c34c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c350:	b003      	add	sp, #12
 800c352:	4770      	bx	lr
 800c354:	20000188 	.word	0x20000188
 800c358:	ffff0208 	.word	0xffff0208

0800c35c <__malloc_lock>:
 800c35c:	4770      	bx	lr

0800c35e <__malloc_unlock>:
 800c35e:	4770      	bx	lr

0800c360 <__ssputs_r>:
 800c360:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c364:	688e      	ldr	r6, [r1, #8]
 800c366:	429e      	cmp	r6, r3
 800c368:	4682      	mov	sl, r0
 800c36a:	460c      	mov	r4, r1
 800c36c:	4690      	mov	r8, r2
 800c36e:	4699      	mov	r9, r3
 800c370:	d837      	bhi.n	800c3e2 <__ssputs_r+0x82>
 800c372:	898a      	ldrh	r2, [r1, #12]
 800c374:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c378:	d031      	beq.n	800c3de <__ssputs_r+0x7e>
 800c37a:	6825      	ldr	r5, [r4, #0]
 800c37c:	6909      	ldr	r1, [r1, #16]
 800c37e:	1a6f      	subs	r7, r5, r1
 800c380:	6965      	ldr	r5, [r4, #20]
 800c382:	2302      	movs	r3, #2
 800c384:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c388:	fb95 f5f3 	sdiv	r5, r5, r3
 800c38c:	f109 0301 	add.w	r3, r9, #1
 800c390:	443b      	add	r3, r7
 800c392:	429d      	cmp	r5, r3
 800c394:	bf38      	it	cc
 800c396:	461d      	movcc	r5, r3
 800c398:	0553      	lsls	r3, r2, #21
 800c39a:	d530      	bpl.n	800c3fe <__ssputs_r+0x9e>
 800c39c:	4629      	mov	r1, r5
 800c39e:	f7ff ff53 	bl	800c248 <_malloc_r>
 800c3a2:	4606      	mov	r6, r0
 800c3a4:	b950      	cbnz	r0, 800c3bc <__ssputs_r+0x5c>
 800c3a6:	230c      	movs	r3, #12
 800c3a8:	f8ca 3000 	str.w	r3, [sl]
 800c3ac:	89a3      	ldrh	r3, [r4, #12]
 800c3ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c3b2:	81a3      	strh	r3, [r4, #12]
 800c3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800c3b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3bc:	463a      	mov	r2, r7
 800c3be:	6921      	ldr	r1, [r4, #16]
 800c3c0:	f000 faa8 	bl	800c914 <memcpy>
 800c3c4:	89a3      	ldrh	r3, [r4, #12]
 800c3c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c3ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c3ce:	81a3      	strh	r3, [r4, #12]
 800c3d0:	6126      	str	r6, [r4, #16]
 800c3d2:	6165      	str	r5, [r4, #20]
 800c3d4:	443e      	add	r6, r7
 800c3d6:	1bed      	subs	r5, r5, r7
 800c3d8:	6026      	str	r6, [r4, #0]
 800c3da:	60a5      	str	r5, [r4, #8]
 800c3dc:	464e      	mov	r6, r9
 800c3de:	454e      	cmp	r6, r9
 800c3e0:	d900      	bls.n	800c3e4 <__ssputs_r+0x84>
 800c3e2:	464e      	mov	r6, r9
 800c3e4:	4632      	mov	r2, r6
 800c3e6:	4641      	mov	r1, r8
 800c3e8:	6820      	ldr	r0, [r4, #0]
 800c3ea:	f000 fa9e 	bl	800c92a <memmove>
 800c3ee:	68a3      	ldr	r3, [r4, #8]
 800c3f0:	1b9b      	subs	r3, r3, r6
 800c3f2:	60a3      	str	r3, [r4, #8]
 800c3f4:	6823      	ldr	r3, [r4, #0]
 800c3f6:	441e      	add	r6, r3
 800c3f8:	6026      	str	r6, [r4, #0]
 800c3fa:	2000      	movs	r0, #0
 800c3fc:	e7dc      	b.n	800c3b8 <__ssputs_r+0x58>
 800c3fe:	462a      	mov	r2, r5
 800c400:	f000 faac 	bl	800c95c <_realloc_r>
 800c404:	4606      	mov	r6, r0
 800c406:	2800      	cmp	r0, #0
 800c408:	d1e2      	bne.n	800c3d0 <__ssputs_r+0x70>
 800c40a:	6921      	ldr	r1, [r4, #16]
 800c40c:	4650      	mov	r0, sl
 800c40e:	f7ff fecd 	bl	800c1ac <_free_r>
 800c412:	e7c8      	b.n	800c3a6 <__ssputs_r+0x46>

0800c414 <_svfiprintf_r>:
 800c414:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c418:	461d      	mov	r5, r3
 800c41a:	898b      	ldrh	r3, [r1, #12]
 800c41c:	061f      	lsls	r7, r3, #24
 800c41e:	b09d      	sub	sp, #116	; 0x74
 800c420:	4680      	mov	r8, r0
 800c422:	460c      	mov	r4, r1
 800c424:	4616      	mov	r6, r2
 800c426:	d50f      	bpl.n	800c448 <_svfiprintf_r+0x34>
 800c428:	690b      	ldr	r3, [r1, #16]
 800c42a:	b96b      	cbnz	r3, 800c448 <_svfiprintf_r+0x34>
 800c42c:	2140      	movs	r1, #64	; 0x40
 800c42e:	f7ff ff0b 	bl	800c248 <_malloc_r>
 800c432:	6020      	str	r0, [r4, #0]
 800c434:	6120      	str	r0, [r4, #16]
 800c436:	b928      	cbnz	r0, 800c444 <_svfiprintf_r+0x30>
 800c438:	230c      	movs	r3, #12
 800c43a:	f8c8 3000 	str.w	r3, [r8]
 800c43e:	f04f 30ff 	mov.w	r0, #4294967295
 800c442:	e0c8      	b.n	800c5d6 <_svfiprintf_r+0x1c2>
 800c444:	2340      	movs	r3, #64	; 0x40
 800c446:	6163      	str	r3, [r4, #20]
 800c448:	2300      	movs	r3, #0
 800c44a:	9309      	str	r3, [sp, #36]	; 0x24
 800c44c:	2320      	movs	r3, #32
 800c44e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c452:	2330      	movs	r3, #48	; 0x30
 800c454:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c458:	9503      	str	r5, [sp, #12]
 800c45a:	f04f 0b01 	mov.w	fp, #1
 800c45e:	4637      	mov	r7, r6
 800c460:	463d      	mov	r5, r7
 800c462:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c466:	b10b      	cbz	r3, 800c46c <_svfiprintf_r+0x58>
 800c468:	2b25      	cmp	r3, #37	; 0x25
 800c46a:	d13e      	bne.n	800c4ea <_svfiprintf_r+0xd6>
 800c46c:	ebb7 0a06 	subs.w	sl, r7, r6
 800c470:	d00b      	beq.n	800c48a <_svfiprintf_r+0x76>
 800c472:	4653      	mov	r3, sl
 800c474:	4632      	mov	r2, r6
 800c476:	4621      	mov	r1, r4
 800c478:	4640      	mov	r0, r8
 800c47a:	f7ff ff71 	bl	800c360 <__ssputs_r>
 800c47e:	3001      	adds	r0, #1
 800c480:	f000 80a4 	beq.w	800c5cc <_svfiprintf_r+0x1b8>
 800c484:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c486:	4453      	add	r3, sl
 800c488:	9309      	str	r3, [sp, #36]	; 0x24
 800c48a:	783b      	ldrb	r3, [r7, #0]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	f000 809d 	beq.w	800c5cc <_svfiprintf_r+0x1b8>
 800c492:	2300      	movs	r3, #0
 800c494:	f04f 32ff 	mov.w	r2, #4294967295
 800c498:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c49c:	9304      	str	r3, [sp, #16]
 800c49e:	9307      	str	r3, [sp, #28]
 800c4a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c4a4:	931a      	str	r3, [sp, #104]	; 0x68
 800c4a6:	462f      	mov	r7, r5
 800c4a8:	2205      	movs	r2, #5
 800c4aa:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c4ae:	4850      	ldr	r0, [pc, #320]	; (800c5f0 <_svfiprintf_r+0x1dc>)
 800c4b0:	f7f3 fe8e 	bl	80001d0 <memchr>
 800c4b4:	9b04      	ldr	r3, [sp, #16]
 800c4b6:	b9d0      	cbnz	r0, 800c4ee <_svfiprintf_r+0xda>
 800c4b8:	06d9      	lsls	r1, r3, #27
 800c4ba:	bf44      	itt	mi
 800c4bc:	2220      	movmi	r2, #32
 800c4be:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c4c2:	071a      	lsls	r2, r3, #28
 800c4c4:	bf44      	itt	mi
 800c4c6:	222b      	movmi	r2, #43	; 0x2b
 800c4c8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c4cc:	782a      	ldrb	r2, [r5, #0]
 800c4ce:	2a2a      	cmp	r2, #42	; 0x2a
 800c4d0:	d015      	beq.n	800c4fe <_svfiprintf_r+0xea>
 800c4d2:	9a07      	ldr	r2, [sp, #28]
 800c4d4:	462f      	mov	r7, r5
 800c4d6:	2000      	movs	r0, #0
 800c4d8:	250a      	movs	r5, #10
 800c4da:	4639      	mov	r1, r7
 800c4dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c4e0:	3b30      	subs	r3, #48	; 0x30
 800c4e2:	2b09      	cmp	r3, #9
 800c4e4:	d94d      	bls.n	800c582 <_svfiprintf_r+0x16e>
 800c4e6:	b1b8      	cbz	r0, 800c518 <_svfiprintf_r+0x104>
 800c4e8:	e00f      	b.n	800c50a <_svfiprintf_r+0xf6>
 800c4ea:	462f      	mov	r7, r5
 800c4ec:	e7b8      	b.n	800c460 <_svfiprintf_r+0x4c>
 800c4ee:	4a40      	ldr	r2, [pc, #256]	; (800c5f0 <_svfiprintf_r+0x1dc>)
 800c4f0:	1a80      	subs	r0, r0, r2
 800c4f2:	fa0b f000 	lsl.w	r0, fp, r0
 800c4f6:	4318      	orrs	r0, r3
 800c4f8:	9004      	str	r0, [sp, #16]
 800c4fa:	463d      	mov	r5, r7
 800c4fc:	e7d3      	b.n	800c4a6 <_svfiprintf_r+0x92>
 800c4fe:	9a03      	ldr	r2, [sp, #12]
 800c500:	1d11      	adds	r1, r2, #4
 800c502:	6812      	ldr	r2, [r2, #0]
 800c504:	9103      	str	r1, [sp, #12]
 800c506:	2a00      	cmp	r2, #0
 800c508:	db01      	blt.n	800c50e <_svfiprintf_r+0xfa>
 800c50a:	9207      	str	r2, [sp, #28]
 800c50c:	e004      	b.n	800c518 <_svfiprintf_r+0x104>
 800c50e:	4252      	negs	r2, r2
 800c510:	f043 0302 	orr.w	r3, r3, #2
 800c514:	9207      	str	r2, [sp, #28]
 800c516:	9304      	str	r3, [sp, #16]
 800c518:	783b      	ldrb	r3, [r7, #0]
 800c51a:	2b2e      	cmp	r3, #46	; 0x2e
 800c51c:	d10c      	bne.n	800c538 <_svfiprintf_r+0x124>
 800c51e:	787b      	ldrb	r3, [r7, #1]
 800c520:	2b2a      	cmp	r3, #42	; 0x2a
 800c522:	d133      	bne.n	800c58c <_svfiprintf_r+0x178>
 800c524:	9b03      	ldr	r3, [sp, #12]
 800c526:	1d1a      	adds	r2, r3, #4
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	9203      	str	r2, [sp, #12]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	bfb8      	it	lt
 800c530:	f04f 33ff 	movlt.w	r3, #4294967295
 800c534:	3702      	adds	r7, #2
 800c536:	9305      	str	r3, [sp, #20]
 800c538:	4d2e      	ldr	r5, [pc, #184]	; (800c5f4 <_svfiprintf_r+0x1e0>)
 800c53a:	7839      	ldrb	r1, [r7, #0]
 800c53c:	2203      	movs	r2, #3
 800c53e:	4628      	mov	r0, r5
 800c540:	f7f3 fe46 	bl	80001d0 <memchr>
 800c544:	b138      	cbz	r0, 800c556 <_svfiprintf_r+0x142>
 800c546:	2340      	movs	r3, #64	; 0x40
 800c548:	1b40      	subs	r0, r0, r5
 800c54a:	fa03 f000 	lsl.w	r0, r3, r0
 800c54e:	9b04      	ldr	r3, [sp, #16]
 800c550:	4303      	orrs	r3, r0
 800c552:	3701      	adds	r7, #1
 800c554:	9304      	str	r3, [sp, #16]
 800c556:	7839      	ldrb	r1, [r7, #0]
 800c558:	4827      	ldr	r0, [pc, #156]	; (800c5f8 <_svfiprintf_r+0x1e4>)
 800c55a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c55e:	2206      	movs	r2, #6
 800c560:	1c7e      	adds	r6, r7, #1
 800c562:	f7f3 fe35 	bl	80001d0 <memchr>
 800c566:	2800      	cmp	r0, #0
 800c568:	d038      	beq.n	800c5dc <_svfiprintf_r+0x1c8>
 800c56a:	4b24      	ldr	r3, [pc, #144]	; (800c5fc <_svfiprintf_r+0x1e8>)
 800c56c:	bb13      	cbnz	r3, 800c5b4 <_svfiprintf_r+0x1a0>
 800c56e:	9b03      	ldr	r3, [sp, #12]
 800c570:	3307      	adds	r3, #7
 800c572:	f023 0307 	bic.w	r3, r3, #7
 800c576:	3308      	adds	r3, #8
 800c578:	9303      	str	r3, [sp, #12]
 800c57a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c57c:	444b      	add	r3, r9
 800c57e:	9309      	str	r3, [sp, #36]	; 0x24
 800c580:	e76d      	b.n	800c45e <_svfiprintf_r+0x4a>
 800c582:	fb05 3202 	mla	r2, r5, r2, r3
 800c586:	2001      	movs	r0, #1
 800c588:	460f      	mov	r7, r1
 800c58a:	e7a6      	b.n	800c4da <_svfiprintf_r+0xc6>
 800c58c:	2300      	movs	r3, #0
 800c58e:	3701      	adds	r7, #1
 800c590:	9305      	str	r3, [sp, #20]
 800c592:	4619      	mov	r1, r3
 800c594:	250a      	movs	r5, #10
 800c596:	4638      	mov	r0, r7
 800c598:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c59c:	3a30      	subs	r2, #48	; 0x30
 800c59e:	2a09      	cmp	r2, #9
 800c5a0:	d903      	bls.n	800c5aa <_svfiprintf_r+0x196>
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d0c8      	beq.n	800c538 <_svfiprintf_r+0x124>
 800c5a6:	9105      	str	r1, [sp, #20]
 800c5a8:	e7c6      	b.n	800c538 <_svfiprintf_r+0x124>
 800c5aa:	fb05 2101 	mla	r1, r5, r1, r2
 800c5ae:	2301      	movs	r3, #1
 800c5b0:	4607      	mov	r7, r0
 800c5b2:	e7f0      	b.n	800c596 <_svfiprintf_r+0x182>
 800c5b4:	ab03      	add	r3, sp, #12
 800c5b6:	9300      	str	r3, [sp, #0]
 800c5b8:	4622      	mov	r2, r4
 800c5ba:	4b11      	ldr	r3, [pc, #68]	; (800c600 <_svfiprintf_r+0x1ec>)
 800c5bc:	a904      	add	r1, sp, #16
 800c5be:	4640      	mov	r0, r8
 800c5c0:	f3af 8000 	nop.w
 800c5c4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c5c8:	4681      	mov	r9, r0
 800c5ca:	d1d6      	bne.n	800c57a <_svfiprintf_r+0x166>
 800c5cc:	89a3      	ldrh	r3, [r4, #12]
 800c5ce:	065b      	lsls	r3, r3, #25
 800c5d0:	f53f af35 	bmi.w	800c43e <_svfiprintf_r+0x2a>
 800c5d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c5d6:	b01d      	add	sp, #116	; 0x74
 800c5d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c5dc:	ab03      	add	r3, sp, #12
 800c5de:	9300      	str	r3, [sp, #0]
 800c5e0:	4622      	mov	r2, r4
 800c5e2:	4b07      	ldr	r3, [pc, #28]	; (800c600 <_svfiprintf_r+0x1ec>)
 800c5e4:	a904      	add	r1, sp, #16
 800c5e6:	4640      	mov	r0, r8
 800c5e8:	f000 f882 	bl	800c6f0 <_printf_i>
 800c5ec:	e7ea      	b.n	800c5c4 <_svfiprintf_r+0x1b0>
 800c5ee:	bf00      	nop
 800c5f0:	0800ca58 	.word	0x0800ca58
 800c5f4:	0800ca5e 	.word	0x0800ca5e
 800c5f8:	0800ca62 	.word	0x0800ca62
 800c5fc:	00000000 	.word	0x00000000
 800c600:	0800c361 	.word	0x0800c361

0800c604 <_printf_common>:
 800c604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c608:	4691      	mov	r9, r2
 800c60a:	461f      	mov	r7, r3
 800c60c:	688a      	ldr	r2, [r1, #8]
 800c60e:	690b      	ldr	r3, [r1, #16]
 800c610:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c614:	4293      	cmp	r3, r2
 800c616:	bfb8      	it	lt
 800c618:	4613      	movlt	r3, r2
 800c61a:	f8c9 3000 	str.w	r3, [r9]
 800c61e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c622:	4606      	mov	r6, r0
 800c624:	460c      	mov	r4, r1
 800c626:	b112      	cbz	r2, 800c62e <_printf_common+0x2a>
 800c628:	3301      	adds	r3, #1
 800c62a:	f8c9 3000 	str.w	r3, [r9]
 800c62e:	6823      	ldr	r3, [r4, #0]
 800c630:	0699      	lsls	r1, r3, #26
 800c632:	bf42      	ittt	mi
 800c634:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c638:	3302      	addmi	r3, #2
 800c63a:	f8c9 3000 	strmi.w	r3, [r9]
 800c63e:	6825      	ldr	r5, [r4, #0]
 800c640:	f015 0506 	ands.w	r5, r5, #6
 800c644:	d107      	bne.n	800c656 <_printf_common+0x52>
 800c646:	f104 0a19 	add.w	sl, r4, #25
 800c64a:	68e3      	ldr	r3, [r4, #12]
 800c64c:	f8d9 2000 	ldr.w	r2, [r9]
 800c650:	1a9b      	subs	r3, r3, r2
 800c652:	42ab      	cmp	r3, r5
 800c654:	dc28      	bgt.n	800c6a8 <_printf_common+0xa4>
 800c656:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c65a:	6822      	ldr	r2, [r4, #0]
 800c65c:	3300      	adds	r3, #0
 800c65e:	bf18      	it	ne
 800c660:	2301      	movne	r3, #1
 800c662:	0692      	lsls	r2, r2, #26
 800c664:	d42d      	bmi.n	800c6c2 <_printf_common+0xbe>
 800c666:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c66a:	4639      	mov	r1, r7
 800c66c:	4630      	mov	r0, r6
 800c66e:	47c0      	blx	r8
 800c670:	3001      	adds	r0, #1
 800c672:	d020      	beq.n	800c6b6 <_printf_common+0xb2>
 800c674:	6823      	ldr	r3, [r4, #0]
 800c676:	68e5      	ldr	r5, [r4, #12]
 800c678:	f8d9 2000 	ldr.w	r2, [r9]
 800c67c:	f003 0306 	and.w	r3, r3, #6
 800c680:	2b04      	cmp	r3, #4
 800c682:	bf08      	it	eq
 800c684:	1aad      	subeq	r5, r5, r2
 800c686:	68a3      	ldr	r3, [r4, #8]
 800c688:	6922      	ldr	r2, [r4, #16]
 800c68a:	bf0c      	ite	eq
 800c68c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c690:	2500      	movne	r5, #0
 800c692:	4293      	cmp	r3, r2
 800c694:	bfc4      	itt	gt
 800c696:	1a9b      	subgt	r3, r3, r2
 800c698:	18ed      	addgt	r5, r5, r3
 800c69a:	f04f 0900 	mov.w	r9, #0
 800c69e:	341a      	adds	r4, #26
 800c6a0:	454d      	cmp	r5, r9
 800c6a2:	d11a      	bne.n	800c6da <_printf_common+0xd6>
 800c6a4:	2000      	movs	r0, #0
 800c6a6:	e008      	b.n	800c6ba <_printf_common+0xb6>
 800c6a8:	2301      	movs	r3, #1
 800c6aa:	4652      	mov	r2, sl
 800c6ac:	4639      	mov	r1, r7
 800c6ae:	4630      	mov	r0, r6
 800c6b0:	47c0      	blx	r8
 800c6b2:	3001      	adds	r0, #1
 800c6b4:	d103      	bne.n	800c6be <_printf_common+0xba>
 800c6b6:	f04f 30ff 	mov.w	r0, #4294967295
 800c6ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6be:	3501      	adds	r5, #1
 800c6c0:	e7c3      	b.n	800c64a <_printf_common+0x46>
 800c6c2:	18e1      	adds	r1, r4, r3
 800c6c4:	1c5a      	adds	r2, r3, #1
 800c6c6:	2030      	movs	r0, #48	; 0x30
 800c6c8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c6cc:	4422      	add	r2, r4
 800c6ce:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c6d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c6d6:	3302      	adds	r3, #2
 800c6d8:	e7c5      	b.n	800c666 <_printf_common+0x62>
 800c6da:	2301      	movs	r3, #1
 800c6dc:	4622      	mov	r2, r4
 800c6de:	4639      	mov	r1, r7
 800c6e0:	4630      	mov	r0, r6
 800c6e2:	47c0      	blx	r8
 800c6e4:	3001      	adds	r0, #1
 800c6e6:	d0e6      	beq.n	800c6b6 <_printf_common+0xb2>
 800c6e8:	f109 0901 	add.w	r9, r9, #1
 800c6ec:	e7d8      	b.n	800c6a0 <_printf_common+0x9c>
	...

0800c6f0 <_printf_i>:
 800c6f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c6f4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c6f8:	460c      	mov	r4, r1
 800c6fa:	7e09      	ldrb	r1, [r1, #24]
 800c6fc:	b085      	sub	sp, #20
 800c6fe:	296e      	cmp	r1, #110	; 0x6e
 800c700:	4617      	mov	r7, r2
 800c702:	4606      	mov	r6, r0
 800c704:	4698      	mov	r8, r3
 800c706:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c708:	f000 80b3 	beq.w	800c872 <_printf_i+0x182>
 800c70c:	d822      	bhi.n	800c754 <_printf_i+0x64>
 800c70e:	2963      	cmp	r1, #99	; 0x63
 800c710:	d036      	beq.n	800c780 <_printf_i+0x90>
 800c712:	d80a      	bhi.n	800c72a <_printf_i+0x3a>
 800c714:	2900      	cmp	r1, #0
 800c716:	f000 80b9 	beq.w	800c88c <_printf_i+0x19c>
 800c71a:	2958      	cmp	r1, #88	; 0x58
 800c71c:	f000 8083 	beq.w	800c826 <_printf_i+0x136>
 800c720:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c724:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c728:	e032      	b.n	800c790 <_printf_i+0xa0>
 800c72a:	2964      	cmp	r1, #100	; 0x64
 800c72c:	d001      	beq.n	800c732 <_printf_i+0x42>
 800c72e:	2969      	cmp	r1, #105	; 0x69
 800c730:	d1f6      	bne.n	800c720 <_printf_i+0x30>
 800c732:	6820      	ldr	r0, [r4, #0]
 800c734:	6813      	ldr	r3, [r2, #0]
 800c736:	0605      	lsls	r5, r0, #24
 800c738:	f103 0104 	add.w	r1, r3, #4
 800c73c:	d52a      	bpl.n	800c794 <_printf_i+0xa4>
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	6011      	str	r1, [r2, #0]
 800c742:	2b00      	cmp	r3, #0
 800c744:	da03      	bge.n	800c74e <_printf_i+0x5e>
 800c746:	222d      	movs	r2, #45	; 0x2d
 800c748:	425b      	negs	r3, r3
 800c74a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c74e:	486f      	ldr	r0, [pc, #444]	; (800c90c <_printf_i+0x21c>)
 800c750:	220a      	movs	r2, #10
 800c752:	e039      	b.n	800c7c8 <_printf_i+0xd8>
 800c754:	2973      	cmp	r1, #115	; 0x73
 800c756:	f000 809d 	beq.w	800c894 <_printf_i+0x1a4>
 800c75a:	d808      	bhi.n	800c76e <_printf_i+0x7e>
 800c75c:	296f      	cmp	r1, #111	; 0x6f
 800c75e:	d020      	beq.n	800c7a2 <_printf_i+0xb2>
 800c760:	2970      	cmp	r1, #112	; 0x70
 800c762:	d1dd      	bne.n	800c720 <_printf_i+0x30>
 800c764:	6823      	ldr	r3, [r4, #0]
 800c766:	f043 0320 	orr.w	r3, r3, #32
 800c76a:	6023      	str	r3, [r4, #0]
 800c76c:	e003      	b.n	800c776 <_printf_i+0x86>
 800c76e:	2975      	cmp	r1, #117	; 0x75
 800c770:	d017      	beq.n	800c7a2 <_printf_i+0xb2>
 800c772:	2978      	cmp	r1, #120	; 0x78
 800c774:	d1d4      	bne.n	800c720 <_printf_i+0x30>
 800c776:	2378      	movs	r3, #120	; 0x78
 800c778:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c77c:	4864      	ldr	r0, [pc, #400]	; (800c910 <_printf_i+0x220>)
 800c77e:	e055      	b.n	800c82c <_printf_i+0x13c>
 800c780:	6813      	ldr	r3, [r2, #0]
 800c782:	1d19      	adds	r1, r3, #4
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	6011      	str	r1, [r2, #0]
 800c788:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c78c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c790:	2301      	movs	r3, #1
 800c792:	e08c      	b.n	800c8ae <_printf_i+0x1be>
 800c794:	681b      	ldr	r3, [r3, #0]
 800c796:	6011      	str	r1, [r2, #0]
 800c798:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c79c:	bf18      	it	ne
 800c79e:	b21b      	sxthne	r3, r3
 800c7a0:	e7cf      	b.n	800c742 <_printf_i+0x52>
 800c7a2:	6813      	ldr	r3, [r2, #0]
 800c7a4:	6825      	ldr	r5, [r4, #0]
 800c7a6:	1d18      	adds	r0, r3, #4
 800c7a8:	6010      	str	r0, [r2, #0]
 800c7aa:	0628      	lsls	r0, r5, #24
 800c7ac:	d501      	bpl.n	800c7b2 <_printf_i+0xc2>
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	e002      	b.n	800c7b8 <_printf_i+0xc8>
 800c7b2:	0668      	lsls	r0, r5, #25
 800c7b4:	d5fb      	bpl.n	800c7ae <_printf_i+0xbe>
 800c7b6:	881b      	ldrh	r3, [r3, #0]
 800c7b8:	4854      	ldr	r0, [pc, #336]	; (800c90c <_printf_i+0x21c>)
 800c7ba:	296f      	cmp	r1, #111	; 0x6f
 800c7bc:	bf14      	ite	ne
 800c7be:	220a      	movne	r2, #10
 800c7c0:	2208      	moveq	r2, #8
 800c7c2:	2100      	movs	r1, #0
 800c7c4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c7c8:	6865      	ldr	r5, [r4, #4]
 800c7ca:	60a5      	str	r5, [r4, #8]
 800c7cc:	2d00      	cmp	r5, #0
 800c7ce:	f2c0 8095 	blt.w	800c8fc <_printf_i+0x20c>
 800c7d2:	6821      	ldr	r1, [r4, #0]
 800c7d4:	f021 0104 	bic.w	r1, r1, #4
 800c7d8:	6021      	str	r1, [r4, #0]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d13d      	bne.n	800c85a <_printf_i+0x16a>
 800c7de:	2d00      	cmp	r5, #0
 800c7e0:	f040 808e 	bne.w	800c900 <_printf_i+0x210>
 800c7e4:	4665      	mov	r5, ip
 800c7e6:	2a08      	cmp	r2, #8
 800c7e8:	d10b      	bne.n	800c802 <_printf_i+0x112>
 800c7ea:	6823      	ldr	r3, [r4, #0]
 800c7ec:	07db      	lsls	r3, r3, #31
 800c7ee:	d508      	bpl.n	800c802 <_printf_i+0x112>
 800c7f0:	6923      	ldr	r3, [r4, #16]
 800c7f2:	6862      	ldr	r2, [r4, #4]
 800c7f4:	429a      	cmp	r2, r3
 800c7f6:	bfde      	ittt	le
 800c7f8:	2330      	movle	r3, #48	; 0x30
 800c7fa:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c7fe:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c802:	ebac 0305 	sub.w	r3, ip, r5
 800c806:	6123      	str	r3, [r4, #16]
 800c808:	f8cd 8000 	str.w	r8, [sp]
 800c80c:	463b      	mov	r3, r7
 800c80e:	aa03      	add	r2, sp, #12
 800c810:	4621      	mov	r1, r4
 800c812:	4630      	mov	r0, r6
 800c814:	f7ff fef6 	bl	800c604 <_printf_common>
 800c818:	3001      	adds	r0, #1
 800c81a:	d14d      	bne.n	800c8b8 <_printf_i+0x1c8>
 800c81c:	f04f 30ff 	mov.w	r0, #4294967295
 800c820:	b005      	add	sp, #20
 800c822:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c826:	4839      	ldr	r0, [pc, #228]	; (800c90c <_printf_i+0x21c>)
 800c828:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c82c:	6813      	ldr	r3, [r2, #0]
 800c82e:	6821      	ldr	r1, [r4, #0]
 800c830:	1d1d      	adds	r5, r3, #4
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	6015      	str	r5, [r2, #0]
 800c836:	060a      	lsls	r2, r1, #24
 800c838:	d50b      	bpl.n	800c852 <_printf_i+0x162>
 800c83a:	07ca      	lsls	r2, r1, #31
 800c83c:	bf44      	itt	mi
 800c83e:	f041 0120 	orrmi.w	r1, r1, #32
 800c842:	6021      	strmi	r1, [r4, #0]
 800c844:	b91b      	cbnz	r3, 800c84e <_printf_i+0x15e>
 800c846:	6822      	ldr	r2, [r4, #0]
 800c848:	f022 0220 	bic.w	r2, r2, #32
 800c84c:	6022      	str	r2, [r4, #0]
 800c84e:	2210      	movs	r2, #16
 800c850:	e7b7      	b.n	800c7c2 <_printf_i+0xd2>
 800c852:	064d      	lsls	r5, r1, #25
 800c854:	bf48      	it	mi
 800c856:	b29b      	uxthmi	r3, r3
 800c858:	e7ef      	b.n	800c83a <_printf_i+0x14a>
 800c85a:	4665      	mov	r5, ip
 800c85c:	fbb3 f1f2 	udiv	r1, r3, r2
 800c860:	fb02 3311 	mls	r3, r2, r1, r3
 800c864:	5cc3      	ldrb	r3, [r0, r3]
 800c866:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c86a:	460b      	mov	r3, r1
 800c86c:	2900      	cmp	r1, #0
 800c86e:	d1f5      	bne.n	800c85c <_printf_i+0x16c>
 800c870:	e7b9      	b.n	800c7e6 <_printf_i+0xf6>
 800c872:	6813      	ldr	r3, [r2, #0]
 800c874:	6825      	ldr	r5, [r4, #0]
 800c876:	6961      	ldr	r1, [r4, #20]
 800c878:	1d18      	adds	r0, r3, #4
 800c87a:	6010      	str	r0, [r2, #0]
 800c87c:	0628      	lsls	r0, r5, #24
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	d501      	bpl.n	800c886 <_printf_i+0x196>
 800c882:	6019      	str	r1, [r3, #0]
 800c884:	e002      	b.n	800c88c <_printf_i+0x19c>
 800c886:	066a      	lsls	r2, r5, #25
 800c888:	d5fb      	bpl.n	800c882 <_printf_i+0x192>
 800c88a:	8019      	strh	r1, [r3, #0]
 800c88c:	2300      	movs	r3, #0
 800c88e:	6123      	str	r3, [r4, #16]
 800c890:	4665      	mov	r5, ip
 800c892:	e7b9      	b.n	800c808 <_printf_i+0x118>
 800c894:	6813      	ldr	r3, [r2, #0]
 800c896:	1d19      	adds	r1, r3, #4
 800c898:	6011      	str	r1, [r2, #0]
 800c89a:	681d      	ldr	r5, [r3, #0]
 800c89c:	6862      	ldr	r2, [r4, #4]
 800c89e:	2100      	movs	r1, #0
 800c8a0:	4628      	mov	r0, r5
 800c8a2:	f7f3 fc95 	bl	80001d0 <memchr>
 800c8a6:	b108      	cbz	r0, 800c8ac <_printf_i+0x1bc>
 800c8a8:	1b40      	subs	r0, r0, r5
 800c8aa:	6060      	str	r0, [r4, #4]
 800c8ac:	6863      	ldr	r3, [r4, #4]
 800c8ae:	6123      	str	r3, [r4, #16]
 800c8b0:	2300      	movs	r3, #0
 800c8b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c8b6:	e7a7      	b.n	800c808 <_printf_i+0x118>
 800c8b8:	6923      	ldr	r3, [r4, #16]
 800c8ba:	462a      	mov	r2, r5
 800c8bc:	4639      	mov	r1, r7
 800c8be:	4630      	mov	r0, r6
 800c8c0:	47c0      	blx	r8
 800c8c2:	3001      	adds	r0, #1
 800c8c4:	d0aa      	beq.n	800c81c <_printf_i+0x12c>
 800c8c6:	6823      	ldr	r3, [r4, #0]
 800c8c8:	079b      	lsls	r3, r3, #30
 800c8ca:	d413      	bmi.n	800c8f4 <_printf_i+0x204>
 800c8cc:	68e0      	ldr	r0, [r4, #12]
 800c8ce:	9b03      	ldr	r3, [sp, #12]
 800c8d0:	4298      	cmp	r0, r3
 800c8d2:	bfb8      	it	lt
 800c8d4:	4618      	movlt	r0, r3
 800c8d6:	e7a3      	b.n	800c820 <_printf_i+0x130>
 800c8d8:	2301      	movs	r3, #1
 800c8da:	464a      	mov	r2, r9
 800c8dc:	4639      	mov	r1, r7
 800c8de:	4630      	mov	r0, r6
 800c8e0:	47c0      	blx	r8
 800c8e2:	3001      	adds	r0, #1
 800c8e4:	d09a      	beq.n	800c81c <_printf_i+0x12c>
 800c8e6:	3501      	adds	r5, #1
 800c8e8:	68e3      	ldr	r3, [r4, #12]
 800c8ea:	9a03      	ldr	r2, [sp, #12]
 800c8ec:	1a9b      	subs	r3, r3, r2
 800c8ee:	42ab      	cmp	r3, r5
 800c8f0:	dcf2      	bgt.n	800c8d8 <_printf_i+0x1e8>
 800c8f2:	e7eb      	b.n	800c8cc <_printf_i+0x1dc>
 800c8f4:	2500      	movs	r5, #0
 800c8f6:	f104 0919 	add.w	r9, r4, #25
 800c8fa:	e7f5      	b.n	800c8e8 <_printf_i+0x1f8>
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d1ac      	bne.n	800c85a <_printf_i+0x16a>
 800c900:	7803      	ldrb	r3, [r0, #0]
 800c902:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c906:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c90a:	e76c      	b.n	800c7e6 <_printf_i+0xf6>
 800c90c:	0800ca69 	.word	0x0800ca69
 800c910:	0800ca7a 	.word	0x0800ca7a

0800c914 <memcpy>:
 800c914:	b510      	push	{r4, lr}
 800c916:	1e43      	subs	r3, r0, #1
 800c918:	440a      	add	r2, r1
 800c91a:	4291      	cmp	r1, r2
 800c91c:	d100      	bne.n	800c920 <memcpy+0xc>
 800c91e:	bd10      	pop	{r4, pc}
 800c920:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c924:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c928:	e7f7      	b.n	800c91a <memcpy+0x6>

0800c92a <memmove>:
 800c92a:	4288      	cmp	r0, r1
 800c92c:	b510      	push	{r4, lr}
 800c92e:	eb01 0302 	add.w	r3, r1, r2
 800c932:	d807      	bhi.n	800c944 <memmove+0x1a>
 800c934:	1e42      	subs	r2, r0, #1
 800c936:	4299      	cmp	r1, r3
 800c938:	d00a      	beq.n	800c950 <memmove+0x26>
 800c93a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c93e:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c942:	e7f8      	b.n	800c936 <memmove+0xc>
 800c944:	4283      	cmp	r3, r0
 800c946:	d9f5      	bls.n	800c934 <memmove+0xa>
 800c948:	1881      	adds	r1, r0, r2
 800c94a:	1ad2      	subs	r2, r2, r3
 800c94c:	42d3      	cmn	r3, r2
 800c94e:	d100      	bne.n	800c952 <memmove+0x28>
 800c950:	bd10      	pop	{r4, pc}
 800c952:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c956:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c95a:	e7f7      	b.n	800c94c <memmove+0x22>

0800c95c <_realloc_r>:
 800c95c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c95e:	4607      	mov	r7, r0
 800c960:	4614      	mov	r4, r2
 800c962:	460e      	mov	r6, r1
 800c964:	b921      	cbnz	r1, 800c970 <_realloc_r+0x14>
 800c966:	4611      	mov	r1, r2
 800c968:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c96c:	f7ff bc6c 	b.w	800c248 <_malloc_r>
 800c970:	b922      	cbnz	r2, 800c97c <_realloc_r+0x20>
 800c972:	f7ff fc1b 	bl	800c1ac <_free_r>
 800c976:	4625      	mov	r5, r4
 800c978:	4628      	mov	r0, r5
 800c97a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c97c:	f000 f814 	bl	800c9a8 <_malloc_usable_size_r>
 800c980:	42a0      	cmp	r0, r4
 800c982:	d20f      	bcs.n	800c9a4 <_realloc_r+0x48>
 800c984:	4621      	mov	r1, r4
 800c986:	4638      	mov	r0, r7
 800c988:	f7ff fc5e 	bl	800c248 <_malloc_r>
 800c98c:	4605      	mov	r5, r0
 800c98e:	2800      	cmp	r0, #0
 800c990:	d0f2      	beq.n	800c978 <_realloc_r+0x1c>
 800c992:	4631      	mov	r1, r6
 800c994:	4622      	mov	r2, r4
 800c996:	f7ff ffbd 	bl	800c914 <memcpy>
 800c99a:	4631      	mov	r1, r6
 800c99c:	4638      	mov	r0, r7
 800c99e:	f7ff fc05 	bl	800c1ac <_free_r>
 800c9a2:	e7e9      	b.n	800c978 <_realloc_r+0x1c>
 800c9a4:	4635      	mov	r5, r6
 800c9a6:	e7e7      	b.n	800c978 <_realloc_r+0x1c>

0800c9a8 <_malloc_usable_size_r>:
 800c9a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c9ac:	1f18      	subs	r0, r3, #4
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	bfbc      	itt	lt
 800c9b2:	580b      	ldrlt	r3, [r1, r0]
 800c9b4:	18c0      	addlt	r0, r0, r3
 800c9b6:	4770      	bx	lr

0800c9b8 <_init>:
 800c9b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9ba:	bf00      	nop
 800c9bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9be:	bc08      	pop	{r3}
 800c9c0:	469e      	mov	lr, r3
 800c9c2:	4770      	bx	lr

0800c9c4 <_fini>:
 800c9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9c6:	bf00      	nop
 800c9c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c9ca:	bc08      	pop	{r3}
 800c9cc:	469e      	mov	lr, r3
 800c9ce:	4770      	bx	lr
