analyze -library WORK -format vhdl {./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/constants.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/fa.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/iv.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/nd2.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/mux21_generic.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/rca.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/CSblock.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/SUM_GENERATOR.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/PGnet.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/PG.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/G.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/BUF.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/BUF1.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/CARRY_GENERATOR.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/P4_adder/P4_adder.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/xor2.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_block/add_sub_block.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/comparator/zero_detector.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/comparator/comparator.vhd ./DLX/DATAPATH/ALU/add_sub_comp_block/add_sub_comp_block.vhd ./DLX/DATAPATH/ALU/Booth_multiplier/Comp2.vhd ./DLX/DATAPATH/ALU/Booth_multiplier/encoder33.vhd ./DLX/DATAPATH/ALU/Booth_multiplier/mux51.vhd ./DLX/DATAPATH/ALU/Booth_multiplier/sign_ext.vhd ./DLX/DATAPATH/ALU/Booth_multiplier/boothmul.vhd ./DLX/DATAPATH/ALU/T2_shifter/mux21.vhd ./DLX/DATAPATH/ALU/T2_shifter/mux41_generic.vhd ./DLX/DATAPATH/ALU/T2_shifter/mux61.vhd ./DLX/DATAPATH/ALU/T2_shifter/mux81_generic.vhd ./DLX/DATAPATH/ALU/T2_shifter/T2_shifter.vhd ./DLX/DATAPATH/ALU/ALU_package.vhd ./DLX/DATAPATH/ALU/logic_unit/and2_generic.vhd ./DLX/DATAPATH/ALU/logic_unit/xor2_generic.vhd ./DLX/DATAPATH/ALU/logic_unit/or2_generic.vhd ./DLX/DATAPATH/ALU/logic_unit/logic_unit.vhd ./DLX/DATAPATH/ALU/ALU_datapath.vhd ./DLX/DATAPATH/ALU/ALU_control.vhd ./DLX/DATAPATH/ALU/ALU.vhd ./myTypesDLX.vhd ./DLX/DATAPATH/components/fd.vhd ./DLX/DATAPATH/components/register.vhd ./DLX/DATAPATH/RF.vhd ./DLX/DATAPATH/HAZARD_DETECTION_UNIT.vhd ./DLX/DATAPATH/components/adder.vhd ./DLX/DATAPATH/sign_ext_dp.vhd ./DLX/DATAPATH/sign_extend_mem.vhd ./DLX/DATAPATH/FORWARDING_UNIT.vhd ./DLX/DATAPATH/a.b-DataPath2.vhd ./DLX/CU_HW.vhd ./DLX/DLX.vhd}

elaborate DLX -architecture STRUCT -library WORK

compile -exact_map
