#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar 18 19:46:32 2025
# Process ID: 6988
# Current directory: E:/Electronics/Verilog Projects/RISC-V Pipelined Core
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6340 E:\Electronics\Verilog Projects\RISC-V Pipelined Core\RISC-V Pipelined Core.xpr
# Log file: E:/Electronics/Verilog Projects/RISC-V Pipelined Core/vivado.log
# Journal file: E:/Electronics/Verilog Projects/RISC-V Pipelined Core\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 786.102 ; gain = 181.031
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Pipeline_top_tb_behav -key {Behavioral:sim_1:Functional:Pipeline_top_tb} -tclbatch {Pipeline_top_tb.tcl} -view {{E:/Electronics/Verilog Projects/RISC-V Pipelined Core/Pipeline_top_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config {E:/Electronics/Verilog Projects/RISC-V Pipelined Core/Pipeline_top_tb_behav.wcfg}
source Pipeline_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 120 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 860.379 ; gain = 33.039
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Pipeline_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 860.379 ; gain = 33.039
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 866.785 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 866.785 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 933.539 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/Electronics/Verilog -notrace
couldn't read file "E:/Electronics/Verilog": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 18 20:02:58 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 933.539 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 933.539 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'ImmSrc' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
ERROR: [VRFC 10-3180] cannot find port 'ImmSrc' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'ImmSrc' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
ERROR: [VRFC 10-3180] cannot find port 'ImmSrcD' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v:18]
ERROR: [VRFC 10-3180] cannot find port 'ImmSrc' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.238 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'ImmSrc' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
ERROR: [VRFC 10-3180] cannot find port 'ImmSrc' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'ImmSrc' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ImmSrcD' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v:18]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ImmSrcD' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 120 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.660 ; gain = 4.422
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ImmSrcD' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v:18]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ImmSrcD' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 105 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.660 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'ImmSrc' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
ERROR: [VRFC 10-3180] cannot find port 'ImmSrcD' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'ImmSrc' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 105 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1104.660 ; gain = 0.000
run 50 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1104.660 ; gain = 0.000
run 50 ns
run 50 ns
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.660 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'funct7_5' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v:22]
ERROR: [VRFC 10-3180] cannot find port 'opcode_5' on this module [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v:21]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

save_wave_config {E:/Electronics/Verilog Projects/RISC-V Pipelined Core/Pipeline_top_tb_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1104.660 ; gain = 0.000
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 105 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1104.660 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 105 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.660 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 105 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.660 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 105 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.660 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 105 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1104.660 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Pipeline_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Pipeline_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decode_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fetch_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Memory_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/PC_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Pipeline_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/WriteBack_Cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteBack_Cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Main_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/mux_2X1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pipeline_top_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.sim/sim_1/behav/xsim'
"xelab -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9ccd67f064064eb4a4204e2d1f8a53da --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_top_tb_behav xil_defaultlib.Pipeline_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'ImmSrc' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v:48]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'AluControl' [E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v:33]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Fetch_Cycle.v" Line 2. Module Fetch_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Decode_Cycle.v" Line 1. Module Decode_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Control_Unit_Top.v" Line 1. Module Control_Unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU_Decoder.v" Line 3. Module ALU_Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Execute_Cycle.v" Line 1. Module Execute_Cycle doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sources_1/new/Data_Memory.v" Line 3. Module data_mem doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Instr_Mem
Compiling module xil_defaultlib.PC_adder
Compiling module xil_defaultlib.Fetch_Cycle
Compiling module xil_defaultlib.Main_Decoder
Compiling module xil_defaultlib.ALU_Decoder
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decode_Cycle
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Execute_Cycle
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.Memory_Cycle
Compiling module xil_defaultlib.WriteBack_Cycle
Compiling module xil_defaultlib.Pipeline_top
Compiling module xil_defaultlib.Pipeline_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
$finish called at time : 105 ns : File "E:/Electronics/Verilog Projects/RISC-V Pipelined Core/RISC-V Pipelined Core.srcs/sim_1/new/Pipeline_top_tb.v" Line 16
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1104.660 ; gain = 0.000
save_wave_config {E:/Electronics/Verilog Projects/RISC-V Pipelined Core/Pipeline_top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 18 23:37:23 2025...
