Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 12 22:19:41 2024
| Host         : LAPTOP-GEPADMVF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+-------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          | Enable Signal |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+---------------+-------------------------------------------+------------------+----------------+--------------+
|  Inst_MainFSM/typeDraw         |               | Inst_VGA_Manager/Inst_VGA_Sync/SyncEnable |                1 |              1 |         1.00 |
|  Inst_PLL/inst/clk_out1        |               | Inst_VGA_Manager/Inst_VGA_Sync/h_sync0    |                1 |              1 |         1.00 |
|  Inst_PLL/inst/clk_out1        |               | Inst_VGA_Manager/Inst_VGA_Sync/v_sync0    |                1 |              1 |         1.00 |
|  Inst_Clock_Converter/clk_temp |               |                                           |                1 |              6 |         6.00 |
|  Inst_PLL/inst/clk_out1        |               | Inst_VGA_Manager/Inst_VGA_Sync/p_0_in     |                5 |             11 |         2.20 |
|  Inst_ClockDistributor/clk_CV  |               |                                           |                7 |             14 |         2.00 |
|  Inst_ClockDistributor/clk_CV  |               | Inst_Clock_Converter/clk_temp_0           |                6 |             20 |         3.33 |
|  Inst_PLL/inst/clk_out1        |               |                                           |               13 |             34 |         2.62 |
+--------------------------------+---------------+-------------------------------------------+------------------+----------------+--------------+


