{"vcs1":{"timestamp_begin":1711536508.507429899, "rt":0.82, "ut":0.57, "st":0.11}}
{"vcselab":{"timestamp_begin":1711536509.392452952, "rt":0.56, "ut":0.33, "st":0.10}}
{"link":{"timestamp_begin":1711536510.012840829, "rt":0.24, "ut":0.16, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711536507.998870700}
{"VCS_COMP_START_TIME": 1711536507.998870700}
{"VCS_COMP_END_TIME": 1711536511.835190784}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331068}}
{"stitch_vcselab": {"peak_mem": 226168}}
