// Seed: 2878619681
module module_0 (
    output tri1 id_0,
    output wand id_1,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    output supply1 id_10,
    output supply0 id_11,
    input tri0 id_12,
    input supply1 id_13,
    output tri0 id_14,
    output tri id_15,
    output tri1 id_16,
    input wor id_17,
    input supply0 id_18
);
  assign module_1.id_13 = 0;
endmodule
module module_1 #(
    parameter id_18 = 32'd57
) (
    output wor id_0,
    output tri0 id_1,
    input uwire id_2,
    output wire id_3
    , id_24,
    input wire id_4,
    output tri0 id_5,
    output tri id_6,
    input wand id_7,
    input wire id_8,
    output uwire id_9,
    output wand id_10,
    output wand id_11,
    input tri1 id_12,
    output supply1 id_13,
    output uwire id_14,
    input wire id_15,
    output wire id_16,
    input uwire id_17,
    output tri0 _id_18,
    input wire id_19,
    input tri0 id_20,
    output uwire id_21,
    input supply0 id_22
);
  wire [-1 : 1] id_25;
  module_0 modCall_1 (
      id_14,
      id_10,
      id_20,
      id_20,
      id_12,
      id_8,
      id_14,
      id_15,
      id_8,
      id_15,
      id_21,
      id_9,
      id_22,
      id_2,
      id_1,
      id_9,
      id_14,
      id_4,
      id_19
  );
  struct packed {logic [id_18 : 1] id_26;} id_27;
endmodule
