
---------- Begin Simulation Statistics ----------
final_tick                               47146878303748648                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 474637                       # Simulator instruction rate (inst/s)
host_mem_usage                                6329640                       # Number of bytes of host memory used
host_op_rate                                   582113                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    89.37                       # Real time elapsed on the host
host_tick_rate                              543080455                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42418811                       # Number of instructions simulated
sim_ops                                      52024073                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.048536                       # Number of seconds simulated
sim_ticks                                 48535731510                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            17.522154                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  25705                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              146700                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect              4590                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            29411                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted            85325                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              2391                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           3504                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            1113                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 203927                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  55009                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted          136                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     486888                       # Number of instructions committed
system.cpu0.committedOps                       644295                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              2.216713                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            2                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            2                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage           14                       # number of prefetches that crossed the page
system.cpu0.discardedOps                        97520                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                       236680                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                           235749                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                            931                       # DTB misses
system.cpu0.dtb.perms_faults                        5                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                  126079                       # DTB read accesses
system.cpu0.dtb.read_hits                      125427                       # DTB read hits
system.cpu0.dtb.read_misses                       652                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data          931                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total          931                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total          931                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples          931                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0            931    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total          931                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                      931                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong                  931                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.write_accesses                 110601                       # DTB write accesses
system.cpu0.dtb.write_hits                     110322                       # DTB write hits
system.cpu0.dtb.write_misses                      279                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            536903                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions           132496                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions           38157                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                         187384                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.451118                       # IPC: instructions per cycle
system.cpu0.itb.accesses                       303220                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                           303220                       # DTB hits
system.cpu0.itb.inst_accesses                  303220                       # ITB inst accesses
system.cpu0.itb.inst_hits                      303220                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     103                       # number of quiesce instructions executed
system.cpu0.numCycles                         1079291                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                      103                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                 422822     65.63%     65.63% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   368      0.06%     65.68% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                     31      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead                112179     17.41%     83.10% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               108895     16.90%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  644295                       # Class of committed instruction
system.cpu0.quiesceCycles                    64709834                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.tickCycles                         891907                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            16.647478                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   8965                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               53852                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect              1067                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect            10631                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            33929                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               765                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           1188                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             423                       # Number of indirect misses.
system.cpu1.branchPred.lookups                  70796                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  15359                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          151                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                     162793                       # Number of instructions committed
system.cpu1.committedOps                       207081                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              1.823530                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued           10                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified           10                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage           10                       # number of prefetches that crossed the page
system.cpu1.discardedOps                        33873                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                        79466                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                            78955                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                            511                       # DTB misses
system.cpu1.dtb.perms_faults                       10                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                    12                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                   44281                       # DTB read accesses
system.cpu1.dtb.read_hits                       43849                       # DTB read hits
system.cpu1.dtb.read_misses                       432                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkCompletionTime::samples            6                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean        25704                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 25664.302679                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev  1564.295624                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::22528-24575            3     50.00%     50.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::26624-28671            3     50.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total            6                       # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkPageSizes::4K            6    100.00%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total            6                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data          511                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total          511                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            6                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            6                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total          517                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples          511                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0            511    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total          511                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                      511                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong                  511                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3            6                       # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.write_accesses                  35185                       # DTB write accesses
system.cpu1.dtb.write_hits                      35106                       # DTB write hits
system.cpu1.dtb.write_misses                       79                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions            179634                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions            52473                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions           17331                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                           3974                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.548387                       # IPC: instructions per cycle
system.cpu1.itb.accesses                        97707                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                            97700                       # DTB hits
system.cpu1.itb.inst_accesses                   97707                       # ITB inst accesses
system.cpu1.itb.inst_hits                       97700                       # ITB inst hits
system.cpu1.itb.inst_misses                         7                       # ITB inst misses
system.cpu1.itb.misses                              7                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkCompletionTime::samples            7                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean        19278                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 17646.942457                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev  8098.996975                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::10240-12287            3     42.86%     42.86% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::22528-24575            2     28.57%     71.43% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::26624-28671            2     28.57%    100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total            7                       # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkPageSizes::4K            7    100.00%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total            7                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            7                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            7                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            7                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            7                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total           14                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples            7                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0              7    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total            7                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                        7                       # Table walker walks requested
system.cpu1.itb.walker.walksLong                    7                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level3            7                       # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu1.numCycles                          296858                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                       15                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                 134121     64.77%     64.77% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   422      0.20%     64.97% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                    127      0.06%     65.03% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     65.03% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 37875     18.29%     83.32% # Class of committed instruction
system.cpu1.op_class_0::MemWrite                34536     16.68%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                  207081                       # Class of committed instruction
system.cpu1.quiesceCycles                    61349200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.tickCycles                         292884                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            28.497025                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                1968479                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             6907665                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect             48939                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1057408                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          5061845                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             28840                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          40300                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           11460                       # Number of indirect misses.
system.cpu2.branchPred.lookups                8646022                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                1402113                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2081                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   24487287                       # Number of instructions committed
system.cpu2.committedOps                     30292612                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              2.776021                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued          482                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit          553                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified         1721                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull          117                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage           99                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      6214114                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      7991885                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          7977027                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                          14858                       # DTB misses
system.cpu2.dtb.perms_faults                      194                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                   103                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 4145065                       # DTB read accesses
system.cpu2.dtb.read_hits                     4131838                       # DTB read hits
system.cpu2.dtb.read_misses                     13227                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          949                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 13495.277134                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12994.525876                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  5038.116582                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-16383          923     97.26%     97.26% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::16384-24575            6      0.63%     97.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-32767            8      0.84%     98.74% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-40959            7      0.74%     99.47% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::40960-49151            1      0.11%     99.58% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::49152-57343            3      0.32%     99.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::90112-98303            1      0.11%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          949                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          941     99.16%     99.16% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            8      0.84%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          949                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data        14858                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total        14858                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          949                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          949                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total        15807                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples        14858                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0          14858    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total        14858                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                    14858                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                14858                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          941                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                3846820                       # DTB write accesses
system.cpu2.dtb.write_hits                    3845189                       # DTB write hits
system.cpu2.dtb.write_misses                     1631                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          38489270                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions          2958190                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions         1196485                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                       23934324                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.360228                       # IPC: instructions per cycle
system.cpu2.itb.accesses                     14016325                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                         14011224                       # DTB hits
system.cpu2.itb.inst_accesses                14016325                       # ITB inst accesses
system.cpu2.itb.inst_hits                    14011224                       # ITB inst hits
system.cpu2.itb.inst_misses                      5101                       # ITB inst misses
system.cpu2.itb.misses                           5101                       # DTB misses
system.cpu2.itb.perms_faults                      579                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3270                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 12331.020183                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11868.306006                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  4713.183957                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2626     80.31%     80.31% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          492     15.05%     95.35% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           36      1.10%     96.45% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671          101      3.09%     99.54% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::53248-57343            1      0.03%     99.57% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439           14      0.43%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3270                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3270    100.00%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3270                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         5101                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         5101                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3270                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3270                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         8371                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         5101                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           5101    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         5101                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     5101                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 5101                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3270                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     200                       # number of quiesce instructions executed
system.cpu2.numCycles                        67977215                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                      200                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               22631612     74.71%     74.71% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 98993      0.33%     75.04% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                    858      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     75.04% # Class of committed instruction
system.cpu2.op_class_0::MemRead               3738465     12.34%     87.38% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              3822648     12.62%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                30292612                       # Class of committed instruction
system.cpu2.quiesceCycles                     1248244                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.tickCycles                       44042891                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            15.918029                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   2307                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups               14493                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect               354                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect             2827                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             8554                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               157                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            307                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             150                       # Number of indirect misses.
system.cpu3.branchPred.lookups                  19101                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                   4456                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           56                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                      45695                       # Number of instructions committed
system.cpu3.committedOps                        59738                       # Number of ops (including micro ops) committed
system.cpu3.cpi                              1.888565                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage           16                       # number of prefetches that crossed the page
system.cpu3.discardedOps                         9253                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                        23146                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                            22995                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                            151                       # DTB misses
system.cpu3.dtb.perms_faults                        5                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                   12660                       # DTB read accesses
system.cpu3.dtb.read_hits                       12533                       # DTB read hits
system.cpu3.dtb.read_misses                       127                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkCompletionTime::samples            4                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::mean        25704                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::gmean 25664.302679                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::stdev  1648.912369                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::22528-24575            2     50.00%     50.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::26624-28671            2     50.00%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkCompletionTime::total            4                       # Table walker service (enqueue to completion) latency
system.cpu3.dtb.walker.walkPageSizes::4K            4    100.00%    100.00% # Table walker page sizes translated
system.cpu3.dtb.walker.walkPageSizes::total            4                       # Table walker page sizes translated
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data          151                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total          151                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            4                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            4                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total          155                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkWaitTime::samples          151                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::0            151    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walkWaitTime::total          151                       # Table walker wait (enqueue to first request) latency
system.cpu3.dtb.walker.walks                      151                       # Table walker walks requested
system.cpu3.dtb.walker.walksLong                  151                       # Table walker walks initiated with long descriptors
system.cpu3.dtb.walker.walksLongTerminationLevel::Level3            4                       # Level at which table walker walks with long descriptors terminate
system.cpu3.dtb.write_accesses                  10486                       # DTB write accesses
system.cpu3.dtb.write_hits                      10462                       # DTB write hits
system.cpu3.dtb.write_misses                       24                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions             49997                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions            14166                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions            4323                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                           2973                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                              0.529502                       # IPC: instructions per cycle
system.cpu3.itb.accesses                        27328                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                            27317                       # DTB hits
system.cpu3.itb.inst_accesses                   27328                       # ITB inst accesses
system.cpu3.itb.inst_hits                       27317                       # ITB inst hits
system.cpu3.itb.inst_misses                        11                       # ITB inst misses
system.cpu3.itb.misses                             11                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkCompletionTime::samples           11                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::mean 21874.363636                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::gmean 20427.249556                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::stdev  7276.306196                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::10240-12287            3     27.27%     27.27% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::22528-24575            3     27.27%     54.55% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::26624-28671            5     45.45%    100.00% # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkCompletionTime::total           11                       # Table walker service (enqueue to completion) latency
system.cpu3.itb.walker.walkPageSizes::4K           11    100.00%    100.00% # Table walker page sizes translated
system.cpu3.itb.walker.walkPageSizes::total           11                       # Table walker page sizes translated
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst           11                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total           11                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst           11                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total           11                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total           22                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkWaitTime::samples           11                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::0             11    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walkWaitTime::total           11                       # Table walker wait (enqueue to first request) latency
system.cpu3.itb.walker.walks                       11                       # Table walker walks requested
system.cpu3.itb.walker.walksLong                   11                       # Table walker walks initiated with long descriptors
system.cpu3.itb.walker.walksLongTerminationLevel::Level3           11                       # Level at which table walker walks with long descriptors terminate
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu3.numCycles                           86298                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        5                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu3.op_class_0::IntAlu                  38305     64.12%     64.12% # Class of committed instruction
system.cpu3.op_class_0::IntMult                   104      0.17%     64.30% # Class of committed instruction
system.cpu3.op_class_0::IntDiv                     31      0.05%     64.35% # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0      0.00%     64.35% # Class of committed instruction
system.cpu3.op_class_0::MemRead                 10986     18.39%     82.74% # Class of committed instruction
system.cpu3.op_class_0::MemWrite                10312     17.26%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu3.op_class_0::total                   59738                       # Class of committed instruction
system.cpu3.quiesceCycles                    27926713                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.tickCycles                          83325                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          334                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       560127                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        946594                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes        12103680                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages         2955                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs              2955                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         7043                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          318                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       402830                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            318                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               1757                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            202072                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1620                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1620                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean              64                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1657                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3229                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3695                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       200314                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq       193920                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          331                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         5412                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side           12                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side           35                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       387784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       212965                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         1794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                610576                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side          640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side         3528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         1920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          852                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     12399360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       308311                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side        10560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        14400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12745283                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7276                       # Total snoops (count)
system.tol2bus.snoopTraffic                    341760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           404868                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.032769                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.259702                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 394708     97.49%     97.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8579      2.12%     99.61% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    883      0.22%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    526      0.13%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::6                     51      0.01%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::7                     38      0.01%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     58      0.01%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    25      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             404868                       # Request fanout histogram
system.tol2bus.respLayer6.occupancy              8568                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.reqLayer0.occupancy          291555140                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy         414998210                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          1816416                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1805706                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           314160                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy           104958                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6577367                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             21420                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy            17136                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            588336                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           821151                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             64260                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          16197851                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy             25704                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy            10710                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1603                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1603                       # Transaction distribution
system.iobus.trans_dist::WriteReq              190407                       # Transaction distribution
system.iobus.trans_dist::WriteResp             190407                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio         5148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       378872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       378872                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  384020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio         2871                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2871                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     12106208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     12106208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 12109079                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.respLayer1.occupancy           135482928                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4563702                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer10.occupancy             2756754                       # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer11.occupancy           724888663                       # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization               1.5                       # Layer utilization (%)
system.iocache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         189436                       # number of demand (read+write) misses
system.iocache.demand_misses::total            189436                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        189436                       # number of overall misses
system.iocache.overall_misses::total           189436                       # number of overall misses
system.iocache.demand_miss_latency::.pci_ide  22149865957                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  22149865957                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pci_ide  22149865957                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  22149865957                       # number of overall miss cycles
system.iocache.demand_accesses::.pci_ide       189436                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          189436                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       189436                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         189436                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.pci_ide 116925.325477                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116925.325477                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pci_ide 116925.325477                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116925.325477                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         17197                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  537                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    32.024209                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         189120                       # number of writebacks
system.iocache.writebacks::total               189120                       # number of writebacks
system.iocache.demand_mshr_misses::.pci_ide       189436                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       189436                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pci_ide       189436                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       189436                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.pci_ide  15384524813                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total  15384524813                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pci_ide  15384524813                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total  15384524813                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.pci_ide 81212.255395                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 81212.255395                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pci_ide 81212.255395                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 81212.255395                       # average overall mshr miss latency
system.iocache.replacements                    189436                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide           316                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              316                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.pci_ide     30262150                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     30262150                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.pci_ide          316                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            316                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.pci_ide 95766.297468                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 95766.297468                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.pci_ide          316                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          316                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pci_ide     18980950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18980950                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pci_ide 60066.297468                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 60066.297468                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.pci_ide       189120                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       189120                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.pci_ide  22119603807                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  22119603807                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.pci_ide       189120                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       189120                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.pci_ide 116960.680029                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116960.680029                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.pci_ide       189120                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       189120                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.pci_ide  15365543863                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total  15365543863                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.pci_ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pci_ide 81247.588108                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 81247.588108                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 189436                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               189436                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1704924                       # Number of tag accesses
system.iocache.tags.data_accesses             1704924                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1757                       # Transaction distribution
system.membus.trans_dist::ReadResp             196107                       # Transaction distribution
system.membus.trans_dist::WriteReq               1620                       # Transaction distribution
system.membus.trans_dist::WriteResp              1620                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       189120                       # Transaction distribution
system.membus.trans_dist::CleanEvict              316                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2026                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2908                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2905                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        194350                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        189393                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       378872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       378872                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         5148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         1606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       396149                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       402903                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 781775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     12103680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     12103680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2871                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         3212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     12602048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     12608131                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                24711811                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1916                       # Total snoops (count)
system.membus.snoopTraffic                      22272                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            392055                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000893                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029865                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  391705     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                     350      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              392055                       # Request fanout histogram
system.membus.reqLayer7.occupancy          1345048668                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               2.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             2756754                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              811104                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          838351492                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1209465                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions                400                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          200                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean             715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::underflows          200    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value          715                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            200                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    48695573775                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED       143000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     13814128                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13814128                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     13814128                       # number of overall hits
system.cpu2.icache.overall_hits::total       13814128                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst       193739                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        193739                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst       193739                       # number of overall misses
system.cpu2.icache.overall_misses::total       193739                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst  17313579654                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  17313579654                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst  17313579654                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  17313579654                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14007867                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14007867                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14007867                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14007867                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.013831                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013831                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.013831                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013831                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 89365.484771                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 89365.484771                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 89365.484771                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 89365.484771                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst       193739                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       193739                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst       193739                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       193739                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst  17175249294                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  17175249294                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst  17175249294                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  17175249294                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.013831                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.013831                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.013831                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.013831                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 88651.481085                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 88651.481085                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 88651.481085                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 88651.481085                       # average overall mshr miss latency
system.cpu2.icache.replacements                   305                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     13814128                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13814128                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst       193739                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       193739                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst  17313579654                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  17313579654                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14007867                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14007867                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.013831                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013831                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 89365.484771                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 89365.484771                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst       193739                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       193739                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst  17175249294                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  17175249294                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.013831                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.013831                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 88651.481085                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 88651.481085                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        107872.169504                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              24890                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              305                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            81.606557                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 107872.169504                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.051437                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.051437                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205438                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2         2812                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3        37299                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       165186                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.097960                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         28209474                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        28209474                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker        14441                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total        14441                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker        14441                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total        14441                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          843                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          843                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          843                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          843                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      8423058                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      8423058                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      8423058                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      8423058                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        15284                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        15284                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        15284                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        15284                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.055156                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.055156                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.055156                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.055156                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker  9991.765125                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  9991.765125                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker  9991.765125                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  9991.765125                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          843                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          843                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          843                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          843                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      6015450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      6015450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      6015450                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      6015450                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.055156                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.055156                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.055156                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.055156                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7135.765125                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7135.765125                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7135.765125                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7135.765125                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          602                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker        14441                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total        14441                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          843                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          843                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      8423058                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      8423058                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        15284                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        15284                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.055156                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.055156                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker  9991.765125                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  9991.765125                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          843                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          843                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      6015450                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      6015450                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.055156                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.055156                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7135.765125                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7135.765125                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse    15.939592                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs        15222                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          843                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.056940                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker    15.939592                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker     0.996225                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.996225                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses       123115                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses       123115                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker        41044                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total        41044                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker        41044                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total        41044                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          848                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          848                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          848                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          848                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      9159192                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      9159192                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      9159192                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      9159192                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker        41892                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total        41892                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker        41892                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total        41892                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.020243                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.020243                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.020243                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.020243                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker 10800.933962                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 10800.933962                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker 10800.933962                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 10800.933962                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          848                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          848                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          848                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          848                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      6737304                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      6737304                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      6737304                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      6737304                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.020243                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.020243                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.020243                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.020243                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  7944.933962                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  7944.933962                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  7944.933962                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  7944.933962                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          721                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker        41044                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total        41044                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          848                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      9159192                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      9159192                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker        41892                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total        41892                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.020243                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.020243                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker 10800.933962                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 10800.933962                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          848                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          848                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      6737304                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      6737304                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.020243                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.020243                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  7944.933962                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7944.933962                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.948394                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs        13572                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          848                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    16.004717                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker    15.948394                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker     0.996775                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.996775                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           13                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            3                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses       335984                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses       335984                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      7341660                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         7341660                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      7414514                       # number of overall hits
system.cpu2.dcache.overall_hits::total        7414514                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data        11436                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11436                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data        11872                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11872                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    626455032                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    626455032                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    626455032                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    626455032                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      7353096                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      7353096                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      7426386                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      7426386                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.001555                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.001555                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.001599                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.001599                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 54779.208814                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54779.208814                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 52767.438679                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 52767.438679                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         3910                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3910                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         3910                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3910                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data         7526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7526                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data         7861                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher          343                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8204                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data         2116                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         2116                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data    381984288                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    381984288                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data    384141996                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher     19469709                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    403611705                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data    117790722                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    117790722                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.001024                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001024                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.001059                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001105                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 50755.286739                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50755.286739                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 48866.810329                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher        56763                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 49196.941126                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data 55666.692817                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 55666.692817                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3784031                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3784031                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         2169                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2169                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    123291378                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    123291378                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      3786200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3786200                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000573                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000573                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 56842.497925                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56842.497925                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data          185                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total          185                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data         1984                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1984                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data          915                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          915                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data    119789208                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    119789208                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data    117790722                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    117790722                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000524                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 60377.625000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 60377.625000                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 128733.029508                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 128733.029508                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      3555902                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3555902                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         8788                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8788                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    489460566                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    489460566                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3564690                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3564690                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.002465                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002465                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 55696.468594                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 55696.468594                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         3505                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3505                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         5283                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         5283                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data         1201                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1201                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    258146700                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    258146700                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.001482                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.001482                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 48863.657013                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 48863.657013                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data          534                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          534                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data            2                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data          536                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          536                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.003731                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.003731                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.cpu2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.cpu2.data       175644                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       175644                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.cpu2.data     0.003731                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.003731                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu2.data        87822                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        87822                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data        72320                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        72320                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data          434                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total          434                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data        72754                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total        72754                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.005965                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.005965                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data          333                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total          333                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data      1982064                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total      1982064                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.004577                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.004577                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data  5952.144144                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total  5952.144144                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher          343                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total          343                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher     19469709                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total     19469709                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher        56763                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total        56763                       # average HardPFReq mshr miss latency
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data         1727                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         1727                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data          479                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total          479                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_miss_latency::.cpu2.data     13703088                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_miss_latency::total     13703088                       # number of WriteLineReq miss cycles
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data         2206                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total         2206                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.217135                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.217135                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_miss_latency::.cpu2.data 28607.699374                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_avg_miss_latency::total 28607.699374                       # average WriteLineReq miss latency
system.cpu2.dcache.WriteLineReq_mshr_hits::.cpu2.data          220                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_hits::total          220                       # number of WriteLineReq MSHR hits
system.cpu2.dcache.WriteLineReq_mshr_misses::.cpu2.data          259                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_misses::total          259                       # number of WriteLineReq MSHR misses
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::.cpu2.data      4048380                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_latency::total      4048380                       # number of WriteLineReq MSHR miss cycles
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::.cpu2.data     0.117407                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_mshr_miss_rate::total     0.117407                       # mshr miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu2.data 15630.810811                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.WriteLineReq_avg_mshr_miss_latency::total 15630.810811                       # average WriteLineReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        60488                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        60488                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          113                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          113                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data       331296                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       331296                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        60601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        60601                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.001865                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.001865                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data  2931.823009                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  2931.823009                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          113                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          113                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        60599                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        60599                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            1                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data        22134                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        22134                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        60600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        60600                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.000017                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000017                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data        22134                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        22134                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            1                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data        21420                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        21420                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.000017                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data        21420                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        21420                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_miss_latency::.cpu2.data       182784                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_miss_latency::total       182784                       # number of CleanSharedReq miss cycles
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::.cpu2.data          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_avg_miss_latency::total          inf                       # average CleanSharedReq miss latency
system.cpu2.dcache.CleanSharedReq_mshr_misses::.cpu2.data       193920                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_misses::total       193920                       # number of CleanSharedReq MSHR misses
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::.cpu2.data    276917824                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_latency::total    276917824                       # number of CleanSharedReq MSHR miss cycles
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::.cpu2.data          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanSharedReq accesses
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::.cpu2.data  1428.000330                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.CleanSharedReq_avg_mshr_miss_latency::total  1428.000330                       # average CleanSharedReq mshr miss latency
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        15646.377689                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs              61409                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1145                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            53.632314                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 12003.689753                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher  3642.687937                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.005724                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001737                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.007461                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14224                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          726                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        13275                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001801                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006783                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         15488852                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        15488852                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    8472218197.666667                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   10984203939.061569                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value   3986160388                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  30893630460                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON       61611128                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  50833309186                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst        27267                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           27267                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst        27267                       # number of overall hits
system.cpu3.icache.overall_hits::total          27267                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           49                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           49                       # number of overall misses
system.cpu3.icache.overall_misses::total           49                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst       629748                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       629748                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst       629748                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       629748                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst        27316                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        27316                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst        27316                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        27316                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.001794                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001794                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.001794                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001794                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst        12852                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total        12852                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst        12852                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total        12852                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           49                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           49                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst       594762                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       594762                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst       594762                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       594762                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.001794                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.001794                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.001794                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.001794                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst        12138                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total        12138                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst        12138                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total        12138                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst        27267                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          27267                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst       629748                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       629748                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst        27316                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        27316                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.001794                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001794                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst        12852                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total        12852                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           49                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst       594762                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       594762                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.001794                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.001794                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst        12138                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total        12138                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse         8385.161661                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst  8385.161661                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003998                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.003998                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004005                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            54681                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           54681                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.demand_hits::.cpu3.itb.walker           25                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total           25                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::.cpu3.itb.walker           25                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total           25                       # number of overall hits
system.cpu3.itb_walker_cache.demand_misses::.cpu3.itb.walker            8                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total            8                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::.cpu3.itb.walker            8                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total            8                       # number of overall misses
system.cpu3.itb_walker_cache.demand_miss_latency::.cpu3.itb.walker       145656                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total       145656                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::.cpu3.itb.walker       145656                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total       145656                       # number of overall miss cycles
system.cpu3.itb_walker_cache.demand_accesses::.cpu3.itb.walker           33                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total           33                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::.cpu3.itb.walker           33                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total           33                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.demand_miss_rate::.cpu3.itb.walker     0.242424                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.242424                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::.cpu3.itb.walker     0.242424                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.242424                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_miss_latency::.cpu3.itb.walker        18207                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total        18207                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::.cpu3.itb.walker        18207                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total        18207                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.demand_mshr_misses::.cpu3.itb.walker            8                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::.cpu3.itb.walker            8                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::.cpu3.itb.walker       122808                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total       122808                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::.cpu3.itb.walker       122808                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total       122808                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::.cpu3.itb.walker     0.242424                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.242424                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::.cpu3.itb.walker     0.242424                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.242424                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.itb.walker        15351                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total        15351                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.itb.walker        15351                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total        15351                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.replacements            8                       # number of replacements
system.cpu3.itb_walker_cache.ReadReq_hits::.cpu3.itb.walker           25                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total           25                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_misses::.cpu3.itb.walker            8                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::.cpu3.itb.walker       145656                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total       145656                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::.cpu3.itb.walker           33                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total           33                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_miss_rate::.cpu3.itb.walker     0.242424                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.242424                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::.cpu3.itb.walker        18207                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total        18207                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::.cpu3.itb.walker            8                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.itb.walker       122808                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total       122808                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.itb.walker     0.242424                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.242424                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.itb.walker        15351                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        15351                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           14                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            8                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     1.750000                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses          272                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses          272                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.demand_hits::.cpu3.dtb.walker          253                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          253                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::.cpu3.dtb.walker          253                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          253                       # number of overall hits
system.cpu3.dtb_walker_cache.demand_misses::.cpu3.dtb.walker            5                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::.cpu3.dtb.walker            5                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total            5                       # number of overall misses
system.cpu3.dtb_walker_cache.demand_miss_latency::.cpu3.dtb.walker        87822                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total        87822                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::.cpu3.dtb.walker        87822                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total        87822                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.demand_accesses::.cpu3.dtb.walker          258                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          258                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::.cpu3.dtb.walker          258                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          258                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::.cpu3.dtb.walker     0.019380                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.019380                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::.cpu3.dtb.walker     0.019380                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.019380                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::.cpu3.dtb.walker 17564.400000                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 17564.400000                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::.cpu3.dtb.walker 17564.400000                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 17564.400000                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.demand_mshr_misses::.cpu3.dtb.walker            5                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::.cpu3.dtb.walker            5                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::.cpu3.dtb.walker        73542                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total        73542                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::.cpu3.dtb.walker        73542                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total        73542                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::.cpu3.dtb.walker     0.019380                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.019380                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::.cpu3.dtb.walker     0.019380                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.019380                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu3.dtb.walker 14708.400000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 14708.400000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu3.dtb.walker 14708.400000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 14708.400000                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.replacements            5                       # number of replacements
system.cpu3.dtb_walker_cache.ReadReq_hits::.cpu3.dtb.walker          253                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          253                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_misses::.cpu3.dtb.walker            5                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::.cpu3.dtb.walker        87822                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total        87822                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::.cpu3.dtb.walker          258                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          258                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::.cpu3.dtb.walker     0.019380                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.019380                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu3.dtb.walker 17564.400000                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 17564.400000                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::.cpu3.dtb.walker            5                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu3.dtb.walker        73542                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total        73542                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu3.dtb.walker     0.019380                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.019380                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu3.dtb.walker 14708.400000                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 14708.400000                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            5                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            5                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses         2069                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses         2069                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data        22023                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           22023                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data        22190                       # number of overall hits
system.cpu3.dcache.overall_hits::total          22190                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data          143                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           143                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data          172                       # number of overall misses
system.cpu3.dcache.overall_misses::total          172                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data      1603644                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      1603644                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data      1603644                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      1603644                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data        22166                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        22166                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data        22362                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        22362                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.006451                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006451                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.007692                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007692                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 11214.293706                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 11214.293706                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data  9323.511628                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  9323.511628                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.unused_prefetches              116                       # number of HardPF blocks evicted w/o reference
system.cpu3.dcache.demand_mshr_hits::.cpu3.data            6                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data            6                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          137                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          137                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          166                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          166                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::.cpu3.data           20                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           20                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data      1457274                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1457274                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data      1587222                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1587222                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::.cpu3.data       469812                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total       469812                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.006181                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006181                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.007423                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.007423                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 10637.036496                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 10637.036496                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data  9561.578313                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  9561.578313                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::.cpu3.data 23490.600000                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 23490.600000                       # average overall mshr uncacheable latency
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data        11884                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          11884                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data          115                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          115                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data      1375164                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      1375164                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data        11999                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        11999                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.009584                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009584                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 11957.947826                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 11957.947826                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          111                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          111                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::.cpu3.data           14                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           14                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data      1253070                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1253070                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::.cpu3.data       469812                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       469812                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.009251                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.009251                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 11288.918919                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11288.918919                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data        10139                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         10139                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data           28                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data       228480                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total       228480                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data        10167                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        10167                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.002754                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.002754                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data         8160                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total         8160                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data           26                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::.cpu3.data            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data       204204                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       204204                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.002557                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002557                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data         7854                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total         7854                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_hits::.cpu3.data          167                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total          167                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu3.data           29                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total           29                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu3.data          196                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total          196                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu3.data     0.147959                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.147959                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_misses::.cpu3.data           29                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_misses::total           29                       # number of SoftPFExReq MSHR misses
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::.cpu3.data       129948                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_latency::total       129948                       # number of SoftPFExReq MSHR miss cycles
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::.cpu3.data     0.147959                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_mshr_miss_rate::total     0.147959                       # mshr miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu3.data  4480.965517                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.SoftPFExReq_avg_mshr_miss_latency::total  4480.965517                       # average SoftPFExReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          123                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          123                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           16                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data        48552                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        48552                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.115108                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.115108                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data  3034.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  3034.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           16                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          139                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          139                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          139                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse         9936.943176                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               1879                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              355                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.292958                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data  7997.007708                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher  1939.935468                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003813                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000925                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004738                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000903                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003796                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            45400                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           45400                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.numPwrStateTransitions                206                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          104                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    459635943.923077                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   173383312.742323                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          104    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      3735652                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1599241476                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            104                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON      770538558                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  47802138168                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       303210                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          303210                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       303210                       # number of overall hits
system.cpu0.icache.overall_hits::total         303210                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst       291312                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       291312                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst       291312                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       291312                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       303220                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       303220                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       303220                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       303220                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29131.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29131.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29131.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29131.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_misses::.cpu0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst       284172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       284172                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst       284172                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       284172                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28417.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28417.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28417.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28417.200000                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       303210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         303210                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst       291312                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       291312                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       303220                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       303220                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29131.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29131.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst       284172                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       284172                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28417.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28417.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse         5644.086887                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst  5644.086887                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002691                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002691                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002692                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           606450                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          606450                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.demand_hits::.cpu0.dtb.walker         1638                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total         1638                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.cpu0.dtb.walker         1638                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total         1638                       # number of overall hits
system.cpu0.dtb_walker_cache.demand_accesses::.cpu0.dtb.walker         1638                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total         1638                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.cpu0.dtb.walker         1638                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total         1638                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.ReadReq_hits::.cpu0.dtb.walker         1638                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total         1638                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_accesses::.cpu0.dtb.walker         1638                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total         1638                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses        13104                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses        13104                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       224569                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          224569                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       226147                       # number of overall hits
system.cpu0.dcache.overall_hits::total         226147                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         2808                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2808                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         3141                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3141                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data     12804876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     12804876                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data     12804876                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     12804876                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       227377                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       227377                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       229288                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       229288                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.012350                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012350                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.013699                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.013699                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data  4560.141026                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  4560.141026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data  4076.687679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  4076.687679                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.demand_mshr_hits::.cpu0.data          217                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          217                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data          217                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          217                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         2591                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         2591                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         2917                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.dcache.prefetcher            1                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         2918                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::.cpu0.data         1204                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1204                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data      9207744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total      9207744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data     10315872                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.dcache.prefetcher         4283                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     10320155                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::.cpu0.data    101622906                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    101622906                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.011395                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.011395                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.012722                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012726                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data  3553.741413                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  3553.741413                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data  3536.466232                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.dcache.prefetcher         4283                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  3536.722070                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::.cpu0.data 84404.406977                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 84404.406977                       # average overall mshr uncacheable latency
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       117927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         117927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         1933                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1933                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data      7596246                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      7596246                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       119860                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       119860                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.016127                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016127                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data  3929.770305                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  3929.770305                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          102                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         1831                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1831                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::.cpu0.data          803                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          803                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data      5826240                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5826240                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::.cpu0.data    101622906                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    101622906                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.015276                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015276                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data  3181.998908                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  3181.998908                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 126554.054795                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 126554.054795                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       106642                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        106642                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data          875                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          875                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data      5208630                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5208630                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       107517                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       107517                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.008138                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008138                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data  5952.720000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5952.720000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data          760                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          760                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.cpu0.data          401                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          401                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data      3381504                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      3381504                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.007069                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007069                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data  4449.347368                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4449.347368                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data         1578                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total         1578                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data          333                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total          333                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data         1911                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total         1911                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.174254                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.174254                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_misses::.cpu0.data          326                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_misses::total          326                       # number of SoftPFExReq MSHR misses
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::.cpu0.data      1108128                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_latency::total      1108128                       # number of SoftPFExReq MSHR miss cycles
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::.cpu0.data     0.170591                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_mshr_miss_rate::total     0.170591                       # mshr miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu0.data  3399.165644                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.SoftPFExReq_avg_mshr_miss_latency::total  3399.165644                       # average SoftPFExReq mshr miss latency
system.cpu0.dcache.HardPFReq_mshr_misses::.cpu0.dcache.prefetcher            1                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_misses::total            1                       # number of HardPFReq MSHR misses
system.cpu0.dcache.HardPFReq_mshr_miss_latency::.cpu0.dcache.prefetcher         4283                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_latency::total         4283                       # number of HardPFReq MSHR miss cycles
system.cpu0.dcache.HardPFReq_mshr_miss_rate::.cpu0.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::.cpu0.dcache.prefetcher         4283                       # average HardPFReq mshr miss latency
system.cpu0.dcache.HardPFReq_avg_mshr_miss_latency::total         4283                       # average HardPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          875                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          875                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          202                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          202                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       435540                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       435540                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.187558                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.187558                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  2156.138614                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  2156.138614                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          202                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          202                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1076                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1076                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1076                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1076                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         3721.282805                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              24376                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             2158                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.295644                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  3182.280508                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher   539.002297                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001517                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001774                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3178                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3161                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001515                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           465025                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          465025                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                   8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  24                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                   2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker            11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker             4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 964                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 220                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker           224                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           165                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                   4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.dtb.walker             5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.itb.walker             8                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1689                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst                  8                       # number of overall hits
system.l2.overall_hits::.cpu0.data                  1                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 24                       # number of overall hits
system.l2.overall_hits::.cpu1.data                  2                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker           11                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker            4                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                964                       # number of overall hits
system.l2.overall_hits::.cpu2.data                220                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker          224                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          165                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 49                       # number of overall hits
system.l2.overall_hits::.cpu3.data                  4                       # number of overall hits
system.l2.overall_hits::.cpu3.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::.cpu3.itb.walker            8                       # number of overall hits
system.l2.overall_hits::total                    1689                       # number of overall hits
system.l2.demand_misses::.cpu0.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                16                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                 6                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                 9                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst            192775                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data              3923                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher          241                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data                 7                       # number of demand (read+write) misses
system.l2.demand_misses::total                 196980                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst                2                       # number of overall misses
system.l2.overall_misses::.cpu0.data               16                       # number of overall misses
system.l2.overall_misses::.cpu1.inst                6                       # number of overall misses
system.l2.overall_misses::.cpu1.data                9                       # number of overall misses
system.l2.overall_misses::.cpu2.inst           192775                       # number of overall misses
system.l2.overall_misses::.cpu2.data             3923                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher          241                       # number of overall misses
system.l2.overall_misses::.cpu2.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::.cpu3.data                7                       # number of overall misses
system.l2.overall_misses::total                196980                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst       184212                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data      1277346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst       506940                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data       837522                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst  16888254852                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data    340712232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher     18914339                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dtb.walker        86394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data       908208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17251682045                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst       184212                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data      1277346                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst       506940                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data       837522                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst  16888254852                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data    340712232                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher     18914339                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dtb.walker        86394                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data       908208                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17251682045                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst              10                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data              17                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              30                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data              11                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst          193739                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data            4143                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher          241                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker          225                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          165                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data              11                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.itb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               198669                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst             10                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data             17                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             30                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data             11                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst         193739                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data           4143                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher          241                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker          225                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          165                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data             11                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.itb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              198669                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.941176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.200000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.818182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.995024                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.946898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dtb.walker     0.004444                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.636364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.991498                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.941176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.200000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.818182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.995024                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.946898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dtb.walker     0.004444                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.636364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.991498                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst        92106                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79834.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst        84490                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data        93058                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87606.042547                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 86849.918940                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 78482.734440                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dtb.walker        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data       129744                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87580.881536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst        92106                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79834.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst        84490                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data        93058                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87606.042547                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 86849.918940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 78482.734440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dtb.walker        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data       129744                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87580.881536                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 39                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         3                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             13                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu2.inst             10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  42                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 42                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst       192765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data         3891                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher          241                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            196938                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst       192765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data         3891                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher          241                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           196938                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu0.data         1204                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu1.data           37                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data         2116                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu3.data           20                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3377                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu0.inst       177072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data      1220226                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst       485520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data       805392                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst  16199658972                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data    323996778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher     18053256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dtb.walker        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data       883218                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16545363258                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst       177072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data      1220226                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst       485520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data       805392                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst  16199658972                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data    323996778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher     18053256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dtb.walker        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data       883218                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16545363258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu0.data     97032600                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu1.data       696150                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data    112564242                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu3.data       389844                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    210682836                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.941176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.200000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.994973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.939175                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dtb.walker     0.004444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.636364                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.991287                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.941176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.200000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.994973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.939175                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dtb.walker     0.004444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.636364                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991287                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst        88536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76264.125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst        80920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data        89488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84038.383379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 83268.254433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 74909.775934                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dtb.walker        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data       126174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84013.056180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst        88536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76264.125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst        80920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data        89488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84038.383379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 83268.254433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 74909.775934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dtb.walker        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data       126174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84013.056180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu0.data 80591.860465                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu1.data 18814.864865                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data 53196.711720                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu3.data 19492.200000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 62387.573586                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu0.data          803                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu1.data           25                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu2.data          915                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu3.data           14                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1757                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu0.data     97032600                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu1.data       696150                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data    112564242                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu3.data       389844                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    210682836                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu0.data 120837.608966                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data 123021.029508                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu3.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 119910.549801                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu0.data          401                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu1.data           12                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu2.data         1201                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.cpu3.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1620                       # number of WriteReq MSHR uncacheable
system.l2.WriteClean_hits::.writebacks             64                       # number of WriteClean hits
system.l2.WriteClean_hits::total                   64                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks           64                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total               64                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              69                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data            1036                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1203                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu2.data           586                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                586                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu2.data      3732078                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3732078                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           69                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         1622                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1789                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.361282                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.327557                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  6368.733788                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6368.733788                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu2.data          586                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           586                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      9929598                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      9929598                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.361282                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.327557                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 16944.706485                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16944.706485                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        19992                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        19992                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data        19992                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total        19992                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        16422                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        16422                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        16422                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        16422                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu2.data                5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data             10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           2895                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2905                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data       758982                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    227048430                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     227807412                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         2900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.998276                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 75898.200000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 78427.782383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78419.074699                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         2895                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data       723282                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    216713280                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    217436562                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.998276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72328.200000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 74857.782383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74849.074699                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.inst            8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.inst           24                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.dtb.walker           11                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.itb.walker            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.inst          964                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker          224                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.inst           49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.dtb.walker            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.itb.walker            8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1684                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu0.data            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.inst            6                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            9                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.inst       192775                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data         1028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher          241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data            7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          194075                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.inst       184212                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu0.data       518364                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.inst       506940                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data       837522                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.inst  16888254852                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data    113663802                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher     18914339                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dtb.walker        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data       908208                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17023874633                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.inst           10                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.dtb.walker           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.inst       193739                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data         1243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher          241                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker          225                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.inst           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.dtb.walker            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.itb.walker            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        195759                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.inst     0.200000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.857143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.inst     0.200000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.818182                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.995024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.827031                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dtb.walker     0.004444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.636364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.991398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.inst        92106                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.inst        84490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data        93058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 87606.042547                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 110567.900778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 78482.734440                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dtb.walker        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data       129744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87718.019492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu2.inst           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data           32                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           42                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.inst            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu0.data            6                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.inst            6                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data            9                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst       192765                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data          996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher          241                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data            7                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       194033                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.inst       177072                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data       496944                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.inst       485520                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data       805392                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst  16199658972                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data    107283498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher     18053256                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dtb.walker        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data       883218                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16327926696                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.inst     0.200000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.inst     0.200000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.818182                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.994973                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.801287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dtb.walker     0.004444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.636364                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.991183                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.inst        88536                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.inst        80920                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data        89488                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 84038.383379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 107714.355422                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 74909.775934                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dtb.walker        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data       126174                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84150.256379                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu2.data          148                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             148                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu2.data          151                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           151                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.980132                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.980132                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          148                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      2366196                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2366196                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.980132                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.980132                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 15987.810811                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 15987.810811                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 150669.002054                       # Cycle average of tags in use
system.l2.tags.total_refs                          12                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         5                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.400000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1750.840495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     4495.262722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     4135.194884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           53                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     7899.808323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     9013.904890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    100299.398313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     5876.528219                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher  1971.104586                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker    17.431864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data     6095.527760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.047826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.002802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000940                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.071845                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8447                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2816                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        37767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       200454                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004028                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115002                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1804777                       # Number of tag accesses
system.l2.tags.data_accesses                  1804777                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data           576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst      12336000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data        248512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher        14912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12602048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst     12336000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12336512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12103680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12103680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst         192750                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data           3883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher          233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              196907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       189120                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             189120                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             2637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data            21098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             7912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data            11868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst        254163265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data          5120187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher       307238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dtb.walker         1319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data             9230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             259644753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         2637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         7912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst    254163265                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        254173814                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      249376689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            249376689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      249376689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            2637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data           21098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            7912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data           11868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst       254163265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data         5120187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher       307238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dtb.walker         1319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data            9230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            509021441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    378240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples        32.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples    385472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples      7759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples       458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dtb.walker::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples        14.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000991346432                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17380                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17380                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              578713                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             361881                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      196907                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     189120                       # Number of write requests accepted
system.mem_ctrls.readBursts                    393814                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   378240                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             49284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             49250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             49291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             49200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             49212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             49244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             49132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             49158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             47264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             47264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             47279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             47284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             47280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             47264                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      63.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6278713436                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2953282500                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15138560936                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15945.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38445.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                    368480                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   355568                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  350985                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.79                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                393814                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               378240                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  195935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  195976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 179535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 178945                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65440                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    377.500244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   303.418053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.410482                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63          2070      3.16%      3.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127         7552     11.54%     14.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         3550      5.42%     20.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255         3616      5.53%     25.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319         3685      5.63%     31.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383         2853      4.36%     35.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447         2681      4.10%     39.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511         2996      4.58%     44.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575        36437     55.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65440                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17380                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.956559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    285.931899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         17287     99.46%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.01%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095           90      0.52%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17380                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      21.762198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.185546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     16.973482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         16691     96.04%     96.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           573      3.30%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             3      0.02%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             2      0.01%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.02%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      0.01%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           29      0.17%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            5      0.03%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           18      0.10%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           15      0.09%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           31      0.18%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            4      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17380                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12600672                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12103264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12602048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12103680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       259.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       249.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    259.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    249.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   48553370166                       # Total gap between requests
system.mem_ctrls.avgGap                     125777.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data         1024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst          384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data          576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst     12335104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data       248288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher        14656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dtb.walker           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12103264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2637.232323852535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 21097.858590820280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7911.696971557604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 11867.545457336408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 254144804.585021078587                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 5115571.400192954578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 301963.101081115252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dtb.walker 1318.616161926268                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 9230.313133483873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 249368117.538443177938                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data           32                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst       385500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data         7766                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher          466                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dtb.walker            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data           14                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       378240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst       188804                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data      1110036                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst       472556                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data       862500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst  14812085208                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data    307405890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher     15322724                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dtb.walker        82500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data      1030718                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1191630993342                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     47201.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34688.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39379.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47916.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     38423.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     39583.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     32881.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dtb.walker     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     73622.71                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3150462.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         199079370.629997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         70123619.328000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        676366900.977606                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       583253266.344000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     346982830.740071                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1419664885.379923                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     533898182.663975                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3829369056.063461                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         78.897936                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  13056572662                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1624090000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  33857722566                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 30                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3167692684.875000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   2020070512.444545                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::underflows            2     12.50%     12.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           14     87.50%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value          715                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6879781986                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      211942314                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  50683082958                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst        97669                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           97669                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst        97669                       # number of overall hits
system.cpu1.icache.overall_hits::total          97669                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst           30                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            30                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst           30                       # number of overall misses
system.cpu1.icache.overall_misses::total           30                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst       828240                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       828240                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst       828240                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       828240                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst        97699                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        97699                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst        97699                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        97699                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000307                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000307                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000307                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000307                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst        27608                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        27608                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst        27608                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        27608                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           30                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst       806820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       806820                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst       806820                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       806820                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000307                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000307                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000307                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000307                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst        26894                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        26894                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst        26894                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        26894                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst        97669                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          97669                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst           30                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           30                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst       828240                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       828240                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst        97699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        97699                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000307                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000307                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst        27608                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        27608                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           30                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst       806820                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       806820                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000307                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000307                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst        26894                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        26894                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse        13699.757647                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst 13699.757647                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006533                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006533                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006537                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           195428                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          195428                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.demand_hits::.cpu1.itb.walker           17                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           17                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.cpu1.itb.walker           17                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           17                       # number of overall hits
system.cpu1.itb_walker_cache.demand_misses::.cpu1.itb.walker            4                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::.cpu1.itb.walker            4                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total            4                       # number of overall misses
system.cpu1.itb_walker_cache.demand_miss_latency::.cpu1.itb.walker        71400                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total        71400                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::.cpu1.itb.walker        71400                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total        71400                       # number of overall miss cycles
system.cpu1.itb_walker_cache.demand_accesses::.cpu1.itb.walker           21                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total           21                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.cpu1.itb.walker           21                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total           21                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.demand_miss_rate::.cpu1.itb.walker     0.190476                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.190476                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::.cpu1.itb.walker     0.190476                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.190476                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_miss_latency::.cpu1.itb.walker        17850                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total        17850                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::.cpu1.itb.walker        17850                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total        17850                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.demand_mshr_misses::.cpu1.itb.walker            4                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::.cpu1.itb.walker            4                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::.cpu1.itb.walker        59976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total        59976                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::.cpu1.itb.walker        59976                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total        59976                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::.cpu1.itb.walker     0.190476                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.190476                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::.cpu1.itb.walker     0.190476                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.190476                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.itb.walker        14994                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total        14994                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.itb.walker        14994                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total        14994                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.replacements            4                       # number of replacements
system.cpu1.itb_walker_cache.ReadReq_hits::.cpu1.itb.walker           17                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           17                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_misses::.cpu1.itb.walker            4                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::.cpu1.itb.walker        71400                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total        71400                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::.cpu1.itb.walker           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total           21                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_miss_rate::.cpu1.itb.walker     0.190476                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.190476                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::.cpu1.itb.walker        17850                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total        17850                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::.cpu1.itb.walker            4                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.itb.walker        59976                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total        59976                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.itb.walker     0.190476                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.190476                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.itb.walker        14994                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        14994                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            7                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            4                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     1.750000                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          172                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          172                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.demand_hits::.cpu1.dtb.walker          550                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          550                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.cpu1.dtb.walker          550                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          550                       # number of overall hits
system.cpu1.dtb_walker_cache.demand_misses::.cpu1.dtb.walker           12                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::.cpu1.dtb.walker           12                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total           12                       # number of overall misses
system.cpu1.dtb_walker_cache.demand_miss_latency::.cpu1.dtb.walker       202776                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total       202776                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::.cpu1.dtb.walker       202776                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total       202776                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.demand_accesses::.cpu1.dtb.walker          562                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          562                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.cpu1.dtb.walker          562                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          562                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::.cpu1.dtb.walker     0.021352                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.021352                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::.cpu1.dtb.walker     0.021352                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.021352                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::.cpu1.dtb.walker        16898                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total        16898                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::.cpu1.dtb.walker        16898                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total        16898                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.demand_mshr_misses::.cpu1.dtb.walker           12                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::.cpu1.dtb.walker           12                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::.cpu1.dtb.walker       168504                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total       168504                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::.cpu1.dtb.walker       168504                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total       168504                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::.cpu1.dtb.walker     0.021352                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.021352                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::.cpu1.dtb.walker     0.021352                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.021352                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu1.dtb.walker        14042                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total        14042                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu1.dtb.walker        14042                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total        14042                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.replacements           12                       # number of replacements
system.cpu1.dtb_walker_cache.ReadReq_hits::.cpu1.dtb.walker          550                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          550                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_misses::.cpu1.dtb.walker           12                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::.cpu1.dtb.walker       202776                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total       202776                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::.cpu1.dtb.walker          562                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          562                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::.cpu1.dtb.walker     0.021352                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.021352                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu1.dtb.walker        16898                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total        16898                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::.cpu1.dtb.walker           12                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu1.dtb.walker       168504                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total       168504                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu1.dtb.walker     0.021352                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.021352                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu1.dtb.walker        14042                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total        14042                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          726                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs           12                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    60.500000                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses         4508                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses         4508                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data        75318                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           75318                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data        76099                       # number of overall hits
system.cpu1.dcache.overall_hits::total          76099                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          318                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           318                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          387                       # number of overall misses
system.cpu1.dcache.overall_misses::total          387                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data      2757468                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2757468                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data      2757468                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2757468                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data        75636                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        75636                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data        76486                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        76486                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.004204                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004204                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.005060                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005060                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data  8671.283019                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  8671.283019                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data  7125.240310                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  7125.240310                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.unused_prefetches                3                       # number of HardPF blocks evicted w/o reference
system.cpu1.dcache.demand_mshr_hits::.cpu1.data           35                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data           35                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          283                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          283                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          343                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::.cpu1.data           37                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           37                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data      2233392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2233392                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data      2571828                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2571828                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.cpu1.data       838950                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       838950                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.003742                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003742                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.004484                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004484                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data  7891.844523                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7891.844523                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data  7498.040816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7498.040816                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.cpu1.data 22674.324324                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 22674.324324                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data        41464                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          41464                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          188                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          188                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data      1579368                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1579368                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data        41652                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        41652                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.004514                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004514                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data  8400.893617                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  8400.893617                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data           12                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          176                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          176                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.cpu1.data           25                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           25                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data      1359456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1359456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.cpu1.data       838950                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       838950                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.004225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004225                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data  7724.181818                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  7724.181818                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu1.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        33854                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         33854                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          130                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          130                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data      1178100                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1178100                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        33984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        33984                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.003825                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003825                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data  9062.307692                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  9062.307692                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data           23                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           23                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          107                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          107                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::.cpu1.data           12                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           12                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data       873936                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       873936                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.003149                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.003149                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data  8167.626168                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  8167.626168                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data          781                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total          781                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data           69                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total           69                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data          850                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total          850                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.081176                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.081176                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_misses::.cpu1.data           60                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_misses::total           60                       # number of SoftPFExReq MSHR misses
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::.cpu1.data       338436                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_latency::total       338436                       # number of SoftPFExReq MSHR miss cycles
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::.cpu1.data     0.070588                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_mshr_miss_rate::total     0.070588                       # mshr miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu1.data  5640.600000                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.SoftPFExReq_avg_mshr_miss_latency::total  5640.600000                       # average SoftPFExReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          515                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          515                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           29                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           29                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       103530                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       103530                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.053309                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.053309                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data         3570                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         3570                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           27                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           27                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         5712                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5712                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003676                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003676                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         2856                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2856                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          539                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          539                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data        12852                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12852                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          540                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          540                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001852                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001852                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data        12852                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12852                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data        12138                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        12138                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001852                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001852                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data        12138                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total        12138                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse        17020.830598                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              17549                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              190                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            92.363158                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data 13141.537672                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher  3879.292926                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006266                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008116                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13134                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001850                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006267                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           155348                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          155348                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 47146878303748648                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47146896033715256                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1209539                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334760                       # Number of bytes of host memory used
host_op_rate                                  1497372                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.77                       # Real time elapsed on the host
host_tick_rate                              386928662                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    55357441                       # Number of instructions simulated
sim_ops                                      68530896                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017709                       # Number of seconds simulated
sim_ticks                                 17708745096                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            15.896510                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 529270                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3329473                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               382                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           634539                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2356266                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               251                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1220                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             969                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4430693                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 735938                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12931747                       # Number of instructions committed
system.cpu2.committedOps                     16498524                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.917928                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4204067                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3495600                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3494491                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1109                       # DTB misses
system.cpu2.dtb.perms_faults                        5                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1707773                       # DTB read accesses
system.cpu2.dtb.read_hits                     1706702                       # DTB read hits
system.cpu2.dtb.read_misses                      1071                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          938                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12983.686567                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12599.756977                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3873.913295                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191            1      0.11%      0.11% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          575     61.30%     61.41% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          336     35.82%     97.23% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575           16      1.71%     98.93% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            5      0.53%     99.47% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            2      0.21%     99.68% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::36864-40959            1      0.11%     99.79% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            1      0.11%     99.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::57344-61439            1      0.11%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          938                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          931     99.25%     99.25% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            7      0.75%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          938                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1109                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1109                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          938                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          938                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2047                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1109                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1109    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1109                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1109                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1109                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            7                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          931                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1787827                       # DTB write accesses
system.cpu2.dtb.write_hits                    1787789                       # DTB write hits
system.cpu2.dtb.write_misses                       38                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          27092575                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           404069                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          123621                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          58077                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.521396                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7481595                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7478088                       # DTB hits
system.cpu2.itb.inst_accesses                 7481595                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7478088                       # ITB inst hits
system.cpu2.itb.inst_misses                      3507                       # ITB inst misses
system.cpu2.itb.misses                           3507                       # DTB misses
system.cpu2.itb.perms_faults                        7                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3331                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11975.522666                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11624.862850                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3852.714452                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191           10      0.30%      0.30% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2784     83.58%     83.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          406     12.19%     96.07% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           40      1.20%     97.27% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           85      2.55%     99.82% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            6      0.18%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3331                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3321     99.70%     99.70% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M           10      0.30%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3331                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3507                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3507                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3331                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3331                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6838                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3507                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3507    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3507                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3507                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3507                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2           10                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3321                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24802164                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13071236     79.23%     79.23% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92776      0.56%     79.79% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     61      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1548208      9.38%     89.17% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1786207     10.83%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16498524                       # Class of committed instruction
system.cpu2.tickCycles                       24744087                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            67                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1481                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          613                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2431                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 12                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1256                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 6                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                6                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1180                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1244                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           59                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2938                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        17280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         8704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  29768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             780                       # Total snoops (count)
system.tol2bus.snoopTraffic                     49920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1269                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.225374                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.271361                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    357     28.13%     28.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    436     34.36%     62.49% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    429     33.81%     96.30% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     23      1.81%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      6      0.47%     98.58% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      6      0.47%     99.05% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.05% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      6      0.47%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     6      0.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1269                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1752870                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy            578340                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           867510                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1208088                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             37128                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  12                       # Transaction distribution
system.membus.trans_dist::ReadResp                 79                       # Transaction distribution
system.membus.trans_dist::WriteReq                  6                       # Transaction distribution
system.membus.trans_dist::WriteResp                 6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            67                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         4288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         4360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    4360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                85                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      85    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  85                       # Request fanout histogram
system.membus.reqLayer7.occupancy               47838                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               17136                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy             319026                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7474818                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7474818                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7474818                       # number of overall hits
system.cpu2.icache.overall_hits::total        7474818                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          270                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           270                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          270                       # number of overall misses
system.cpu2.icache.overall_misses::total          270                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      7703346                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7703346                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      7703346                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7703346                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7475088                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7475088                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7475088                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7475088                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 28530.911111                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 28530.911111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 28530.911111                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 28530.911111                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          270                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          270                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          270                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      7510566                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7510566                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      7510566                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7510566                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 27816.911111                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 27816.911111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 27816.911111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 27816.911111                       # average overall mshr miss latency
system.cpu2.icache.replacements                   211                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7474818                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7474818                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          270                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          270                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      7703346                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7703346                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7475088                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7475088                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 28530.911111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 28530.911111                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          270                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          270                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      7510566                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7510566                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 27816.911111                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 27816.911111                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        205514.762234                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             125508                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              211                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           594.824645                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 205514.762234                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.097997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.097997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205525                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205423                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098002                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         14950446                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        14950446                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9947                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9947                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9947                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9947                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          564                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          564                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          564                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          564                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5871936                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5871936                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5871936                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5871936                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10511                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10511                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10511                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10511                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.053658                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.053658                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.053658                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.053658                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10411.234043                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10411.234043                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10411.234043                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10411.234043                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          564                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          564                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          564                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          564                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      4261152                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      4261152                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      4261152                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      4261152                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.053658                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.053658                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.053658                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.053658                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7555.234043                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7555.234043                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7555.234043                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7555.234043                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          564                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9947                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9947                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          564                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          564                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5871936                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5871936                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10511                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10511                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.053658                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.053658                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10411.234043                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10411.234043                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          564                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          564                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      4261152                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      4261152                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.053658                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.053658                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7555.234043                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7555.234043                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs        11157                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          564                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    19.781915                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        84652                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        84652                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2798                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2798                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2798                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2798                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          405                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          405                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          405                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          405                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3723510                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3723510                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3723510                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3723510                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3203                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3203                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3203                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3203                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.126444                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.126444                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.126444                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.126444                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  9193.851852                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  9193.851852                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  9193.851852                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  9193.851852                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          405                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          405                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2566830                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2566830                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2566830                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2566830                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.126444                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.126444                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.126444                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.126444                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  6337.851852                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  6337.851852                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  6337.851852                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  6337.851852                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          405                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2798                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2798                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          405                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          405                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3723510                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3723510                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3203                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.126444                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.126444                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  9193.851852                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  9193.851852                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          405                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          405                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2566830                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2566830                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.126444                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.126444                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  6337.851852                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6337.851852                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs        24164                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          405                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs    59.664198                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        26029                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        26029                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3314811                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3314811                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3314894                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3314894                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data           13                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data           14                       # number of overall misses
system.cpu2.dcache.overall_misses::total           14                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data       382704                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total       382704                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data       382704                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total       382704                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3314824                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3314824                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3314908                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3314908                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000004                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000004                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 29438.769231                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 29438.769231                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        27336                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        27336                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_hits::.cpu2.data            2                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data            2                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data           11                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data           12                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           18                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data       349860                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       349860                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data       361998                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       361998                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       402696                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       402696                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000003                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000004                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 31805.454545                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 31805.454545                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 30166.500000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30166.500000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1528744                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1528744                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            6                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data       295596                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       295596                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1528750                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1528750                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000004                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        49266                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        49266                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            5                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data           12                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data       278460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       278460                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       402696                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       402696                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        55692                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        55692                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1786067                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1786067                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            7                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data        87108                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total        87108                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1786074                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1786074                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.000004                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data        12444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        12444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            6                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data        71400                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        71400                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data        11900                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        11900                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           83                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           83                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data            1                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total            1                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           84                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           84                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.011905                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.011905                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_misses::.cpu2.data            1                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_misses::total            1                       # number of SoftPFExReq MSHR misses
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::.cpu2.data        12138                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_latency::total        12138                       # number of SoftPFExReq MSHR miss cycles
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::.cpu2.data     0.011905                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_mshr_miss_rate::total     0.011905                       # mshr miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::.cpu2.data        12138                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_avg_mshr_miss_latency::total        12138                       # average SoftPFExReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           94                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           94                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           94                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           94                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        18012.926720                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14234.926720                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3778                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006788                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001801                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008589                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14235                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14235                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001801                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006788                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6630197                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6630197                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17729966604                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17729966604                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17729966604                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8400                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8400                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004005                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9853                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1893                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000903                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004698                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000903                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003796                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17729966604                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17729966604                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17729966604                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5646                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5646                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002692                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         3712.303075                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                 72                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                5                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.400000                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  3173.303075                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001513                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001770                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001513                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                 206                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                   1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            54                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           136                       # number of demand (read+write) hits
system.l2.demand_hits::total                      397                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                206                       # number of overall hits
system.l2.overall_hits::.cpu2.data                  1                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           54                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          136                       # number of overall hits
system.l2.overall_hits::total                     397                       # number of overall hits
system.l2.demand_misses::.cpu2.inst                64                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                 3                       # number of demand (read+write) misses
system.l2.demand_misses::total                     67                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.inst               64                       # number of overall misses
system.l2.overall_misses::.cpu2.data                3                       # number of overall misses
system.l2.overall_misses::total                    67                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.inst      5065116                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data       259182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          5324298                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.inst      5065116                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data       259182                       # number of overall miss cycles
system.l2.overall_miss_latency::total         5324298                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst             270                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           54                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          136                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  464                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            270                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           54                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          136                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 464                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.inst       0.237037                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144397                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.inst      0.237037                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144397                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.inst 79142.437500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79467.134328                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 79142.437500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79467.134328                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.inst           64                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                67                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           64                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               67                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           18                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           18                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.inst      4836636                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data       248472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      5085108                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      4836636                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data       248472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      5085108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       334152                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       334152                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.237037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.144397                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.237037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144397                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 75572.437500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75897.134328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 75572.437500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75897.134328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data           12                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           12                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       334152                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       334152                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            6                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            6                       # number of WriteReq MSHR uncacheable
system.l2.UpgradeReq_hits::.cpu2.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu2.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadSharedReq_hits::.cpu2.inst          206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           54                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          136                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               397                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.inst           64                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              67                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.inst      5065116                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data       259182                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5324298                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst          270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           54                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          136                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           464                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.237037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.144397                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst 79142.437500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79467.134328                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst           64                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           67                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst      4836636                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data       248472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5085108                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.237037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.144397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst 75572.437500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75897.134328                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249937.743306                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           53                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    197507.750800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7829.992506                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           18                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8447                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241272                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241262                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004028                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115047                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5251                       # Number of tag accesses
system.l2.tags.data_accesses                     5251                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.inst          4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4096                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.inst             64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  67                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.inst           231298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data            10842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                242140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       231298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           231298                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          231298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data           10842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               242140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.inst::samples       128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000259152                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4759                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          67                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       134                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      1585220                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1005000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 4600220                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11830.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34330.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      106                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                   134                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           28                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    153.142857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.097654                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   145.045003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127           17     60.71%     60.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            3     10.71%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            2      7.14%     78.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            1      3.57%     82.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            1      3.57%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            3     10.71%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            1      3.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           28                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   4288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    4288                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17673389958                       # Total gap between requests
system.mem_ctrls.avgGap                  263781939.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.inst 231298.151156130887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 10842.100835443636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.inst          128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      4352720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data       247500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     34005.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    79.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         85174.152000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         30003.993600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        230167.190400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     126594712.440015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     23313393.432000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     678471018.825554                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       828724470.033638                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.797470                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17071436480                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    592540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     45760352                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17729966604                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17729966604                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17729966604                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13710                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006537                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13142                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008116                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001850                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006267                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17729966604                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47146913731217704                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1515092                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334760                       # Number of bytes of host memory used
host_op_rate                                  1886530                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.06                       # Real time elapsed on the host
host_tick_rate                              392334303                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    68267047                       # Number of instructions simulated
sim_ops                                      85003466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017678                       # Number of seconds simulated
sim_ticks                                 17677843890                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            15.942611                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 555541                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3484630                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               302                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           633710                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2322267                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               261                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1067                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             806                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4391646                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 769138                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12902735                       # Number of instructions committed
system.cpu2.committedOps                     16464283                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.918887                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4199869                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3488494                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3487469                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1025                       # DTB misses
system.cpu2.dtb.perms_faults                        4                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1703949                       # DTB read accesses
system.cpu2.dtb.read_hits                     1702946                       # DTB read hits
system.cpu2.dtb.read_misses                      1003                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          901                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12551.660377                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12331.835842                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  2423.814251                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::10240-12287          570     63.26%     63.26% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::14336-16383          330     36.63%     99.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-22527            1      0.11%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          901                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          901    100.00%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          901                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1025                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1025                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          901                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          901                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         1926                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1025                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1025    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1025                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1025                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1025                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          901                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1784545                       # DTB write accesses
system.cpu2.dtb.write_hits                    1784523                       # DTB write hits
system.cpu2.dtb.write_misses                       22                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26916278                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           406263                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          121573                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          46640                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.521136                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7584202                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7580764                       # DTB hits
system.cpu2.itb.inst_accesses                 7584202                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7580764                       # ITB inst hits
system.cpu2.itb.inst_misses                      3438                       # ITB inst misses
system.cpu2.itb.misses                           3438                       # DTB misses
system.cpu2.itb.perms_faults                        6                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3265                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11830.531700                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11536.248001                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3459.540382                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            8      0.25%      0.25% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2758     84.47%     84.72% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          398     12.19%     96.91% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           29      0.89%     97.79% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           68      2.08%     99.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            4      0.12%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3265                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3257     99.75%     99.75% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            8      0.25%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3265                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3438                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3438                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3265                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3265                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6703                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3438                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3438    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3438                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3438                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3438                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3257                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24758885                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13044101     79.23%     79.23% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92142      0.56%     79.79% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     48      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1544817      9.38%     89.17% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1783139     10.83%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16464283                       # Class of committed instruction
system.cpu2.tickCycles                       24712245                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             6                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1258                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          463                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1764                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  8                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               892                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 4                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             879                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          884                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           32                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         6656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         1280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   8688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             749                       # Total snoops (count)
system.tol2bus.snoopTraffic                     47936                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              897                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.537347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.097379                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     56      6.24%      6.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    415     46.27%     52.51% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    394     43.92%     96.43% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     16      1.78%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.22% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.45%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      4      0.45%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.11% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      4      0.45%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     4      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                897                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1270920                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             17136                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           764694                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1105272                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             21420                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   8                       # Transaction distribution
system.membus.trans_dist::ReadResp                 13                       # Transaction distribution
system.membus.trans_dist::WriteReq                  4                       # Transaction distribution
system.membus.trans_dist::WriteResp                 4                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             5                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           11                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                18                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      18    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  18                       # Request fanout histogram
system.membus.reqLayer7.occupancy                4284                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               11424                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              44090                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7577757                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7577757                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7577757                       # number of overall hits
system.cpu2.icache.overall_hits::total        7577757                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            8                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             8                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            8                       # number of overall misses
system.cpu2.icache.overall_misses::total            8                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst       249900                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       249900                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst       249900                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       249900                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7577765                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7577765                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7577765                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7577765                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 31237.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31237.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 31237.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31237.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            8                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            8                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst       244188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       244188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst       244188                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       244188                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30523.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30523.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30523.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30523.500000                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7577757                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7577757                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            8                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst       249900                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       249900                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7577765                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7577765                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 31237.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31237.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            8                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst       244188                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       244188                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30523.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30523.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        205529.992232                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 69                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 205529.992232                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098004                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098004                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205530                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205527                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098004                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15155538                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15155538                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9790                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9790                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9790                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9790                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          516                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          516                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          516                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          516                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5160792                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5160792                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5160792                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5160792                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10306                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10306                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10306                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10306                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.050068                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.050068                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.050068                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.050068                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10001.534884                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10001.534884                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10001.534884                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10001.534884                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          516                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          516                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      3687096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      3687096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      3687096                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      3687096                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.050068                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.050068                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.050068                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.050068                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7145.534884                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7145.534884                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7145.534884                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7145.534884                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          516                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9790                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9790                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          516                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          516                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5160792                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5160792                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10306                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10306                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.050068                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.050068                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10001.534884                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10001.534884                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          516                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      3687096                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      3687096                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.050068                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.050068                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7145.534884                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7145.534884                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9481                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          516                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.374031                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        82964                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        82964                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2632                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2632                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2632                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2632                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          357                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          357                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          357                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          357                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3020934                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3020934                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3020934                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3020934                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         2989                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         2989                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         2989                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         2989                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.119438                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.119438                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.119438                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.119438                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker         8462                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total         8462                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker         8462                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total         8462                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          357                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          357                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          357                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          357                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2001342                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2001342                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2001342                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2001342                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.119438                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.119438                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.119438                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.119438                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker         5606                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total         5606                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker         5606                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total         5606                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          357                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2632                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2632                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          357                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          357                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3020934                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3020934                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         2989                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         2989                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.119438                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.119438                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker         8462                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total         8462                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          357                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          357                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2001342                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2001342                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.119438                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.119438                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker         5606                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total         5606                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          998                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          357                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     2.795518                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        24269                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        24269                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3308142                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3308142                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3308202                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3308202                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            4                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             4                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            4                       # number of overall misses
system.cpu2.dcache.overall_misses::total            4                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data       287028                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total       287028                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data       287028                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total       287028                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3308146                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3308146                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3308206                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3308206                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data        71757                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total        71757                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        71757                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        71757                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            4                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            4                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data       284172                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       284172                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data       284172                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       284172                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        71043                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        71043                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data        71043                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        71043                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1525131                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1525131                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data       265608                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       265608                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1525134                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1525134                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000002                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            3                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data       263466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       263466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1783011                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1783011                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data        21420                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total        21420                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1783012                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1783012                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000001                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data        21420                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total        21420                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data        20706                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        20706                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data        20706                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        20706                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           60                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           60                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           60                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           60                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           82                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        18016.354438                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14238.354438                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3778                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006789                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001801                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008591                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14239                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14238                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001801                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006790                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6616743                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6616743                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17697502452                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17697502452                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17697502452                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8400                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8400                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004005                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9853                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1893                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000903                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004698                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000903                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003796                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17697502452                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17697502452                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17697502452                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5646                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5646                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002692                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3712                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001513                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001770                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001513                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           104                       # number of demand (read+write) hits
system.l2.demand_hits::total                      130                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           20                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          104                       # number of overall hits
system.l2.overall_hits::total                     130                       # number of overall hits
system.l2.demand_misses::.cpu2.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                 3                       # number of demand (read+write) misses
system.l2.demand_misses::total                      5                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.inst                2                       # number of overall misses
system.l2.overall_misses::.cpu2.data                3                       # number of overall misses
system.l2.overall_misses::total                     5                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.inst       172788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data       259182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           431970                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.inst       172788                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data       259182                       # number of overall miss cycles
system.l2.overall_miss_latency::total          431970                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst               8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  135                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 135                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.inst       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.037037                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.inst      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.037037                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.inst        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 5                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                5                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.inst       165648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data       248472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       414120                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst       165648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data       248472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       414120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       222768                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.037037                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.037037                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.l2.UpgradeReq_misses::.cpu2.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu2.data        19278                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        19278                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu2.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data        19278                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        19278                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu2.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        15708                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        15708                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        15708                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        15708                       # average UpgradeReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           20                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.inst       172788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data       259182                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       431970                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           20                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.250000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst       165648                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data       248472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       414120                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        82824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249956.346671                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           53                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    197522.992232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7833.354439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           18                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119188                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8447                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241281                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241280                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004028                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115052                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1469                       # Number of tag accesses
system.l2.tags.data_accesses                     1469                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   5                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.inst             7241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data            10861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 18102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         7241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             7241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            7241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data           10861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                18102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000037496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4565                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           5                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        10                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       187500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  412500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        5                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    10                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            5                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            5    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            5                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11365948230                       # Total gap between requests
system.mem_ctrls.avgGap                  2273189646.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.inst 7240.702022060905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 10861.053033091357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       165000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data       247500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         15209.670000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          5357.856000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        17176.656000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     126372519.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21958857.648000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     678571681.233554                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       826940802.063638                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.778375                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17075431914                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    591500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     13052370                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17697502452                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17697502452                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17697502452                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13710                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006537                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13142                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008116                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001850                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006267                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17697502452                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47146931467138352                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1789204                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334760                       # Number of bytes of host memory used
host_op_rate                                  2236578                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.38                       # Real time elapsed on the host
host_tick_rate                              390380000                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    81198974                       # Number of instructions simulated
sim_ops                                     101502256                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017717                       # Number of seconds simulated
sim_ticks                                 17716564110                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            15.910112                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 558503                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3510365                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               354                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           635247                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2352182                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               285                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1214                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             929                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4425127                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 743926                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12925056                       # Number of instructions committed
system.cpu2.committedOps                     16490503                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.919768                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4205075                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3493482                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3492381                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1101                       # DTB misses
system.cpu2.dtb.perms_faults                        4                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1706595                       # DTB read accesses
system.cpu2.dtb.read_hits                     1705525                       # DTB read hits
system.cpu2.dtb.read_misses                      1070                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          943                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12976.173913                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12574.468598                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  4059.541173                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191            2      0.21%      0.21% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          583     61.82%     62.04% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          331     35.10%     97.14% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575           15      1.59%     98.73% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            7      0.74%     99.47% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            2      0.21%     99.68% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            2      0.21%     99.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::57344-61439            1      0.11%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          943                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          935     99.15%     99.15% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            8      0.85%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          943                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1101                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1101                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          943                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          943                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2044                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1101                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1101    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1101                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1101                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1101                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          935                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1786887                       # DTB write accesses
system.cpu2.dtb.write_hits                    1786856                       # DTB write hits
system.cpu2.dtb.write_misses                       31                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26956888                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           402897                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          123136                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          49381                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.520896                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7533355                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7529859                       # DTB hits
system.cpu2.itb.inst_accesses                 7533355                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7529859                       # ITB inst hits
system.cpu2.itb.inst_misses                      3496                       # ITB inst misses
system.cpu2.itb.misses                           3496                       # DTB misses
system.cpu2.itb.perms_faults                        9                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3324                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11935.442238                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11599.109437                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3736.885145                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191           10      0.30%      0.30% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2790     83.94%     84.24% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          397     11.94%     96.18% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           38      1.14%     97.32% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           84      2.53%     99.85% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            5      0.15%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3324                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3314     99.70%     99.70% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M           10      0.30%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3324                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3496                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3496                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3324                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3324                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6820                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3496                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3496    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3496                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3496                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3496                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2           10                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3314                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24813115                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13065086     79.23%     79.23% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92638      0.56%     79.79% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     60      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.79% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1547331      9.38%     89.17% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1785352     10.83%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16490503                       # Class of committed instruction
system.cpu2.tickCycles                       24763734                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             7                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1332                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1913                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 10                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               970                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 5                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             953                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          960                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           26                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          252                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         8320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         3392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  12604                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             764                       # Total snoops (count)
system.tol2bus.snoopTraffic                     48896                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              975                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.516923                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.178813                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     88      9.03%      9.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    437     44.82%     53.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    408     41.85%     95.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     22      2.26%     97.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     97.95% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     97.95% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      5      0.51%     98.46% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      5      0.51%     98.97% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     98.97% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      5      0.51%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     5      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                975                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1380162                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             21420                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           854658                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1173816                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             24276                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  10                       # Transaction distribution
system.membus.trans_dist::ReadResp                 17                       # Transaction distribution
system.membus.trans_dist::WriteReq                  5                       # Transaction distribution
system.membus.trans_dist::WriteResp                 5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     44                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     508                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                22                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      22    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  22                       # Request fanout histogram
system.membus.reqLayer7.occupancy                4998                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               14280                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              57834                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7526845                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7526845                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7526845                       # number of overall hits
system.cpu2.icache.overall_hits::total        7526845                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst           10                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst           10                       # number of overall misses
system.cpu2.icache.overall_misses::total           10                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst       535500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       535500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst       535500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       535500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7526855                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7526855                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7526855                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7526855                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        53550                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        53550                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        53550                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        53550                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst       528360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       528360                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst       528360                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       528360                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        52836                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        52836                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        52836                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        52836                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7526845                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7526845                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst       535500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       535500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7526855                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7526855                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        53550                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        53550                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst       528360                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       528360                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        52836                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        52836                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        205533.991852                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 75                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.500000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 205533.991852                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098006                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098006                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205534                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205531                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098006                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15053720                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15053720                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9930                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9930                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9930                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9930                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          548                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          548                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          548                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          548                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5689152                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5689152                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5689152                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5689152                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10478                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10478                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10478                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10478                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.052300                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.052300                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.052300                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.052300                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10381.664234                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10381.664234                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10381.664234                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10381.664234                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          548                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          548                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          548                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          548                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      4124064                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      4124064                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      4124064                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      4124064                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.052300                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.052300                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.052300                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.052300                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7525.664234                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7525.664234                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7525.664234                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7525.664234                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          548                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9930                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9930                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          548                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          548                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5689152                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5689152                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10478                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10478                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.052300                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.052300                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10381.664234                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10381.664234                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          548                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          548                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      4124064                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      4124064                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.052300                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.052300                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7525.664234                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7525.664234                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs        10285                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          548                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.768248                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            4                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::1           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        84372                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        84372                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2777                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2777                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2777                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2777                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          399                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          399                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          399                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          399                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3667818                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3667818                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3667818                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3667818                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3176                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3176                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3176                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3176                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.125630                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.125630                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.125630                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.125630                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  9192.526316                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  9192.526316                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  9192.526316                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  9192.526316                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          399                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          399                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2528274                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2528274                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2528274                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2528274                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.125630                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.125630                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.125630                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.125630                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  6336.526316                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  6336.526316                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  6336.526316                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  6336.526316                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          399                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2777                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2777                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          399                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          399                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3667818                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3667818                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.125630                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.125630                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  9192.526316                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  9192.526316                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          399                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2528274                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2528274                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.125630                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.125630                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  6336.526316                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6336.526316                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         3107                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          399                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     7.786967                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::1           12                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        25807                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        25807                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3312974                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3312974                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3313047                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3313047                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data       265608                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total       265608                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data       265608                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total       265608                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3312977                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3312977                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3313050                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3313050                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            3                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            3                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           15                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           15                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data       263466                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       263466                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data       263466                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       263466                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       335580                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       335580                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1527751                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1527751                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data       265608                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       265608                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1527754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1527754                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000002                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            3                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data       263466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       263466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       335580                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       335580                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1785223                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1785223                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1785223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1785223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            5                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           73                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           73                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           73                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           73                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           89                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           89                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           89                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           89                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           89                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        18019.993759                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14241.993759                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3778                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006791                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001801                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008593                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14242                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14242                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001801                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006791                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6626459                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6626459                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17735920650                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17735920650                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17735920650                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8400                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8400                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004005                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9853                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1893                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000903                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004698                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000903                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003796                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17735920650                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17735920650                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17735920650                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5646                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5646                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002692                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3712                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001513                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001770                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001513                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            53                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           130                       # number of demand (read+write) hits
system.l2.demand_hits::total                      189                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           53                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          130                       # number of overall hits
system.l2.overall_hits::total                     189                       # number of overall hits
system.l2.demand_misses::.cpu2.inst                 4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data                 3                       # number of demand (read+write) misses
system.l2.demand_misses::total                      7                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.inst                4                       # number of overall misses
system.l2.overall_misses::.cpu2.data                3                       # number of overall misses
system.l2.overall_misses::total                     7                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.inst       454104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data       259182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           713286                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.inst       454104                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data       259182                       # number of overall miss cycles
system.l2.overall_miss_latency::total          713286                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst              10                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           53                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          130                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  196                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             10                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           53                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          130                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 196                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.inst       0.400000                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.035714                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.inst      0.400000                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.035714                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.inst       113526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total       101898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst       113526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total       101898                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 7                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                7                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           15                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           15                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.inst       439824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data       248472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       688296                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst       439824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data       248472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       688296                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       278460                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       278460                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.400000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035714                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.400000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.035714                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst       109956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        98328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst       109956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        98328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       278460                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       278460                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           53                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          130                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.inst            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               7                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.inst       454104                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data       259182                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       713286                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst           10                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           53                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          130                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.400000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.035714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst       113526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       101898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            7                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst       439824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data       248472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       688296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.400000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst       109956                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        98328                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249963.985613                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           53                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    197526.991853                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7836.993759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           18                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119192                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8447                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241288                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241288                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004028                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115055                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2143                       # Number of tag accesses
system.l2.tags.data_accesses                     2143                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           256                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   7                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.inst            14450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data            10837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 25287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst        14450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            14450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst           14450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data           10837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                25287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.inst::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000293000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4582                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           7                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        14                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       480500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  795500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34321.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56821.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        8                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    14                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            6                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     74.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.837571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    26.127891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-79            5     83.33%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-143            1     16.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            6                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    6400208892                       # Total gap between requests
system.mem_ctrls.avgGap                  914315556.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.inst          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.inst 14449.754388634672                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 10837.315791476003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.inst            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       548000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data       247500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     68500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    57.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         18251.604000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          6429.427200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        24047.318400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     126678034.980015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21870495.234000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     680191491.671954                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       828788750.235638                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.780445                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17117212160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    592930000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      9587774                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17735920650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17735920650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17735920650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13710                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006537                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13142                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008116                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001850                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006267                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17735920650                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47146949182127384                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2080976                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334760                       # Number of bytes of host memory used
host_op_rate                                  2608680                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.23                       # Real time elapsed on the host
host_tick_rate                              391235245                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    94123094                       # Number of instructions simulated
sim_ops                                     117991428                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017696                       # Number of seconds simulated
sim_ticks                                 17695701744                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.128029                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 563179                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3491927                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               301                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           634656                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2322113                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               276                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1095                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             819                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4393361                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 777436                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12917249                       # Number of instructions committed
system.cpu2.committedOps                     16480885                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.918667                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4202930                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3490465                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3489419                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1046                       # DTB misses
system.cpu2.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     5                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1704935                       # DTB read accesses
system.cpu2.dtb.read_hits                     1703913                       # DTB read hits
system.cpu2.dtb.read_misses                      1022                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          917                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12730.534351                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12439.366587                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3143.875714                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          575     62.70%     62.70% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          330     35.99%     98.69% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575            7      0.76%     99.45% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            3      0.33%     99.78% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            1      0.11%     99.89% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            1      0.11%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          917                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          914     99.67%     99.67% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            3      0.33%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          917                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1046                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1046                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          917                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          917                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         1963                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1046                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1046    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1046                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1046                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1046                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            3                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          914                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1785530                       # DTB write accesses
system.cpu2.dtb.write_hits                    1785506                       # DTB write hits
system.cpu2.dtb.write_misses                       24                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26887643                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           408206                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          122346                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          46834                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.521195                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7622757                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7619316                       # DTB hits
system.cpu2.itb.inst_accesses                 7622757                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7619316                       # ITB inst hits
system.cpu2.itb.inst_misses                      3441                       # ITB inst misses
system.cpu2.itb.misses                           3441                       # DTB misses
system.cpu2.itb.perms_faults                       12                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3267                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11828.315886                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11534.370910                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3457.981428                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            8      0.24%      0.24% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2761     84.51%     84.76% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          397     12.15%     96.91% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           29      0.89%     97.80% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           68      2.08%     99.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            4      0.12%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3267                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3259     99.76%     99.76% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            8      0.24%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3267                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3441                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3441                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3267                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3267                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6708                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3441                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3441    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3441                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3441                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3441                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3259                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24783896                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13058393     79.23%     79.23% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92494      0.56%     79.79% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     48      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1545865      9.38%     89.18% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1784049     10.82%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16480885                       # Class of committed instruction
system.cpu2.tickCycles                       24737062                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             3                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1264                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          477                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1791                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  8                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               905                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 4                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             894                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          897                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           30                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1960                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         6656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         2048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   9328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             752                       # Total snoops (count)
system.tol2bus.snoopTraffic                     48128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              909                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.524752                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.099005                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     62      6.82%      6.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    421     46.31%     53.14% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    393     43.23%     96.37% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     17      1.87%     98.24% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.24% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.24% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.44%     98.68% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      4      0.44%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.12% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      4      0.44%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     4      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                909                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1290198                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             12852                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           798966                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1103130                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             20706                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   8                       # Transaction distribution
system.membus.trans_dist::ReadResp                 11                       # Transaction distribution
system.membus.trans_dist::WriteReq                  4                       # Transaction distribution
system.membus.trans_dist::WriteResp                 4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             3                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                15                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      15    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  15                       # Request fanout histogram
system.membus.reqLayer7.occupancy                2142                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               11424                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              35574                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7616307                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7616307                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7616307                       # number of overall hits
system.cpu2.icache.overall_hits::total        7616307                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            6                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            6                       # number of overall misses
system.cpu2.icache.overall_misses::total            6                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst        72828                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total        72828                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7616313                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7616313                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7616313                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7616313                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            6                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7616307                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7616307                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7616313                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7616313                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse              205534                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 75                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.500000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst       205534                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098006                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098006                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205534                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205531                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098006                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15232632                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15232632                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9800                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9800                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9800                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9800                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          515                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          515                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          515                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          515                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5152938                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5152938                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5152938                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5152938                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10315                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10315                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10315                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10315                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.049927                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.049927                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.049927                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.049927                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10005.704854                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10005.704854                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10005.704854                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10005.704854                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          515                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          515                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      3682098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      3682098                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      3682098                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      3682098                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.049927                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.049927                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.049927                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.049927                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7149.704854                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7149.704854                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7149.704854                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7149.704854                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          515                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9800                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9800                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          515                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          515                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5152938                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5152938                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10315                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10315                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.049927                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.049927                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10005.704854                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10005.704854                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          515                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      3682098                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      3682098                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.049927                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.049927                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7149.704854                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7149.704854                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9620                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          515                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.679612                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        83035                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        83035                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2667                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2667                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2667                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2667                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          373                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          373                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          373                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          373                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3257982                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3257982                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3257982                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3257982                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3040                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3040                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3040                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3040                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.122697                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.122697                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.122697                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.122697                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  8734.536193                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  8734.536193                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  8734.536193                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  8734.536193                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          373                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          373                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          373                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          373                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2192694                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2192694                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2192694                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2192694                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.122697                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.122697                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.122697                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.122697                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  5878.536193                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  5878.536193                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  5878.536193                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  5878.536193                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          373                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2667                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2667                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          373                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          373                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3257982                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3257982                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3040                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3040                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.122697                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.122697                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  8734.536193                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  8734.536193                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          373                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2192694                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2192694                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.122697                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.122697                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  5878.536193                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  5878.536193                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         1800                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          373                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     4.825737                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        24693                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        24693                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3310081                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3310081                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3310140                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3310140                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data       265608                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total       265608                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data       265608                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total       265608                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3310084                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3310084                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3310143                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3310143                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            3                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            3                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data       263466                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total       263466                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data       263466                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       263466                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1526149                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1526149                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data       265608                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total       265608                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1526152                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1526152                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000002                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            3                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data       263466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       263466                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1783932                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1783932                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1783932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1783932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           59                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           59                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           59                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           59                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           82                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        18022.548081                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14244.548081                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3778                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006792                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001801                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008594                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14245                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14244                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001801                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006793                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6620617                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6620617                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17714989026                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17714989026                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17714989026                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8400                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8400                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004005                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9853                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1893                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000903                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004698                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000903                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003796                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17714989026                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17714989026                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17714989026                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5646                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5646                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002692                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3712                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001513                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001770                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001513                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           104                       # number of demand (read+write) hits
system.l2.demand_hits::total                      142                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           32                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          104                       # number of overall hits
system.l2.overall_hits::total                     142                       # number of overall hits
system.l2.demand_misses::.cpu2.data                 3                       # number of demand (read+write) misses
system.l2.demand_misses::total                      3                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.data                3                       # number of overall misses
system.l2.overall_misses::total                     3                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.data       259182                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           259182                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.data       259182                       # number of overall miss cycles
system.l2.overall_miss_latency::total          259182                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst               6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           32                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  145                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           32                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 145                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.020690                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.020690                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.data            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 3                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                3                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.data       248472                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       248472                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data       248472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       248472                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       222768                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.020690                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.020690                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           32                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               142                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.data       259182                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       259182                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           32                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.020690                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            3                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data       248472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       248472                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.020690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        82824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249966.548082                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           53                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst          197527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7839.548082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           18                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119193                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8447                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241290                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004028                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115057                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1611                       # Number of tag accesses
system.l2.tags.data_accesses                     1611                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.data           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                192                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.data              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   3                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.data            10850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 10850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data           10850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                10850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.data::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000037496                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4563                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           3                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         6                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       112500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      45000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  247500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        3                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     6                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            3                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            3    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            3                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    192                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25599783132                       # Total gap between requests
system.mem_ctrls.avgGap                  8533261044.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.data          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.data 10850.092456214716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.data            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.data       247500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy          9125.802000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          3214.713600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        10305.993600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     126483615.720015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21679106.652000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     679552452.532754                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       827737821.414038                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.776208                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17098143638                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    592020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      5645322                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17714989026                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17714989026                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17714989026                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13710                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006537                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13142                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008116                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001850                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006267                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17714989026                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47146966900553600                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2392069                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334760                       # Number of bytes of host memory used
host_op_rate                                  3005071                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    44.75                       # Real time elapsed on the host
host_tick_rate                              395480792                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   107051342                       # Number of instructions simulated
sim_ops                                     134485103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017699                       # Number of seconds simulated
sim_ticks                                 17698855482                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.034820                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 557768                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3478480                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               303                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           634537                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2321373                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               282                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1132                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             850                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4393166                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 772738                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           38                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12921377                       # Number of instructions committed
system.cpu2.committedOps                     16485388                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.918396                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4202538                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3490802                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3489739                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1063                       # DTB misses
system.cpu2.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1705087                       # DTB read accesses
system.cpu2.dtb.read_hits                     1704048                       # DTB read hits
system.cpu2.dtb.read_misses                      1039                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          936                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12905.397436                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12541.485084                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3712.826797                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191            2      0.21%      0.21% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          579     61.86%     62.07% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          331     35.36%     97.44% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575           15      1.60%     99.04% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            5      0.53%     99.57% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            2      0.21%     99.79% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            2      0.21%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          936                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          928     99.15%     99.15% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            8      0.85%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          936                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1063                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1063                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          936                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          936                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         1999                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1063                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1063    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1063                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1063                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1063                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          928                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1785715                       # DTB write accesses
system.cpu2.dtb.write_hits                    1785691                       # DTB write hits
system.cpu2.dtb.write_misses                       24                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26932109                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           408965                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          122635                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          47098                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.521269                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7598871                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7595427                       # DTB hits
system.cpu2.itb.inst_accesses                 7598871                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7595427                       # ITB inst hits
system.cpu2.itb.inst_misses                      3444                       # ITB inst misses
system.cpu2.itb.misses                           3444                       # DTB misses
system.cpu2.itb.perms_faults                        6                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3270                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11830.346789                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11535.911699                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3459.990203                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            8      0.24%      0.24% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2763     84.50%     84.74% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          397     12.14%     96.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           30      0.92%     97.80% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           68      2.08%     99.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            4      0.12%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3270                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3262     99.76%     99.76% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            8      0.24%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3270                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3444                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3444                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3270                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3270                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6714                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3444                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3444    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3444                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3444                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3444                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3262                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24788313                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13062303     79.24%     79.24% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92702      0.56%     79.80% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     48      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1546086      9.38%     89.18% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1784213     10.82%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16485388                       # Class of committed instruction
system.cpu2.tickCycles                       24741215                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             2                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1273                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          495                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1828                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  8                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               923                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 4                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             913                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          915                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2009                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         6656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         2880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  10096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             758                       # Total snoops (count)
system.tol2bus.snoopTraffic                     48512                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              927                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.505933                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.101598                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     72      7.77%      7.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    428     46.17%     53.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    393     42.39%     96.33% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     18      1.94%     98.27% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.27% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.27% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.43%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      4      0.43%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.14% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      4      0.43%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     4      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                927                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1316616                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             17136                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           835380                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1107414                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             14280                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   8                       # Transaction distribution
system.membus.trans_dist::ReadResp                 10                       # Transaction distribution
system.membus.trans_dist::WriteReq                  4                       # Transaction distribution
system.membus.trans_dist::WriteResp                 4                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                14                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      14    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  14                       # Request fanout histogram
system.membus.reqLayer7.occupancy                1428                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               11424                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              31316                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7592422                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7592422                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7592422                       # number of overall hits
system.cpu2.icache.overall_hits::total        7592422                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            8                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             8                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            8                       # number of overall misses
system.cpu2.icache.overall_misses::total            8                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst       249900                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       249900                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst       249900                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       249900                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7592430                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7592430                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7592430                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7592430                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 31237.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 31237.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 31237.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 31237.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            8                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            8                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst       244188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       244188                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst       244188                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       244188                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 30523.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 30523.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 30523.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 30523.500000                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7592422                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7592422                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            8                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst       249900                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       249900                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7592430                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7592430                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 31237.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 31237.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            8                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst       244188                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       244188                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 30523.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 30523.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        205535.997564                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 77                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.833333                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 205535.997564                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098007                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098007                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205536                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205533                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098007                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15184868                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15184868                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9807                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9807                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9807                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9807                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          517                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          517                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          517                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          517                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5168646                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5168646                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5168646                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5168646                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10324                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10324                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10324                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10324                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.050077                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.050077                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.050077                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.050077                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker  9997.381044                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  9997.381044                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker  9997.381044                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  9997.381044                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          517                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          517                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      3692094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      3692094                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      3692094                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      3692094                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.050077                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.050077                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.050077                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.050077                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7141.381044                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7141.381044                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7141.381044                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7141.381044                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          517                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9807                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9807                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          517                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          517                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5168646                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5168646                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10324                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10324                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.050077                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.050077                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker  9997.381044                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  9997.381044                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          517                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          517                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      3692094                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      3692094                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.050077                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.050077                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7141.381044                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7141.381044                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         8947                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          517                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    17.305609                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        83109                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        83109                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2697                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2697                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2697                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2697                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          390                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          390                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          390                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          390                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3508596                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3508596                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3508596                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3508596                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3087                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3087                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3087                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3087                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.126336                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.126336                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.126336                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.126336                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  8996.400000                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  8996.400000                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  8996.400000                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  8996.400000                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          390                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          390                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2394756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2394756                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2394756                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2394756                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.126336                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.126336                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.126336                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.126336                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  6140.400000                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  6140.400000                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  6140.400000                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  6140.400000                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          390                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2697                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2697                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          390                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          390                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3508596                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3508596                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3087                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3087                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.126336                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.126336                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  8996.400000                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  8996.400000                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          390                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2394756                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2394756                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.126336                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.126336                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  6140.400000                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6140.400000                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         2135                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          390                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     5.474359                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        25086                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        25086                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3310403                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3310403                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3310461                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3310461                       # number of overall hits
system.cpu2.dcache.demand_accesses::.cpu2.data      3310403                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3310403                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3310461                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3310461                       # number of overall (read+write) accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1526315                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1526315                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1526315                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1526315                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1784088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1784088                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1784088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1784088                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           58                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           58                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           58                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           58                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           82                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse               18024                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data        14246                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3778                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006793                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001801                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008595                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14246                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3778                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14246                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001801                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006793                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6621250                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6621250                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17718426222                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17718426222                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17718426222                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8400                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8400                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004005                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9853                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1893                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000903                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004698                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000903                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003796                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17718426222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17718426222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17718426222                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5646                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5646                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002692                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3712                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001513                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001770                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001513                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            45                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           104                       # number of demand (read+write) hits
system.l2.demand_hits::total                      155                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           45                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          104                       # number of overall hits
system.l2.overall_hits::total                     155                       # number of overall hits
system.l2.demand_misses::.cpu2.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::total                      2                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.inst                2                       # number of overall misses
system.l2.overall_misses::total                     2                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.inst       172788                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           172788                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.inst       172788                       # number of overall miss cycles
system.l2.overall_miss_latency::total          172788                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst               8                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  157                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              8                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 157                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.inst       0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012739                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.inst      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012739                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.inst        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 2                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                2                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.inst       165648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       165648                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst       165648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       165648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       222768                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012739                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012739                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           45                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.inst       172788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       172788                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           157                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.inst     0.250000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.012739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.inst        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.inst            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            2                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.inst       165648                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       165648                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.inst     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.012739                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.inst        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        82824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249969.997564                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           53                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst    197528.997564                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            7841                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           18                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119195                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8447                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8447                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241294                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004028                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115058                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1794                       # Number of tag accesses
system.l2.tags.data_accesses                     1794                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   2                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.inst             7232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                  7232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst         7232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             7232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst            7232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                 7232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.inst::samples         4.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000037504                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4562                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           2                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         4                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        75000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      30000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  165000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        2                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     4                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            2    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            2                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      48268542                       # Total gap between requests
system.mem_ctrls.avgGap                   24134271.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.inst 7232.106060766354                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.inst            4                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.inst       165000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy          6083.868000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          2143.142400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         6870.662400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     126539164.080015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21616880.670000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     679738176.532754                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       827909318.955638                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.777563                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17106377388                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    592280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      3862794                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17718426222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17718426222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17718426222                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13710                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006537                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13142                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008116                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001850                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006267                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17718426222                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47146984607700056                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2638327                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334760                       # Number of bytes of host memory used
host_op_rate                                  3320034                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.47                       # Real time elapsed on the host
host_tick_rate                              388985085                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   119967839                       # Number of instructions simulated
sim_ops                                     150966203                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017688                       # Number of seconds simulated
sim_ticks                                 17687671386                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.219352                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 565393                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3485916                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               339                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           634273                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2323592                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               290                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1103                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             813                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4394437                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 779938                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           46                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12909626                       # Number of instructions committed
system.cpu2.committedOps                     16472813                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.918928                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            4                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4201689                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3491030                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3489934                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1096                       # DTB misses
system.cpu2.dtb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     7                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1705364                       # DTB read accesses
system.cpu2.dtb.read_hits                     1704300                       # DTB read hits
system.cpu2.dtb.read_misses                      1064                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          941                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12937.740701                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12561.780836                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3787.697471                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::4096-8191            1      0.11%      0.11% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          584     62.06%     62.17% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          330     35.07%     97.24% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575           14      1.49%     98.72% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            8      0.85%     99.57% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            2      0.21%     99.79% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            2      0.21%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          941                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          936     99.47%     99.47% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            5      0.53%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          941                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1096                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1096                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          941                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          941                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2037                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1096                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1096    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1096                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1096                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1096                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            5                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          936                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1785666                       # DTB write accesses
system.cpu2.dtb.write_hits                    1785634                       # DTB write hits
system.cpu2.dtb.write_misses                       32                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26842513                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           408256                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          122118                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          48254                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.521124                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7638035                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7634552                       # DTB hits
system.cpu2.itb.inst_accesses                 7638035                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7634552                       # ITB inst hits
system.cpu2.itb.inst_misses                      3483                       # ITB inst misses
system.cpu2.itb.misses                           3483                       # DTB misses
system.cpu2.itb.perms_faults                       10                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3307                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11920.367100                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11590.137336                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3705.743370                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            9      0.27%      0.27% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2779     84.03%     84.31% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          397     12.00%     96.31% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           36      1.09%     97.40% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           81      2.45%     99.85% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            5      0.15%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3307                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3298     99.73%     99.73% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            9      0.27%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3307                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3483                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3483                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3307                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3307                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6790                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3483                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3483    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3483                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3483                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3483                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            9                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3298                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24772649                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13050084     79.22%     79.22% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92230      0.56%     79.78% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     60      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.78% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1546188      9.39%     89.17% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1784215     10.83%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16472813                       # Class of committed instruction
system.cpu2.tickCycles                       24724395                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             5                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1321                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1893                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 10                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               959                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 5                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             944                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          949                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           40                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1207                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         8000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  12092                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             761                       # Total snoops (count)
system.tol2bus.snoopTraffic                     48704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              964                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.528008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.181479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     84      8.71%      8.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    430     44.61%     53.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    407     42.22%     95.54% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     23      2.39%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     97.93% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      5      0.52%     98.44% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      5      0.52%     98.96% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     98.96% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      5      0.52%     99.48% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     5      0.52%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                964                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1368021                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             12852                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           850374                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1158822                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             28560                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  10                       # Transaction distribution
system.membus.trans_dist::ReadResp                 15                       # Transaction distribution
system.membus.trans_dist::WriteReq                  5                       # Transaction distribution
system.membus.trans_dist::WriteResp                 5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             5                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           30                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total          380                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                     380                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                20                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      20    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  20                       # Request fanout histogram
system.membus.reqLayer7.occupancy                3573                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy               14280                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              49796                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7631541                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7631541                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7631541                       # number of overall hits
system.cpu2.icache.overall_hits::total        7631541                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            6                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            6                       # number of overall misses
system.cpu2.icache.overall_misses::total            6                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst        72828                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total        72828                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7631547                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7631547                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7631547                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7631547                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            6                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7631541                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7631541                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7631547                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7631547                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse              205536                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 75                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.500000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst       205536                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098007                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098007                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205536                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205533                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098007                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15263100                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15263100                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9899                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9899                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9899                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9899                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          541                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          541                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          541                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          541                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5579910                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5579910                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5579910                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5579910                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10440                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10440                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10440                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10440                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.051820                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.051820                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.051820                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.051820                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10314.066543                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10314.066543                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10314.066543                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10314.066543                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          541                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          541                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          541                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          541                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      4034814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      4034814                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      4034814                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      4034814                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.051820                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.051820                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.051820                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.051820                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7458.066543                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7458.066543                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7458.066543                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7458.066543                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          541                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9899                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9899                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          541                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          541                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5579910                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5579910                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10440                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10440                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.051820                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.051820                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10314.066543                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10314.066543                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          541                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          541                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      4034814                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      4034814                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.051820                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.051820                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7458.066543                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7458.066543                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9887                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          541                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.275416                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        84061                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        84061                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2777                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2777                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2777                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2777                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          397                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          397                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          397                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          397                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3643542                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3643542                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3643542                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3643542                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3174                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3174                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3174                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3174                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.125079                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.125079                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.125079                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.125079                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  9177.687657                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  9177.687657                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  9177.687657                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  9177.687657                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          397                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          397                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2509710                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2509710                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2509710                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2509710                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.125079                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.125079                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.125079                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.125079                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  6321.687657                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  6321.687657                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  6321.687657                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  6321.687657                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          397                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2777                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2777                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          397                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          397                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3643542                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3643542                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3174                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3174                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.125079                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.125079                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  9177.687657                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  9177.687657                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          397                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2509710                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2509710                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.125079                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.125079                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  6321.687657                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6321.687657                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         2002                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          397                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     5.042821                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        25789                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        25789                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3310670                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3310670                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3310743                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3310743                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::total            1                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data        88536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total        88536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data        88536                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total        88536                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      3310671                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3310671                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3310744                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3310744                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            1                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           15                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           15                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data        87822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total        87822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data        87822                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.dcache.prefetcher       322724                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total       410546                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       335580                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       335580                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000000                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000000                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher        80681                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82109.200000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1526580                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1526580                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data        88536                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total        88536                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1526581                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1526581                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000001                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data        87822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total        87822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       335580                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       335580                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1784090                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1784090                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1784090                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1784090                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            5                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           73                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           73                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           73                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           73                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.HardPFReq_mshr_misses::.cpu2.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu2.dcache.HardPFReq_mshr_miss_latency::.cpu2.dcache.prefetcher       322724                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_latency::total       322724                       # number of HardPFReq MSHR miss cycles
system.cpu2.dcache.HardPFReq_mshr_miss_rate::.cpu2.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher        80681                       # average HardPFReq mshr miss latency
system.cpu2.dcache.HardPFReq_avg_mshr_miss_latency::total        80681                       # average HardPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           89                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           89                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           89                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           89                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           89                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        18027.732597                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14246.746523                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher  3780.986074                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006793                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001803                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008596                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3782                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14247                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3782                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14247                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001803                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006793                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6621849                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6621849                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17707146450                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17707146450                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17707146450                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8400                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8400                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004005                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9853                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1893                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000903                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004698                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000903                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003796                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17707146450                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17707146450                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17707146450                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5646                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5646                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002692                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3712                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001513                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001770                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001513                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            52                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           125                       # number of demand (read+write) hits
system.l2.demand_hits::total                      183                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           52                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          125                       # number of overall hits
system.l2.overall_hits::total                     183                       # number of overall hits
system.l2.demand_misses::.cpu2.data                 1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2.demand_misses::total                      5                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.data                1                       # number of overall misses
system.l2.overall_misses::.cpu2.dcache.prefetcher            4                       # number of overall misses
system.l2.overall_misses::total                     5                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.data        86394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.dcache.prefetcher       319155                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           405549                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.data        86394                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.dcache.prefetcher       319155                       # number of overall miss cycles
system.l2.overall_miss_latency::total          405549                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst               6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           52                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          125                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  188                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           52                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          125                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 188                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.026596                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.026596                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.dcache.prefetcher 79788.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81109.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.dcache.prefetcher 79788.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81109.800000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 5                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                5                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           15                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           15                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.data        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.dcache.prefetcher       304875                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       387699                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.dcache.prefetcher       304875                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       387699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       278460                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       278460                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.026596                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.026596                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 76218.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77539.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 76218.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77539.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           10                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       278460                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       278460                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           52                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          125                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               183                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.data        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.dcache.prefetcher       319155                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total       405549                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           52                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.026596                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.dcache.prefetcher 79788.750000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81109.800000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            5                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.dcache.prefetcher       304875                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total       387699                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.dcache.prefetcher 76218.750000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77539.800000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249973.732598                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           53                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst          197529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7841.746523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher  2067.986075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           18                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119197                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241295                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004030                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115058                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      2093                       # Number of tag accesses
system.l2.tags.data_accesses                     2093                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                320                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   5                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.data             3618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dcache.prefetcher        14473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 18092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data            3618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dcache.prefetcher        14473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                18092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.dcache.prefetcher::samples         8.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000022504                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000066072                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4568                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           5                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        10                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       126084                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      75000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  351084                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12608.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35108.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        9                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                    10                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean           320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   320.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-351            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                    320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                     320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22168988855                       # Total gap between requests
system.mem_ctrls.avgGap                  4433797771.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.dcache.prefetcher          256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.data 3618.339497796004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.dcache.prefetcher 14473.357991184017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.dcache.prefetcher            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.data        82500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.dcache.prefetcher       268584                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.dcache.prefetcher     33573.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    90.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy          3041.934000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          1071.571200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        17176.656000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     126455841.540015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21495847.716000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     679413605.270354                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       827386584.687638                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.777587                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17097082824                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    591890000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      1208808                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17707146450                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17707146450                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17707146450                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13710                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006537                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13142                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008116                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001850                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006267                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17707146450                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47147002323081776                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                2952281                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334760                       # Number of bytes of host memory used
host_op_rate                                  3720114                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    45.01                       # Real time elapsed on the host
host_tick_rate                              393123389                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132894530                       # Number of instructions simulated
sim_ops                                     167458104                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017696                       # Number of seconds simulated
sim_ticks                                 17696158704                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            16.229181                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 565425                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3484002                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               298                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           634311                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          2338513                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               289                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups           1157                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             868                       # Number of indirect misses.
system.cpu2.branchPred.lookups                4410094                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 765921                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           34                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                   12919820                       # Number of instructions committed
system.cpu2.committedOps                     16483614                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.918334                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                      4203075                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                      3490611                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                          3489543                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                           1068                       # DTB misses
system.cpu2.dtb.perms_faults                        4                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     6                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                 1704966                       # DTB read accesses
system.cpu2.dtb.read_hits                     1703922                       # DTB read hits
system.cpu2.dtb.read_misses                      1044                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          935                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 12909.272727                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 12550.135680                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  3698.927467                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287          580     62.03%     62.03% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383          332     35.51%     97.54% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575           13      1.39%     98.93% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            6      0.64%     99.57% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            2      0.21%     99.79% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            2      0.21%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          935                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          929     99.36%     99.36% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            6      0.64%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          935                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data         1068                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total         1068                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          935                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          935                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total         2003                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples         1068                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0           1068    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total         1068                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                     1068                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                 1068                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            6                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          929                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                1785645                       # DTB write accesses
system.cpu2.dtb.write_hits                    1785621                       # DTB write hits
system.cpu2.dtb.write_misses                       24                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions          26904974                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           407503                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions          122572                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                          46807                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.521286                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      7610959                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          7607516                       # DTB hits
system.cpu2.itb.inst_accesses                 7610959                       # ITB inst accesses
system.cpu2.itb.inst_hits                     7607516                       # ITB inst hits
system.cpu2.itb.inst_misses                      3443                       # ITB inst misses
system.cpu2.itb.misses                           3443                       # DTB misses
system.cpu2.itb.perms_faults                        6                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples         3267                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11825.256198                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11531.666866                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3456.757828                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            8      0.24%      0.24% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287         2763     84.57%     84.82% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383          395     12.09%     96.91% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575           29      0.89%     97.80% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           68      2.08%     99.88% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            4      0.12%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total         3267                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K         3259     99.76%     99.76% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            8      0.24%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total         3267                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         3443                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total         3443                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst         3267                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total         3267                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         6710                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples         3443                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0           3443    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total         3443                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                     3443                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                 3443                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            8                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3         3259                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                        24784536                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu               13060692     79.23%     79.23% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 92710      0.56%     79.80% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     48      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              36      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     79.80% # Class of committed instruction
system.cpu2.op_class_0::MemRead               1545988      9.38%     89.18% # Class of committed instruction
system.cpu2.op_class_0::MemWrite              1784140     10.82%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                16483614                       # Class of committed instruction
system.cpu2.tickCycles                       24737729                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests         1270                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1818                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  8                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               917                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 4                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             909                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           24                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          824                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side           48                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         6656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   9904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             755                       # Total snoops (count)
system.tol2bus.snoopTraffic                     48320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              921                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.512486                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.100448                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     68      7.38%      7.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    427     46.36%     53.75% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    392     42.56%     96.31% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     18      1.95%     98.26% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     98.26% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     98.26% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      4      0.43%     98.70% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      4      0.43%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     99.13% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      4      0.43%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     4      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                921                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1309476                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             12852                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           835380                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1098846                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy             14280                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   8                       # Transaction distribution
system.membus.trans_dist::ReadResp                  8                       # Transaction distribution
system.membus.trans_dist::WriteReq                  4                       # Transaction distribution
system.membus.trans_dist::WriteResp                 4                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     24                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total           48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                      48                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                12                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      12    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  12                       # Request fanout histogram
system.membus.reqLayer3.occupancy               11424                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy              22800                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON    17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      7604511                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7604511                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      7604511                       # number of overall hits
system.cpu2.icache.overall_hits::total        7604511                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            6                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             6                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            6                       # number of overall misses
system.cpu2.icache.overall_misses::total            6                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total        72828                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst        72828                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total        72828                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      7604517                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7604517                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      7604517                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7604517                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst        12138                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total        12138                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            6                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            6                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            6                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total        68544                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total        68544                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst        11424                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total        11424                       # average overall mshr miss latency
system.cpu2.icache.replacements                     6                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      7604511                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7604511                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            6                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total        72828                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      7604517                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7604517                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total        12138                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            6                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total        68544                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total        11424                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse              205536                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                 75                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                6                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            12.500000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst       205536                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098007                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098007                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205536                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205533                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098007                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         15209040                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        15209040                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         9808                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         9808                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         9808                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         9808                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker          513                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          513                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker          513                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          513                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker      5137230                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      5137230                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker      5137230                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      5137230                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker        10321                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total        10321                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker        10321                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total        10321                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.049704                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.049704                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.049704                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.049704                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10014.093567                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10014.093567                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10014.093567                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10014.093567                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker          513                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          513                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker          513                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          513                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker      3672102                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      3672102                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker      3672102                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      3672102                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.049704                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.049704                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.049704                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.049704                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7158.093567                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7158.093567                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7158.093567                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7158.093567                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements          513                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         9808                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         9808                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker          513                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          513                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker      5137230                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      5137230                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker        10321                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total        10321                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.049704                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.049704                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10014.093567                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10014.093567                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker          513                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          513                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker      3672102                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      3672102                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.049704                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.049704                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7158.093567                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7158.093567                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         9561                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          513                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    18.637427                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        83081                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        83081                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker         2713                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total         2713                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker         2713                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total         2713                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker          390                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          390                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker          390                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          390                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker      3502884                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      3502884                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker      3502884                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      3502884                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker         3103                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total         3103                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker         3103                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total         3103                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.125685                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.125685                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.125685                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.125685                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker  8981.753846                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total  8981.753846                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker  8981.753846                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total  8981.753846                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker          390                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          390                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker          390                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          390                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker      2389044                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2389044                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker      2389044                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2389044                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.125685                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.125685                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.125685                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.125685                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  6125.753846                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  6125.753846                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  6125.753846                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  6125.753846                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements          390                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker         2713                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total         2713                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker          390                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          390                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker      3502884                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      3502884                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker         3103                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total         3103                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.125685                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.125685                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker  8981.753846                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total  8981.753846                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker          390                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker      2389044                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2389044                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.125685                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.125685                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  6125.753846                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  6125.753846                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs         2664                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          390                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     6.830769                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses        25214                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses        25214                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      3310212                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3310212                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      3310270                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3310270                       # number of overall hits
system.cpu2.dcache.demand_accesses::.cpu2.data      3310212                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3310212                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      3310270                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3310270                       # number of overall (read+write) accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       268464                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      1526194                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1526194                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      1526194                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1526194                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total       268464                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1784018                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1784018                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1784018                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1784018                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           58                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           58                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           58                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           58                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           82                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           82                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           82                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           82                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           82                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse               18029                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data        14247                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3782                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006793                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001803                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008597                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3782                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14247                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3782                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14247                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001803                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006793                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          6620868                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         6620868                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean     17715381726                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value  17715381726                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value  17715381726                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8400                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8400                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004005                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9853                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1893                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000903                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004698                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000903                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003796                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean     17715381726                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value  17715381726                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  17715381726                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5646                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5646                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002692                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3712                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001513                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001770                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001513                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            44                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker           104                       # number of demand (read+write) hits
system.l2.demand_hits::total                      154                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  6                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           44                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker          104                       # number of overall hits
system.l2.overall_hits::total                     154                       # number of overall hits
system.l2.demand_accesses::.cpu2.inst               6                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker          104                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  154                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              6                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker          104                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 154                       # number of overall (read+write) accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.overall_mshr_uncacheable_misses::.cpu2.data           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           12                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_latency::.cpu2.data       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       222768                       # number of overall MSHR uncacheable cycles
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            8                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total       222768                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker          104                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               154                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_accesses::.cpu2.inst            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                       249975                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         0                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                           nan                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           53                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst          197529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data            7842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           18                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119197                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241295                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241295                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004030                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115058                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1752                       # Number of tag accesses
system.l2.tags.data_accesses                     1752                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                4555                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     126511389.900015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     21456946.980000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     679787727.695954                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       827756064.576038                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.776031                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17105583358                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    592150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     17715381726                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value  17715381726                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  17715381726                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13710                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006537                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13142                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008116                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001850                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006267                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17715381726                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               47147005539239088                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               16001089                       # Simulator instruction rate (inst/s)
host_mem_usage                                6334760                       # Number of bytes of host memory used
host_op_rate                                 20153376                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.47                       # Real time elapsed on the host
host_tick_rate                              377613536                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   135458241                       # Number of instructions simulated
sim_ops                                     170611331                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003197                       # Number of seconds simulated
sim_ticks                                  3196748646                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu0.branchPred.lookups                      0                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.cpi                                   nan                       # CPI: cycles per instruction
system.cpu0.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu0.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu0.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu0.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu0.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu0.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu0.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                                   nan                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu0.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu0.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu0.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu0.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu0.op_class_0::total                       0                       # Class of committed instruction
system.cpu0.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu1.branchPred.lookups                      0                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.cpi                                   nan                       # CPI: cycles per instruction
system.cpu1.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu1.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu1.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu1.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu1.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu1.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu1.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                                   nan                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu1.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu1.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu1.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu1.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu1.op_class_0::total                       0                       # Class of committed instruction
system.cpu1.tickCycles                              0                       # Number of cycles that the object actually ticked
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            20.620352                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                 121345                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups              588472                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect               146                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           116043                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted           418544                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               116                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            689                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             573                       # Number of indirect misses.
system.cpu2.branchPred.lookups                 780904                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                 126635                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           20                       # Number of mispredicted indirect branches.
system.cpu2.committedInsts                    2556840                       # Number of instructions committed
system.cpu2.committedOps                      3144940                       # Number of ops (including micro ops) committed
system.cpu2.cpi                              1.751083                       # CPI: cycles per instruction
system.cpu2.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu2.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu2.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu2.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu2.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu2.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu2.discardedOps                       676718                       # Number of ops (including micro ops) which were discarded before commit
system.cpu2.dtb.accesses                       575446                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                           575312                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                            134                       # DTB misses
system.cpu2.dtb.perms_faults                        1                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                  285576                       # DTB read accesses
system.cpu2.dtb.read_hits                      285448                       # DTB read hits
system.cpu2.dtb.read_misses                       128                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkCompletionTime::samples          101                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 14110.336634                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 13305.994484                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev  6273.576767                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::8192-12287           58     57.43%     57.43% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::12288-16383           34     33.66%     91.09% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::20480-24575            4      3.96%     95.05% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::24576-28671            3      2.97%     98.02% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::32768-36863            1      0.99%     99.01% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::53248-57343            1      0.99%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total          101                       # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkPageSizes::4K          100     99.01%     99.01% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M            1      0.99%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total          101                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data          134                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total          134                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data          101                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total          101                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total          235                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples          134                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0            134    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total          134                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                      134                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong                  134                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3          100                       # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.write_accesses                 289870                       # DTB write accesses
system.cpu2.dtb.write_hits                     289864                       # DTB write hits
system.cpu2.dtb.write_misses                        6                       # DTB write misses
system.cpu2.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu2.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu2.fetch2.int_instructions           4721297                       # Number of integer instructions successfully decoded
system.cpu2.fetch2.load_instructions           104783                       # Number of memory load instructions successfully decoded
system.cpu2.fetch2.store_instructions           31345                       # Number of memory store instructions successfully decoded
system.cpu2.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu2.idleCycles                           7892                       # Total number of cycles that the object has spent stopped
system.cpu2.ipc                              0.571075                       # IPC: instructions per cycle
system.cpu2.itb.accesses                      1322820                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                          1322167                       # DTB hits
system.cpu2.itb.inst_accesses                 1322820                       # ITB inst accesses
system.cpu2.itb.inst_hits                     1322167                       # ITB inst hits
system.cpu2.itb.inst_misses                       653                       # ITB inst misses
system.cpu2.itb.misses                            653                       # DTB misses
system.cpu2.itb.perms_faults                        3                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkCompletionTime::samples          563                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 11969.328597                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 11631.960022                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev  3775.440548                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::4096-8191            1      0.18%      0.18% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::8192-12287          469     83.30%     83.48% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::12288-16383           72     12.79%     96.27% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::20480-24575            7      1.24%     97.51% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::24576-28671           13      2.31%     99.82% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::57344-61439            1      0.18%    100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total          563                       # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkPageSizes::4K          562     99.82%     99.82% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M            1      0.18%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total          563                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst          653                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total          653                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst          563                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total          563                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total         1216                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples          653                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0            653    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total          653                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                      653                       # Table walker walks requested
system.cpu2.itb.walker.walksLong                  653                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2            1                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3          562                       # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCycles                         4477239                       # number of cpu cycles simulated
system.cpu2.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu2.op_class_0::IntAlu                2534753     80.60%     80.60% # Class of committed instruction
system.cpu2.op_class_0::IntMult                 57055      1.81%     82.41% # Class of committed instruction
system.cpu2.op_class_0::IntDiv                     12      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::FloatAdd                    0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::FloatCmp                    0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::FloatCvt                    0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::FloatMult                   0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::FloatMultAcc                0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::FloatDiv                    0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::FloatMisc                   0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::FloatSqrt                   0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdAdd                     0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdAlu                     0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdCmp                     0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdCvt                     0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdMisc                    0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdMult                    0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdShift                   0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdDiv                     0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdSqrt                    0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMisc              35      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMult               0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAdd               0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceAlu               0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdReduceCmp               0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceAdd            0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdFloatReduceCmp            0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdAes                     0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdAesMix                  0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash                0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdSha1Hash2               0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash              0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdSha256Hash2             0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma2               0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdShaSigma3               0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::SimdPredAlu                 0      0.00%     82.41% # Class of committed instruction
system.cpu2.op_class_0::MemRead                263814      8.39%     90.80% # Class of committed instruction
system.cpu2.op_class_0::MemWrite               289271      9.20%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu2.op_class_0::total                 3144940                       # Class of committed instruction
system.cpu2.tickCycles                        4469347                       # Number of cycles that the object actually ticked
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.cpi                                   nan                       # CPI: cycles per instruction
system.cpu3.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu3.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu3.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu3.dcache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu3.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu3.dcache.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page
system.cpu3.discardedOps                            0                       # Number of ops (including micro ops) which were discarded before commit
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu3.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu3.fetch2.int_instructions                 0                       # Number of integer instructions successfully decoded
system.cpu3.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu3.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu3.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu3.idleCycles                              0                       # Total number of cycles that the object has spent stopped
system.cpu3.ipc                                   nan                       # IPC: instructions per cycle
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.op_class_0::No_OpClass                  0                       # Class of committed instruction
system.cpu3.op_class_0::IntAlu                      0                       # Class of committed instruction
system.cpu3.op_class_0::IntMult                     0                       # Class of committed instruction
system.cpu3.op_class_0::IntDiv                      0                       # Class of committed instruction
system.cpu3.op_class_0::FloatAdd                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCmp                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatCvt                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMult                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMultAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatDiv                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMisc                   0                       # Class of committed instruction
system.cpu3.op_class_0::FloatSqrt                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAdd                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAddAcc                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAlu                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCmp                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdCvt                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMisc                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMult                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdMultAcc                 0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShift                   0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShiftAcc                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdDiv                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSqrt                    0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAdd                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatAlu                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCmp                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatCvt                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatDiv                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMisc               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMult               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatSqrt               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAdd               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceAlu               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdReduceCmp               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAes                     0                       # Class of committed instruction
system.cpu3.op_class_0::SimdAesMix                  0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash                0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha1Hash2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash              0                       # Class of committed instruction
system.cpu3.op_class_0::SimdSha256Hash2             0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma2               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdShaSigma3               0                       # Class of committed instruction
system.cpu3.op_class_0::SimdPredAlu                 0                       # Class of committed instruction
system.cpu3.op_class_0::MemRead                     0                       # Class of committed instruction
system.cpu3.op_class_0::MemWrite                    0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemRead                0                       # Class of committed instruction
system.cpu3.op_class_0::FloatMemWrite               0                       # Class of committed instruction
system.cpu3.op_class_0::IprAccess                   0                       # Class of committed instruction
system.cpu3.op_class_0::InstPrefetch                0                       # Class of committed instruction
system.cpu3.op_class_0::total                       0                       # Class of committed instruction
system.cpu3.tickCycles                              0                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             1                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs                 0                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes               0                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs                 0                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests          184                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          311                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                  2                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               159                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             154                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          157                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side           13                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          121                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         1344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   2700                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             115                       # Total snoops (count)
system.tol2bus.snoopTraffic                      7360                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              160                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.400000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.299250                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     21     13.12%     13.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     83     51.88%     65.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     47     29.38%     94.38% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      5      3.12%     97.50% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%     97.50% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%     97.50% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      1      0.62%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      1      0.62%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%     98.75% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      1      0.62%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     1      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             10                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                160                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             224910                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             10710                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           113526                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           209916                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy              5712                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.iocache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                   2                       # Transaction distribution
system.membus.trans_dist::ReadResp                  3                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total           76                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                      76                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 4                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       4    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   4                       # Request fanout histogram
system.membus.reqLayer7.occupancy                 714                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy                2856                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy               9958                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::ON     3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      1321648                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1321648                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      1321648                       # number of overall hits
system.cpu2.icache.overall_hits::total        1321648                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            5                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            5                       # number of overall misses
system.cpu2.icache.overall_misses::total            5                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst        62118                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total        62118                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst        62118                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total        62118                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      1321653                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1321653                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      1321653                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1321653                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 12423.600000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 12423.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 12423.600000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 12423.600000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_misses::.cpu2.inst            5                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst            5                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst        58548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total        58548                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst        58548                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total        58548                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 11709.600000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 11709.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 11709.600000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 11709.600000                       # average overall mshr miss latency
system.cpu2.icache.replacements                     3                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      1321648                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1321648                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            5                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst        62118                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total        62118                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      1321653                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1321653                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 12423.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 12423.600000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst            5                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst        58548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total        58548                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 11709.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 11709.600000                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse        205537.981665                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           71464482                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           205541                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           347.689668                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst 205537.981665                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.098008                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.098008                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024       205538                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4       205533                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.098008                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2643311                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2643311                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.demand_hits::.cpu2.itb.walker         1860                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total         1860                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::.cpu2.itb.walker         1860                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total         1860                       # number of overall hits
system.cpu2.itb_walker_cache.demand_misses::.cpu2.itb.walker           98                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total           98                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::.cpu2.itb.walker           98                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total           98                       # number of overall misses
system.cpu2.itb_walker_cache.demand_miss_latency::.cpu2.itb.walker       992460                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total       992460                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::.cpu2.itb.walker       992460                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total       992460                       # number of overall miss cycles
system.cpu2.itb_walker_cache.demand_accesses::.cpu2.itb.walker         1958                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total         1958                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::.cpu2.itb.walker         1958                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total         1958                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.demand_miss_rate::.cpu2.itb.walker     0.050051                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.050051                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::.cpu2.itb.walker     0.050051                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.050051                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_miss_latency::.cpu2.itb.walker 10127.142857                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total 10127.142857                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::.cpu2.itb.walker 10127.142857                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total 10127.142857                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.demand_mshr_misses::.cpu2.itb.walker           98                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total           98                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::.cpu2.itb.walker           98                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total           98                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::.cpu2.itb.walker       712572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total       712572                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::.cpu2.itb.walker       712572                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total       712572                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::.cpu2.itb.walker     0.050051                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.050051                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::.cpu2.itb.walker     0.050051                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.050051                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.itb.walker  7271.142857                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  7271.142857                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.itb.walker  7271.142857                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  7271.142857                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.replacements           98                       # number of replacements
system.cpu2.itb_walker_cache.ReadReq_hits::.cpu2.itb.walker         1860                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total         1860                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_misses::.cpu2.itb.walker           98                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total           98                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::.cpu2.itb.walker       992460                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total       992460                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::.cpu2.itb.walker         1958                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total         1958                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_miss_rate::.cpu2.itb.walker     0.050051                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.050051                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::.cpu2.itb.walker 10127.142857                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total 10127.142857                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::.cpu2.itb.walker           98                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total           98                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.itb.walker       712572                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total       712572                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.itb.walker     0.050051                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.050051                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.itb.walker  7271.142857                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7271.142857                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs         2035                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          114                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs    17.850877                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::.cpu2.itb.walker           16                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::.cpu2.itb.walker            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses        15762                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses        15762                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.demand_hits::.cpu2.dtb.walker          320                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          320                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::.cpu2.dtb.walker          320                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          320                       # number of overall hits
system.cpu2.dtb_walker_cache.demand_misses::.cpu2.dtb.walker           53                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total           53                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::.cpu2.dtb.walker           53                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total           53                       # number of overall misses
system.cpu2.dtb_walker_cache.demand_miss_latency::.cpu2.dtb.walker       564774                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total       564774                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::.cpu2.dtb.walker       564774                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total       564774                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.demand_accesses::.cpu2.dtb.walker          373                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          373                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::.cpu2.dtb.walker          373                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          373                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::.cpu2.dtb.walker     0.142091                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.142091                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::.cpu2.dtb.walker     0.142091                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.142091                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::.cpu2.dtb.walker 10656.113208                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 10656.113208                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::.cpu2.dtb.walker 10656.113208                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 10656.113208                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.demand_mshr_misses::.cpu2.dtb.walker           53                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::.cpu2.dtb.walker           53                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::.cpu2.dtb.walker       413406                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total       413406                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::.cpu2.dtb.walker       413406                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total       413406                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::.cpu2.dtb.walker     0.142091                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.142091                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::.cpu2.dtb.walker     0.142091                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.142091                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::.cpu2.dtb.walker  7800.113208                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  7800.113208                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::.cpu2.dtb.walker  7800.113208                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  7800.113208                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.replacements           53                       # number of replacements
system.cpu2.dtb_walker_cache.ReadReq_hits::.cpu2.dtb.walker          320                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          320                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_misses::.cpu2.dtb.walker           53                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::.cpu2.dtb.walker       564774                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total       564774                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::.cpu2.dtb.walker          373                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          373                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::.cpu2.dtb.walker     0.142091                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.142091                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::.cpu2.dtb.walker 10656.113208                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 10656.113208                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::.cpu2.dtb.walker           53                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::.cpu2.dtb.walker       413406                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total       413406                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::.cpu2.dtb.walker     0.142091                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.142091                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.cpu2.dtb.walker  7800.113208                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7800.113208                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          417                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs           69                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     6.043478                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::.cpu2.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::.cpu2.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses         3037                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses         3037                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data       554594                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          554594                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data       554608                       # number of overall hits
system.cpu2.dcache.overall_hits::total         554608                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            1                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            1                       # number of overall misses
system.cpu2.dcache.overall_misses::total            1                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data        88536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total        88536                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data        88536                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total        88536                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data       554595                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       554595                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data       554609                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       554609                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.000002                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.000002                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data        88536                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total        88536                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.demand_mshr_misses::.cpu2.data            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data            1                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::.cpu2.data            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data        87822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total        87822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data        87822                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total        87822                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::.cpu2.data        67116                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total        67116                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total        87822                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::.cpu2.data        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total        22372                       # average overall mshr uncacheable latency
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data       265403                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         265403                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data        88536                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total        88536                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data       265404                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       265404                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.000004                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total        88536                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::.cpu2.data            2                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total            2                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data        87822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total        87822                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::.cpu2.data        67116                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total        67116                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total        87822                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total        33558                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       289191                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        289191                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       289191                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       289191                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_mshr_uncacheable::.cpu2.data            1                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data           14                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total           14                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data           14                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total           14                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data           61                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           61                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           61                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse        18030.668176                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           33387439                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            18031                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs          1851.668737                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data 14248.668176                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.cpu2.dcache.prefetcher         3782                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.006794                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.cpu2.dcache.prefetcher     0.001803                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.008598                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1022         3782                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_blocks::1024        14249                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1022::4         3782                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4        14247                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1022     0.001803                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.006794                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1109463                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1109463                       # Number of data accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean      3216157308                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value   3216157308                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   3216157308                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::CLK_GATED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                8400                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            1491187                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             8400                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           177.522262                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst         8400                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.004005                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4         8400                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.004005                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs          236                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs    14.750000                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::.cpu3.itb.walker           16                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::.cpu3.itb.walker            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs         5435                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs   339.687500                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::.cpu3.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                9853                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             631164                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             9853                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            64.058053                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data         7960                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.cpu3.dcache.prefetcher         1893                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.cpu3.dcache.prefetcher     0.000903                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.004698                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1022         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_blocks::1024         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1022::4         1893                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4         7960                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1022     0.000903                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.003796                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      3216157308                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value   3216157308                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3216157308                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                5646                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1066101                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5646                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           188.824123                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst         5646                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.002692                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4         5646                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.002692                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs          214                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs    13.375000                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.cpu0.itb.walker           16                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.cpu0.itb.walker            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs         3999                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs   249.937500                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.cpu0.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.cpu0.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.replacements                     0                       # number of replacements
system.cpu0.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                3712                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             662292                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             3712                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           178.419181                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data         3173                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.cpu0.dcache.prefetcher          539                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.001513                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.cpu0.dcache.prefetcher     0.000257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.001770                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1022          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_blocks::1024         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1022::4          539                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         3173                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1022     0.000257                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.001513                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                           714                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.l2.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu2.inst                   5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker            15                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker            21                       # number of demand (read+write) hits
system.l2.demand_hits::total                       41                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu2.inst                  5                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker           15                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker           21                       # number of overall hits
system.l2.overall_hits::total                      41                       # number of overall hits
system.l2.demand_misses::.cpu2.data                 1                       # number of demand (read+write) misses
system.l2.demand_misses::total                      1                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu2.data                1                       # number of overall misses
system.l2.overall_misses::total                     1                       # number of overall misses
system.l2.demand_miss_latency::.cpu2.data        86394                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total            86394                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu2.data        86394                       # number of overall miss cycles
system.l2.overall_miss_latency::total           86394                       # number of overall miss cycles
system.l2.demand_accesses::.cpu2.inst               5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data               1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   42                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu2.inst              5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data              1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  42                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu2.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.023810                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu2.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.023810                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data        86394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        86394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu2.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 1                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu2.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                1                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu2.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.cpu2.data        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total        82824                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total        82824                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu2.data        55692                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total        55692                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.023810                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.023810                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        82824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu2.data        18564                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total        18564                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_mshr_uncacheable::.cpu2.data            2                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total            2                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable_latency::.cpu2.data        55692                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total        55692                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu2.data        27846                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total        27846                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_mshr_uncacheable::.cpu2.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.ReadSharedReq_hits::.cpu2.inst            5                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.dtb.walker           15                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.itb.walker           21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                41                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu2.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu2.data        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        86394                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu2.inst            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.dtb.walker           15                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.itb.walker           21                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            42                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.023810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        86394                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu2.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        82824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.023810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data        82824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        82824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 249976.668177                       # Cycle average of tags in use
system.l2.tags.total_refs                      303057                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    249977                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.212340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks           1751                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst            4496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data            4140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dcache.prefetcher          927                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker           53                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst            7901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data            9018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dcache.prefetcher         2664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker           48                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker           36                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst          197529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     7843.668177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dcache.prefetcher         2069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker           18                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker            1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst            2976                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data            6097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dcache.prefetcher         2336                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.dtb.walker           16                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.itb.walker            9                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.001974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dcache.prefetcher     0.000442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.004300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dcache.prefetcher     0.001270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.094189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.003740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dcache.prefetcher     0.000987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.001419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.002907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dcache.prefetcher     0.001114                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.119198                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1023           229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024        241297                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8451                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       241295                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004030                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1023     0.000109                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.115059                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       545                       # Number of tag accesses
system.l2.tags.data_accesses                      545                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu2.data            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::.cpu2.data              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu2.data            20020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 20020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data           20020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                20020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu2.data::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000037504                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000045000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 826                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         2                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      64.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        37500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      15000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                   82500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18750.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    7500.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41250.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     2                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean            64                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    64.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-71            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       4266.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1075950162                       # Total gap between requests
system.mem_ctrls.avgGap                  1075950162.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu2.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu2.data 20020.341630575604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu2.data            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu2.data        82500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     41250.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    50.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy          3041.934000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          1071.571200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         3435.331200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     22858150.140000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3963316.392000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     122716018.656001                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       149545034.024399                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         46.780354                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3089149672                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    106990000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      2150994                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      3216157308                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value   3216157308                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3216157308                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::CLK_GATED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse               13710                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3978522                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13710                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           290.191247                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst        13710                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.006537                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4        13710                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.006537                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          111                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     6.937500                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.cpu1.itb.walker           16                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.cpu1.itb.walker            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          895                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs    55.937500                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.cpu1.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.cpu1.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.replacements                     0                       # number of replacements
system.cpu1.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse               17021                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2704578                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            17021                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           158.896540                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data        13142                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.cpu1.dcache.prefetcher         3879                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.006267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.cpu1.dcache.prefetcher     0.001850                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.008116                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1022         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_blocks::1024        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1022::4         3879                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4        13142                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1022     0.001850                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.006267                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       714                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   3216157308                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
