# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_0/sim/CSSTE_xlslice_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_1/sim/CSSTE_xlslice_0_1.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_2/sim/CSSTE_xlslice_0_2.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/0ee6/sources_1/new/clk_div.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_clk_div_0_0/sim/CSSTE_clk_div_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_BTN_OK0_0/sim/CSSTE_BTN_OK0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_dist_mem_gen_0_0/sim/CSSTE_dist_mem_gen_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_util_vector_logic_0_0/sim/CSSTE_util_vector_logic_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_util_vector_logic_0_1/sim/CSSTE_util_vector_logic_0_1.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_SW8_0/sim/CSSTE_SW8_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_SW8_1/sim/CSSTE_SW8_1.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_SW8_2/sim/CSSTE_SW8_2.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlconcat_0_0/sim/CSSTE_xlconcat_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_3/sim/CSSTE_xlslice_0_3.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_div20_0/sim/CSSTE_div20_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlconstant_0_0/sim/CSSTE_xlconstant_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlconcat_1_0/sim/CSSTE_xlconcat_1_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_4/sim/CSSTE_xlslice_0_4.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlconstant_0_1/sim/CSSTE_xlconstant_0_1.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_5/sim/CSSTE_xlslice_0_5.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_6/sim/CSSTE_xlslice_0_6.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_7/sim/CSSTE_xlslice_0_7.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/e52e/Hex2Ascii.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/e52e/VgaController.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/e52e/VgaDebugger.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/e52e/VgaDisplay.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/e52e/VGA.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_VGA_0_0/sim/CSSTE_VGA_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/67de/HexTo8SEG.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/67de/MC14495_ZJU.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/67de/MUX2T1_64.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/67de/P2S.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/67de/SSeg_map.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/67de/SSeg7_Dev.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_SSeg7_Dev_0_0/sim/CSSTE_SSeg7_Dev_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_RAM_B_0_0/RAM_B.srcs/sources_1/ip/RAM/sim/RAM.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/cc35/RAM_B.srcs/sources_1/new/RAM_B.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_RAM_B_0_0/sim/CSSTE_RAM_B_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_xlslice_0_0/sim/IP2CPU_xlslice_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_xlslice_0_1/sim/IP2CPU_xlslice_0_1.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_xlslice_0_2/sim/IP2CPU_xlslice_0_2.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_util_vector_logic_0_0/sim/DataPath_util_vector_logic_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_xlconstant_0_0/sim/DataPath_xlconstant_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ipshared/01c7/ImmGen.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ImmGen_0_0/sim/DataPath_ImmGen_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ipshared/bebf/add_32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_add_32_0_0/sim/DataPath_add_32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_add_32_0_1/sim/DataPath_add_32_0_1.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ipshared/3862/MUX2T1_32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_MUX2T1_32_0_0/sim/DataPath_MUX2T1_32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ipshared/4b66/MUX4T1_32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_MUX4T1_32_0_0/sim/DataPath_MUX4T1_32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_xlslice_0_0/sim/DataPath_xlslice_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_inst19_15_0/sim/DataPath_inst19_15_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_xlslice_0_1/sim/DataPath_xlslice_0_1.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_MUX2T1_32_1_0/sim/DataPath_MUX2T1_32_1_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_MUX2T1_32_2_0/sim/DataPath_MUX2T1_32_2_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ipshared/14c3/sources_1/new/Regfile.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_Regfile_0_0/sim/DataPath_Regfile_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_xlconstant_0_1/sim/DataPath_xlconstant_0_1.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ipshared/8893/MUX8T1_32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_MUX8T1_32_0_0/sim/ALU_MUX8T1_32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ipshared/69d3/addc_32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_addc_32_0_0/sim/ALU_addc_32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ipshared/2f3b/and32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_and32_0_0/sim/ALU_and32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ipshared/326e/or32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_or32_0_0/sim/ALU_or32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ipshared/21e4/xor32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_xor32_0_0/sim/ALU_xor32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ipshared/6e8d/nor32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_nor32_0_0/sim/ALU_nor32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_xor32_0_1/sim/ALU_xor32_0_1.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ipshared/d0ad/srl32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_srl32_0_0/sim/ALU_srl32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ipshared/f261/or_bit_32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_or_bit_32_0_0/sim/ALU_or_bit_32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ipshared/d8f1/SignalExt_32.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_SignalExt_32_0_0/sim/ALU_SignalExt_32_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_xlslice_0_0/sim/ALU_xlslice_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_xlslice_1_0/sim/ALU_xlslice_1_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_xlslice_2_0/sim/ALU_xlslice_2_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_xlconstant_0_0/sim/ALU_xlconstant_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sources_1/bd/ALU/ip/ALU_xlconcat_0_0/sim/ALU_xlconcat_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ipshared/3dc9/sources_1/bd/ALU/sim/ALU.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ipshared/3dc9/sources_1/bd/ALU/hdl/ALU_wrapper.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_ALU_wrapper_0_0/sim/DataPath_ALU_wrapper_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ipshared/4802/REG32_v1_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/ip/DataPath_REG32_v1_0_0_1/sim/DataPath_REG32_v1_0_0_1.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ipshared/d4ff/sim/DataPath.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ipshared/d4ff/hdl/DataPath_wrapper.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_DataPath_wrapper_0_0/sim/IP2CPU_DataPath_wrapper_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ipshared/2da0/sources_1/new/SCPU_crtl.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/ip/IP2CPU_SCPU_crtl_0_0/sim/IP2CPU_SCPU_crtl_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/c14a/sim/IP2CPU.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/c14a/hdl/IP2CPU_wrapper.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_IP2CPU_wrapper_0_0/sim/CSSTE_IP2CPU_wrapper_0_0.v" \
"../../../../OExp02-IP2SOC.ip_user_files/bd/CSSTE/sim/CSSTE.v" \
"../../../../OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/hdl/CSSTE_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
