// Seed: 2946727640
module module_0 (
    input wor   id_0,
    input uwire id_1
);
  id_3(
      .id_0(id_1), .id_1(1), .id_2(1)
  );
  uwire id_4 = 1;
  assign id_3 = id_3;
  logic [7:0] id_5;
  id_6(
      .id_0(id_3),
      .id_1(1),
      .id_2(1),
      .id_3(id_5[1'b0]++),
      .id_4(1'b0),
      .id_5(1 != (id_1)),
      .id_6(1)
  );
  reg id_7;
  always id_7 <= 1;
  id_8 :
  assert property (@(1 && id_4) 1)
  else;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1,
    output tri0 id_2,
    input wire id_3,
    output wire id_4,
    output wor id_5,
    input supply1 id_6,
    output tri id_7
    , id_13,
    output tri1 id_8,
    input tri id_9,
    input wire id_10,
    input wire id_11
);
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign modCall_1.id_1 = 0;
  wire id_14;
  if (id_3) begin : LABEL_0
    assign id_5 = 1;
  end
endmodule
