// Seed: 4055842719
module module_0 (
    output wire id_0,
    input supply1 id_1
);
  logic [-1 : -1] id_3;
  assign module_1.id_9 = 0;
  logic id_4;
  wire  id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd84,
    parameter id_13 = 32'd31
) (
    input supply1 id_0,
    input supply0 _id_1,
    output wand id_2,
    input tri1 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri id_8,
    output supply0 id_9,
    output tri0 id_10,
    input supply1 id_11
);
  always @(posedge id_6) $signed(80);
  ;
  assign id_2 = ~id_8;
  assign id_9 = id_7 ^ 1;
  logic [7:0][id_1  ==  1 : 1] _id_13, id_14, id_15;
  parameter id_16 = -1;
  module_0 modCall_1 (
      id_2,
      id_11
  );
  assign id_14[1!=?id_13] = id_11;
  always @(posedge id_5, -1) begin : LABEL_0
    $signed(86);
    ;
  end
endmodule
