<stg><name>bidirectional_array<ap_fixed,ap_fixed,config2>_Pipeline_VITIS_LOOP_111_1</name>


<trans_list>

<trans id="449" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_69, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_68, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_67, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_66, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_65, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_64, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_63, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_62, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_61, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_60, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_59, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_58, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_57, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_56, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_55, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_54, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_53, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_52, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_51, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_50, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_49, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_48, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_47, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_46, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_45, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_44, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_43, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_42, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_41, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_40, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_39, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_38, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_37, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_36, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_35, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_34, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_33, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_32, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_31, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_30, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_29, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_28, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_27, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_26, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_25, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_24, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_23, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_22, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:49 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_21, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_20, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_19, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_18, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_17, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_16, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:55 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_15, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_14, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_13, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_12, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_11, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_10, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_9, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_8, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:63 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_7, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:64 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_6, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_5, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:66 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_4, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:67 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_3, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:68 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_2, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:69 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_1, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:70 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_stream1_0, void @empty_8, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:71 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:72 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %i_7 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:1 %icmp_ln111 = icmp_eq  i7 %i_7, i7 73

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 73, i64 73, i64 73

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:3 %add_ln111 = add i7 %i_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln111 = br i1 %icmp_ln111, void %for.inc.split, void %for.end37.exitStub

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:355 %store_ln111 = store i7 %add_ln111, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln111" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0">
<![CDATA[
for.end37.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:0 %zext_ln111 = zext i7 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_14

]]></Node>
<StgValue><ssdm name="specpipeline_ln112"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln111 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln111"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.split:3 %empty_2194 = sub i7 72, i7 %i_7

]]></Node>
<StgValue><ssdm name="empty_2194"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="7">
<![CDATA[
for.inc.split:4 %zext_ln115 = zext i7 %empty_2194

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:5 %in_stream1_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_0

]]></Node>
<StgValue><ssdm name="in_stream1_0_read"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:6 %temp_normal_V_addr = getelementptr i16 %temp_normal_V, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:7 %store_ln116 = store i16 %in_stream1_0_read, i7 %temp_normal_V_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %temp_reverse_V_addr = getelementptr i16 %temp_reverse_V, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:9 %store_ln117 = store i16 %in_stream1_0_read, i7 %temp_reverse_V_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:10 %in_stream1_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_1

]]></Node>
<StgValue><ssdm name="in_stream1_1_read"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %temp_normal_V_1_addr = getelementptr i16 %temp_normal_V_1, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_1_addr"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:12 %store_ln116 = store i16 %in_stream1_1_read, i7 %temp_normal_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:13 %temp_reverse_V_1_addr = getelementptr i16 %temp_reverse_V_1, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_1_addr"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:14 %store_ln117 = store i16 %in_stream1_1_read, i7 %temp_reverse_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:15 %in_stream1_2_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_2

]]></Node>
<StgValue><ssdm name="in_stream1_2_read"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:16 %temp_normal_V_2_addr = getelementptr i16 %temp_normal_V_2, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_2_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:17 %store_ln116 = store i16 %in_stream1_2_read, i7 %temp_normal_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %temp_reverse_V_2_addr = getelementptr i16 %temp_reverse_V_2, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_2_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:19 %store_ln117 = store i16 %in_stream1_2_read, i7 %temp_reverse_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:20 %in_stream1_3_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_3

]]></Node>
<StgValue><ssdm name="in_stream1_3_read"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:21 %temp_normal_V_3_addr = getelementptr i16 %temp_normal_V_3, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_3_addr"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:22 %store_ln116 = store i16 %in_stream1_3_read, i7 %temp_normal_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:23 %temp_reverse_V_3_addr = getelementptr i16 %temp_reverse_V_3, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_3_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:24 %store_ln117 = store i16 %in_stream1_3_read, i7 %temp_reverse_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:25 %in_stream1_4_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_4

]]></Node>
<StgValue><ssdm name="in_stream1_4_read"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:26 %temp_normal_V_4_addr = getelementptr i16 %temp_normal_V_4, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_4_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:27 %store_ln116 = store i16 %in_stream1_4_read, i7 %temp_normal_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:28 %temp_reverse_V_4_addr = getelementptr i16 %temp_reverse_V_4, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_4_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:29 %store_ln117 = store i16 %in_stream1_4_read, i7 %temp_reverse_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:30 %in_stream1_5_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_5

]]></Node>
<StgValue><ssdm name="in_stream1_5_read"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:31 %temp_normal_V_5_addr = getelementptr i16 %temp_normal_V_5, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_5_addr"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:32 %store_ln116 = store i16 %in_stream1_5_read, i7 %temp_normal_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:33 %temp_reverse_V_5_addr = getelementptr i16 %temp_reverse_V_5, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_5_addr"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:34 %store_ln117 = store i16 %in_stream1_5_read, i7 %temp_reverse_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:35 %in_stream1_6_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_6

]]></Node>
<StgValue><ssdm name="in_stream1_6_read"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:36 %temp_normal_V_6_addr = getelementptr i16 %temp_normal_V_6, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_6_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:37 %store_ln116 = store i16 %in_stream1_6_read, i7 %temp_normal_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:38 %temp_reverse_V_6_addr = getelementptr i16 %temp_reverse_V_6, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_6_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:39 %store_ln117 = store i16 %in_stream1_6_read, i7 %temp_reverse_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:40 %in_stream1_7_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_7

]]></Node>
<StgValue><ssdm name="in_stream1_7_read"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:41 %temp_normal_V_7_addr = getelementptr i16 %temp_normal_V_7, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_7_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:42 %store_ln116 = store i16 %in_stream1_7_read, i7 %temp_normal_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:43 %temp_reverse_V_7_addr = getelementptr i16 %temp_reverse_V_7, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_7_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:44 %store_ln117 = store i16 %in_stream1_7_read, i7 %temp_reverse_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:45 %in_stream1_8_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_8

]]></Node>
<StgValue><ssdm name="in_stream1_8_read"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:46 %temp_normal_V_8_addr = getelementptr i16 %temp_normal_V_8, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_8_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:47 %store_ln116 = store i16 %in_stream1_8_read, i7 %temp_normal_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:48 %temp_reverse_V_8_addr = getelementptr i16 %temp_reverse_V_8, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_8_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:49 %store_ln117 = store i16 %in_stream1_8_read, i7 %temp_reverse_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:50 %in_stream1_9_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_9

]]></Node>
<StgValue><ssdm name="in_stream1_9_read"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:51 %temp_normal_V_9_addr = getelementptr i16 %temp_normal_V_9, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_9_addr"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:52 %store_ln116 = store i16 %in_stream1_9_read, i7 %temp_normal_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:53 %temp_reverse_V_9_addr = getelementptr i16 %temp_reverse_V_9, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_9_addr"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:54 %store_ln117 = store i16 %in_stream1_9_read, i7 %temp_reverse_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:55 %in_stream1_10_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_10

]]></Node>
<StgValue><ssdm name="in_stream1_10_read"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:56 %temp_normal_V_10_addr = getelementptr i16 %temp_normal_V_10, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_10_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:57 %store_ln116 = store i16 %in_stream1_10_read, i7 %temp_normal_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:58 %temp_reverse_V_10_addr = getelementptr i16 %temp_reverse_V_10, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_10_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:59 %store_ln117 = store i16 %in_stream1_10_read, i7 %temp_reverse_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:60 %in_stream1_11_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_11

]]></Node>
<StgValue><ssdm name="in_stream1_11_read"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:61 %temp_normal_V_11_addr = getelementptr i16 %temp_normal_V_11, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_11_addr"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:62 %store_ln116 = store i16 %in_stream1_11_read, i7 %temp_normal_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:63 %temp_reverse_V_11_addr = getelementptr i16 %temp_reverse_V_11, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_11_addr"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:64 %store_ln117 = store i16 %in_stream1_11_read, i7 %temp_reverse_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:65 %in_stream1_12_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_12

]]></Node>
<StgValue><ssdm name="in_stream1_12_read"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:66 %temp_normal_V_12_addr = getelementptr i16 %temp_normal_V_12, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_12_addr"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:67 %store_ln116 = store i16 %in_stream1_12_read, i7 %temp_normal_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:68 %temp_reverse_V_12_addr = getelementptr i16 %temp_reverse_V_12, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_12_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:69 %store_ln117 = store i16 %in_stream1_12_read, i7 %temp_reverse_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:70 %in_stream1_13_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_13

]]></Node>
<StgValue><ssdm name="in_stream1_13_read"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:71 %temp_normal_V_13_addr = getelementptr i16 %temp_normal_V_13, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_13_addr"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:72 %store_ln116 = store i16 %in_stream1_13_read, i7 %temp_normal_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:73 %temp_reverse_V_13_addr = getelementptr i16 %temp_reverse_V_13, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_13_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:74 %store_ln117 = store i16 %in_stream1_13_read, i7 %temp_reverse_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:75 %in_stream1_14_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_14

]]></Node>
<StgValue><ssdm name="in_stream1_14_read"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:76 %temp_normal_V_14_addr = getelementptr i16 %temp_normal_V_14, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_14_addr"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:77 %store_ln116 = store i16 %in_stream1_14_read, i7 %temp_normal_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:78 %temp_reverse_V_14_addr = getelementptr i16 %temp_reverse_V_14, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_14_addr"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:79 %store_ln117 = store i16 %in_stream1_14_read, i7 %temp_reverse_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:80 %in_stream1_15_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_15

]]></Node>
<StgValue><ssdm name="in_stream1_15_read"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:81 %temp_normal_V_15_addr = getelementptr i16 %temp_normal_V_15, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_15_addr"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:82 %store_ln116 = store i16 %in_stream1_15_read, i7 %temp_normal_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:83 %temp_reverse_V_15_addr = getelementptr i16 %temp_reverse_V_15, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_15_addr"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:84 %store_ln117 = store i16 %in_stream1_15_read, i7 %temp_reverse_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:85 %in_stream1_16_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_16

]]></Node>
<StgValue><ssdm name="in_stream1_16_read"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:86 %temp_normal_V_16_addr = getelementptr i16 %temp_normal_V_16, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_16_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:87 %store_ln116 = store i16 %in_stream1_16_read, i7 %temp_normal_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:88 %temp_reverse_V_16_addr = getelementptr i16 %temp_reverse_V_16, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_16_addr"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:89 %store_ln117 = store i16 %in_stream1_16_read, i7 %temp_reverse_V_16_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:90 %in_stream1_17_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_17

]]></Node>
<StgValue><ssdm name="in_stream1_17_read"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:91 %temp_normal_V_17_addr = getelementptr i16 %temp_normal_V_17, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_17_addr"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:92 %store_ln116 = store i16 %in_stream1_17_read, i7 %temp_normal_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:93 %temp_reverse_V_17_addr = getelementptr i16 %temp_reverse_V_17, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_17_addr"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:94 %store_ln117 = store i16 %in_stream1_17_read, i7 %temp_reverse_V_17_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:95 %in_stream1_18_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_18

]]></Node>
<StgValue><ssdm name="in_stream1_18_read"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:96 %temp_normal_V_18_addr = getelementptr i16 %temp_normal_V_18, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_18_addr"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:97 %store_ln116 = store i16 %in_stream1_18_read, i7 %temp_normal_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:98 %temp_reverse_V_18_addr = getelementptr i16 %temp_reverse_V_18, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_18_addr"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:99 %store_ln117 = store i16 %in_stream1_18_read, i7 %temp_reverse_V_18_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:100 %in_stream1_19_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_19

]]></Node>
<StgValue><ssdm name="in_stream1_19_read"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:101 %temp_normal_V_19_addr = getelementptr i16 %temp_normal_V_19, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_19_addr"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:102 %store_ln116 = store i16 %in_stream1_19_read, i7 %temp_normal_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:103 %temp_reverse_V_19_addr = getelementptr i16 %temp_reverse_V_19, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_19_addr"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:104 %store_ln117 = store i16 %in_stream1_19_read, i7 %temp_reverse_V_19_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:105 %in_stream1_20_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_20

]]></Node>
<StgValue><ssdm name="in_stream1_20_read"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:106 %temp_normal_V_20_addr = getelementptr i16 %temp_normal_V_20, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_20_addr"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:107 %store_ln116 = store i16 %in_stream1_20_read, i7 %temp_normal_V_20_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:108 %temp_reverse_V_20_addr = getelementptr i16 %temp_reverse_V_20, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_20_addr"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:109 %store_ln117 = store i16 %in_stream1_20_read, i7 %temp_reverse_V_20_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:110 %in_stream1_21_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_21

]]></Node>
<StgValue><ssdm name="in_stream1_21_read"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:111 %temp_normal_V_21_addr = getelementptr i16 %temp_normal_V_21, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_21_addr"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:112 %store_ln116 = store i16 %in_stream1_21_read, i7 %temp_normal_V_21_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:113 %temp_reverse_V_21_addr = getelementptr i16 %temp_reverse_V_21, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_21_addr"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:114 %store_ln117 = store i16 %in_stream1_21_read, i7 %temp_reverse_V_21_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:115 %in_stream1_22_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_22

]]></Node>
<StgValue><ssdm name="in_stream1_22_read"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:116 %temp_normal_V_22_addr = getelementptr i16 %temp_normal_V_22, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_22_addr"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:117 %store_ln116 = store i16 %in_stream1_22_read, i7 %temp_normal_V_22_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:118 %temp_reverse_V_22_addr = getelementptr i16 %temp_reverse_V_22, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_22_addr"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:119 %store_ln117 = store i16 %in_stream1_22_read, i7 %temp_reverse_V_22_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:120 %in_stream1_23_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_23

]]></Node>
<StgValue><ssdm name="in_stream1_23_read"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:121 %temp_normal_V_23_addr = getelementptr i16 %temp_normal_V_23, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_23_addr"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:122 %store_ln116 = store i16 %in_stream1_23_read, i7 %temp_normal_V_23_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:123 %temp_reverse_V_23_addr = getelementptr i16 %temp_reverse_V_23, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_23_addr"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:124 %store_ln117 = store i16 %in_stream1_23_read, i7 %temp_reverse_V_23_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:125 %in_stream1_24_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_24

]]></Node>
<StgValue><ssdm name="in_stream1_24_read"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:126 %temp_normal_V_24_addr = getelementptr i16 %temp_normal_V_24, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_24_addr"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:127 %store_ln116 = store i16 %in_stream1_24_read, i7 %temp_normal_V_24_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:128 %temp_reverse_V_24_addr = getelementptr i16 %temp_reverse_V_24, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_24_addr"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:129 %store_ln117 = store i16 %in_stream1_24_read, i7 %temp_reverse_V_24_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:130 %in_stream1_25_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_25

]]></Node>
<StgValue><ssdm name="in_stream1_25_read"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:131 %temp_normal_V_25_addr = getelementptr i16 %temp_normal_V_25, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_25_addr"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:132 %store_ln116 = store i16 %in_stream1_25_read, i7 %temp_normal_V_25_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:133 %temp_reverse_V_25_addr = getelementptr i16 %temp_reverse_V_25, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_25_addr"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:134 %store_ln117 = store i16 %in_stream1_25_read, i7 %temp_reverse_V_25_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:135 %in_stream1_26_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_26

]]></Node>
<StgValue><ssdm name="in_stream1_26_read"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:136 %temp_normal_V_26_addr = getelementptr i16 %temp_normal_V_26, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_26_addr"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:137 %store_ln116 = store i16 %in_stream1_26_read, i7 %temp_normal_V_26_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:138 %temp_reverse_V_26_addr = getelementptr i16 %temp_reverse_V_26, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_26_addr"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:139 %store_ln117 = store i16 %in_stream1_26_read, i7 %temp_reverse_V_26_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:140 %in_stream1_27_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_27

]]></Node>
<StgValue><ssdm name="in_stream1_27_read"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:141 %temp_normal_V_27_addr = getelementptr i16 %temp_normal_V_27, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_27_addr"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:142 %store_ln116 = store i16 %in_stream1_27_read, i7 %temp_normal_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:143 %temp_reverse_V_27_addr = getelementptr i16 %temp_reverse_V_27, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_27_addr"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:144 %store_ln117 = store i16 %in_stream1_27_read, i7 %temp_reverse_V_27_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:145 %in_stream1_28_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_28

]]></Node>
<StgValue><ssdm name="in_stream1_28_read"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:146 %temp_normal_V_28_addr = getelementptr i16 %temp_normal_V_28, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_28_addr"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:147 %store_ln116 = store i16 %in_stream1_28_read, i7 %temp_normal_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:148 %temp_reverse_V_28_addr = getelementptr i16 %temp_reverse_V_28, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_28_addr"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:149 %store_ln117 = store i16 %in_stream1_28_read, i7 %temp_reverse_V_28_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:150 %in_stream1_29_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_29

]]></Node>
<StgValue><ssdm name="in_stream1_29_read"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:151 %temp_normal_V_29_addr = getelementptr i16 %temp_normal_V_29, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_29_addr"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:152 %store_ln116 = store i16 %in_stream1_29_read, i7 %temp_normal_V_29_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:153 %temp_reverse_V_29_addr = getelementptr i16 %temp_reverse_V_29, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_29_addr"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:154 %store_ln117 = store i16 %in_stream1_29_read, i7 %temp_reverse_V_29_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:155 %in_stream1_30_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_30

]]></Node>
<StgValue><ssdm name="in_stream1_30_read"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:156 %temp_normal_V_30_addr = getelementptr i16 %temp_normal_V_30, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_30_addr"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:157 %store_ln116 = store i16 %in_stream1_30_read, i7 %temp_normal_V_30_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:158 %temp_reverse_V_30_addr = getelementptr i16 %temp_reverse_V_30, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_30_addr"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:159 %store_ln117 = store i16 %in_stream1_30_read, i7 %temp_reverse_V_30_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:160 %in_stream1_31_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_31

]]></Node>
<StgValue><ssdm name="in_stream1_31_read"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:161 %temp_normal_V_31_addr = getelementptr i16 %temp_normal_V_31, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_31_addr"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:162 %store_ln116 = store i16 %in_stream1_31_read, i7 %temp_normal_V_31_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:163 %temp_reverse_V_31_addr = getelementptr i16 %temp_reverse_V_31, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_31_addr"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:164 %store_ln117 = store i16 %in_stream1_31_read, i7 %temp_reverse_V_31_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:165 %in_stream1_32_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_32

]]></Node>
<StgValue><ssdm name="in_stream1_32_read"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:166 %temp_normal_V_32_addr = getelementptr i16 %temp_normal_V_32, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_32_addr"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:167 %store_ln116 = store i16 %in_stream1_32_read, i7 %temp_normal_V_32_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:168 %temp_reverse_V_32_addr = getelementptr i16 %temp_reverse_V_32, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_32_addr"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:169 %store_ln117 = store i16 %in_stream1_32_read, i7 %temp_reverse_V_32_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:170 %in_stream1_33_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_33

]]></Node>
<StgValue><ssdm name="in_stream1_33_read"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:171 %temp_normal_V_33_addr = getelementptr i16 %temp_normal_V_33, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_33_addr"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:172 %store_ln116 = store i16 %in_stream1_33_read, i7 %temp_normal_V_33_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:173 %temp_reverse_V_33_addr = getelementptr i16 %temp_reverse_V_33, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_33_addr"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:174 %store_ln117 = store i16 %in_stream1_33_read, i7 %temp_reverse_V_33_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:175 %in_stream1_34_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_34

]]></Node>
<StgValue><ssdm name="in_stream1_34_read"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:176 %temp_normal_V_34_addr = getelementptr i16 %temp_normal_V_34, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_34_addr"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:177 %store_ln116 = store i16 %in_stream1_34_read, i7 %temp_normal_V_34_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:178 %temp_reverse_V_34_addr = getelementptr i16 %temp_reverse_V_34, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_34_addr"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:179 %store_ln117 = store i16 %in_stream1_34_read, i7 %temp_reverse_V_34_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:180 %in_stream1_35_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_35

]]></Node>
<StgValue><ssdm name="in_stream1_35_read"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:181 %temp_normal_V_35_addr = getelementptr i16 %temp_normal_V_35, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_35_addr"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:182 %store_ln116 = store i16 %in_stream1_35_read, i7 %temp_normal_V_35_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:183 %temp_reverse_V_35_addr = getelementptr i16 %temp_reverse_V_35, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_35_addr"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:184 %store_ln117 = store i16 %in_stream1_35_read, i7 %temp_reverse_V_35_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:185 %in_stream1_36_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_36

]]></Node>
<StgValue><ssdm name="in_stream1_36_read"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:186 %temp_normal_V_36_addr = getelementptr i16 %temp_normal_V_36, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_36_addr"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:187 %store_ln116 = store i16 %in_stream1_36_read, i7 %temp_normal_V_36_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:188 %temp_reverse_V_36_addr = getelementptr i16 %temp_reverse_V_36, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_36_addr"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:189 %store_ln117 = store i16 %in_stream1_36_read, i7 %temp_reverse_V_36_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:190 %in_stream1_37_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_37

]]></Node>
<StgValue><ssdm name="in_stream1_37_read"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:191 %temp_normal_V_37_addr = getelementptr i16 %temp_normal_V_37, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_37_addr"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:192 %store_ln116 = store i16 %in_stream1_37_read, i7 %temp_normal_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:193 %temp_reverse_V_37_addr = getelementptr i16 %temp_reverse_V_37, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_37_addr"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:194 %store_ln117 = store i16 %in_stream1_37_read, i7 %temp_reverse_V_37_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:195 %in_stream1_38_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_38

]]></Node>
<StgValue><ssdm name="in_stream1_38_read"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:196 %temp_normal_V_38_addr = getelementptr i16 %temp_normal_V_38, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_38_addr"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:197 %store_ln116 = store i16 %in_stream1_38_read, i7 %temp_normal_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:198 %temp_reverse_V_38_addr = getelementptr i16 %temp_reverse_V_38, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_38_addr"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:199 %store_ln117 = store i16 %in_stream1_38_read, i7 %temp_reverse_V_38_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:200 %in_stream1_39_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_39

]]></Node>
<StgValue><ssdm name="in_stream1_39_read"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:201 %temp_normal_V_39_addr = getelementptr i16 %temp_normal_V_39, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_39_addr"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:202 %store_ln116 = store i16 %in_stream1_39_read, i7 %temp_normal_V_39_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:203 %temp_reverse_V_39_addr = getelementptr i16 %temp_reverse_V_39, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_39_addr"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:204 %store_ln117 = store i16 %in_stream1_39_read, i7 %temp_reverse_V_39_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:205 %in_stream1_40_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_40

]]></Node>
<StgValue><ssdm name="in_stream1_40_read"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:206 %temp_normal_V_40_addr = getelementptr i16 %temp_normal_V_40, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_40_addr"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:207 %store_ln116 = store i16 %in_stream1_40_read, i7 %temp_normal_V_40_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:208 %temp_reverse_V_40_addr = getelementptr i16 %temp_reverse_V_40, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_40_addr"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:209 %store_ln117 = store i16 %in_stream1_40_read, i7 %temp_reverse_V_40_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:210 %in_stream1_41_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_41

]]></Node>
<StgValue><ssdm name="in_stream1_41_read"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:211 %temp_normal_V_41_addr = getelementptr i16 %temp_normal_V_41, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_41_addr"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:212 %store_ln116 = store i16 %in_stream1_41_read, i7 %temp_normal_V_41_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:213 %temp_reverse_V_41_addr = getelementptr i16 %temp_reverse_V_41, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_41_addr"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:214 %store_ln117 = store i16 %in_stream1_41_read, i7 %temp_reverse_V_41_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:215 %in_stream1_42_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_42

]]></Node>
<StgValue><ssdm name="in_stream1_42_read"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:216 %temp_normal_V_42_addr = getelementptr i16 %temp_normal_V_42, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_42_addr"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:217 %store_ln116 = store i16 %in_stream1_42_read, i7 %temp_normal_V_42_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:218 %temp_reverse_V_42_addr = getelementptr i16 %temp_reverse_V_42, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_42_addr"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:219 %store_ln117 = store i16 %in_stream1_42_read, i7 %temp_reverse_V_42_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:220 %in_stream1_43_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_43

]]></Node>
<StgValue><ssdm name="in_stream1_43_read"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:221 %temp_normal_V_43_addr = getelementptr i16 %temp_normal_V_43, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_43_addr"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:222 %store_ln116 = store i16 %in_stream1_43_read, i7 %temp_normal_V_43_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:223 %temp_reverse_V_43_addr = getelementptr i16 %temp_reverse_V_43, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_43_addr"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:224 %store_ln117 = store i16 %in_stream1_43_read, i7 %temp_reverse_V_43_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:225 %in_stream1_44_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_44

]]></Node>
<StgValue><ssdm name="in_stream1_44_read"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:226 %temp_normal_V_44_addr = getelementptr i16 %temp_normal_V_44, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_44_addr"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:227 %store_ln116 = store i16 %in_stream1_44_read, i7 %temp_normal_V_44_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:228 %temp_reverse_V_44_addr = getelementptr i16 %temp_reverse_V_44, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_44_addr"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:229 %store_ln117 = store i16 %in_stream1_44_read, i7 %temp_reverse_V_44_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:230 %in_stream1_45_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_45

]]></Node>
<StgValue><ssdm name="in_stream1_45_read"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:231 %temp_normal_V_45_addr = getelementptr i16 %temp_normal_V_45, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_45_addr"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:232 %store_ln116 = store i16 %in_stream1_45_read, i7 %temp_normal_V_45_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:233 %temp_reverse_V_45_addr = getelementptr i16 %temp_reverse_V_45, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_45_addr"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:234 %store_ln117 = store i16 %in_stream1_45_read, i7 %temp_reverse_V_45_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:235 %in_stream1_46_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_46

]]></Node>
<StgValue><ssdm name="in_stream1_46_read"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:236 %temp_normal_V_46_addr = getelementptr i16 %temp_normal_V_46, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_46_addr"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:237 %store_ln116 = store i16 %in_stream1_46_read, i7 %temp_normal_V_46_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:238 %temp_reverse_V_46_addr = getelementptr i16 %temp_reverse_V_46, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_46_addr"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:239 %store_ln117 = store i16 %in_stream1_46_read, i7 %temp_reverse_V_46_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:240 %in_stream1_47_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_47

]]></Node>
<StgValue><ssdm name="in_stream1_47_read"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:241 %temp_normal_V_47_addr = getelementptr i16 %temp_normal_V_47, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_47_addr"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:242 %store_ln116 = store i16 %in_stream1_47_read, i7 %temp_normal_V_47_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:243 %temp_reverse_V_47_addr = getelementptr i16 %temp_reverse_V_47, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_47_addr"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:244 %store_ln117 = store i16 %in_stream1_47_read, i7 %temp_reverse_V_47_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:245 %in_stream1_48_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_48

]]></Node>
<StgValue><ssdm name="in_stream1_48_read"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:246 %temp_normal_V_48_addr = getelementptr i16 %temp_normal_V_48, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_48_addr"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:247 %store_ln116 = store i16 %in_stream1_48_read, i7 %temp_normal_V_48_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:248 %temp_reverse_V_48_addr = getelementptr i16 %temp_reverse_V_48, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_48_addr"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:249 %store_ln117 = store i16 %in_stream1_48_read, i7 %temp_reverse_V_48_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:250 %in_stream1_49_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_49

]]></Node>
<StgValue><ssdm name="in_stream1_49_read"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:251 %temp_normal_V_49_addr = getelementptr i16 %temp_normal_V_49, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_49_addr"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:252 %store_ln116 = store i16 %in_stream1_49_read, i7 %temp_normal_V_49_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:253 %temp_reverse_V_49_addr = getelementptr i16 %temp_reverse_V_49, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_49_addr"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:254 %store_ln117 = store i16 %in_stream1_49_read, i7 %temp_reverse_V_49_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:255 %in_stream1_50_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_50

]]></Node>
<StgValue><ssdm name="in_stream1_50_read"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:256 %temp_normal_V_50_addr = getelementptr i16 %temp_normal_V_50, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_50_addr"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:257 %store_ln116 = store i16 %in_stream1_50_read, i7 %temp_normal_V_50_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:258 %temp_reverse_V_50_addr = getelementptr i16 %temp_reverse_V_50, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_50_addr"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:259 %store_ln117 = store i16 %in_stream1_50_read, i7 %temp_reverse_V_50_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:260 %in_stream1_51_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_51

]]></Node>
<StgValue><ssdm name="in_stream1_51_read"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:261 %temp_normal_V_51_addr = getelementptr i16 %temp_normal_V_51, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_51_addr"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:262 %store_ln116 = store i16 %in_stream1_51_read, i7 %temp_normal_V_51_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:263 %temp_reverse_V_51_addr = getelementptr i16 %temp_reverse_V_51, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_51_addr"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:264 %store_ln117 = store i16 %in_stream1_51_read, i7 %temp_reverse_V_51_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:265 %in_stream1_52_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_52

]]></Node>
<StgValue><ssdm name="in_stream1_52_read"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:266 %temp_normal_V_52_addr = getelementptr i16 %temp_normal_V_52, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_52_addr"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:267 %store_ln116 = store i16 %in_stream1_52_read, i7 %temp_normal_V_52_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:268 %temp_reverse_V_52_addr = getelementptr i16 %temp_reverse_V_52, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_52_addr"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:269 %store_ln117 = store i16 %in_stream1_52_read, i7 %temp_reverse_V_52_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:270 %in_stream1_53_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_53

]]></Node>
<StgValue><ssdm name="in_stream1_53_read"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:271 %temp_normal_V_53_addr = getelementptr i16 %temp_normal_V_53, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_53_addr"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:272 %store_ln116 = store i16 %in_stream1_53_read, i7 %temp_normal_V_53_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:273 %temp_reverse_V_53_addr = getelementptr i16 %temp_reverse_V_53, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_53_addr"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:274 %store_ln117 = store i16 %in_stream1_53_read, i7 %temp_reverse_V_53_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:275 %in_stream1_54_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_54

]]></Node>
<StgValue><ssdm name="in_stream1_54_read"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:276 %temp_normal_V_54_addr = getelementptr i16 %temp_normal_V_54, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_54_addr"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:277 %store_ln116 = store i16 %in_stream1_54_read, i7 %temp_normal_V_54_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:278 %temp_reverse_V_54_addr = getelementptr i16 %temp_reverse_V_54, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_54_addr"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:279 %store_ln117 = store i16 %in_stream1_54_read, i7 %temp_reverse_V_54_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:280 %in_stream1_55_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_55

]]></Node>
<StgValue><ssdm name="in_stream1_55_read"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:281 %temp_normal_V_55_addr = getelementptr i16 %temp_normal_V_55, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_55_addr"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:282 %store_ln116 = store i16 %in_stream1_55_read, i7 %temp_normal_V_55_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:283 %temp_reverse_V_55_addr = getelementptr i16 %temp_reverse_V_55, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_55_addr"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:284 %store_ln117 = store i16 %in_stream1_55_read, i7 %temp_reverse_V_55_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:285 %in_stream1_56_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_56

]]></Node>
<StgValue><ssdm name="in_stream1_56_read"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:286 %temp_normal_V_56_addr = getelementptr i16 %temp_normal_V_56, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_56_addr"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:287 %store_ln116 = store i16 %in_stream1_56_read, i7 %temp_normal_V_56_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:288 %temp_reverse_V_56_addr = getelementptr i16 %temp_reverse_V_56, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_56_addr"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:289 %store_ln117 = store i16 %in_stream1_56_read, i7 %temp_reverse_V_56_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:290 %in_stream1_57_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_57

]]></Node>
<StgValue><ssdm name="in_stream1_57_read"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:291 %temp_normal_V_57_addr = getelementptr i16 %temp_normal_V_57, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_57_addr"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:292 %store_ln116 = store i16 %in_stream1_57_read, i7 %temp_normal_V_57_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:293 %temp_reverse_V_57_addr = getelementptr i16 %temp_reverse_V_57, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_57_addr"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:294 %store_ln117 = store i16 %in_stream1_57_read, i7 %temp_reverse_V_57_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:295 %in_stream1_58_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_58

]]></Node>
<StgValue><ssdm name="in_stream1_58_read"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:296 %temp_normal_V_58_addr = getelementptr i16 %temp_normal_V_58, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_58_addr"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:297 %store_ln116 = store i16 %in_stream1_58_read, i7 %temp_normal_V_58_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:298 %temp_reverse_V_58_addr = getelementptr i16 %temp_reverse_V_58, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_58_addr"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:299 %store_ln117 = store i16 %in_stream1_58_read, i7 %temp_reverse_V_58_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:300 %in_stream1_59_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_59

]]></Node>
<StgValue><ssdm name="in_stream1_59_read"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:301 %temp_normal_V_59_addr = getelementptr i16 %temp_normal_V_59, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_59_addr"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:302 %store_ln116 = store i16 %in_stream1_59_read, i7 %temp_normal_V_59_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:303 %temp_reverse_V_59_addr = getelementptr i16 %temp_reverse_V_59, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_59_addr"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:304 %store_ln117 = store i16 %in_stream1_59_read, i7 %temp_reverse_V_59_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:305 %in_stream1_60_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_60

]]></Node>
<StgValue><ssdm name="in_stream1_60_read"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:306 %temp_normal_V_60_addr = getelementptr i16 %temp_normal_V_60, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_60_addr"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:307 %store_ln116 = store i16 %in_stream1_60_read, i7 %temp_normal_V_60_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:308 %temp_reverse_V_60_addr = getelementptr i16 %temp_reverse_V_60, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_60_addr"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:309 %store_ln117 = store i16 %in_stream1_60_read, i7 %temp_reverse_V_60_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:310 %in_stream1_61_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_61

]]></Node>
<StgValue><ssdm name="in_stream1_61_read"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:311 %temp_normal_V_61_addr = getelementptr i16 %temp_normal_V_61, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_61_addr"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:312 %store_ln116 = store i16 %in_stream1_61_read, i7 %temp_normal_V_61_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:313 %temp_reverse_V_61_addr = getelementptr i16 %temp_reverse_V_61, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_61_addr"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:314 %store_ln117 = store i16 %in_stream1_61_read, i7 %temp_reverse_V_61_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:315 %in_stream1_62_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_62

]]></Node>
<StgValue><ssdm name="in_stream1_62_read"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:316 %temp_normal_V_62_addr = getelementptr i16 %temp_normal_V_62, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_62_addr"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:317 %store_ln116 = store i16 %in_stream1_62_read, i7 %temp_normal_V_62_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:318 %temp_reverse_V_62_addr = getelementptr i16 %temp_reverse_V_62, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_62_addr"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:319 %store_ln117 = store i16 %in_stream1_62_read, i7 %temp_reverse_V_62_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:320 %in_stream1_63_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_63

]]></Node>
<StgValue><ssdm name="in_stream1_63_read"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:321 %temp_normal_V_63_addr = getelementptr i16 %temp_normal_V_63, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_63_addr"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:322 %store_ln116 = store i16 %in_stream1_63_read, i7 %temp_normal_V_63_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:323 %temp_reverse_V_63_addr = getelementptr i16 %temp_reverse_V_63, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_63_addr"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:324 %store_ln117 = store i16 %in_stream1_63_read, i7 %temp_reverse_V_63_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:325 %in_stream1_64_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_64

]]></Node>
<StgValue><ssdm name="in_stream1_64_read"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:326 %temp_normal_V_64_addr = getelementptr i16 %temp_normal_V_64, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_64_addr"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:327 %store_ln116 = store i16 %in_stream1_64_read, i7 %temp_normal_V_64_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:328 %temp_reverse_V_64_addr = getelementptr i16 %temp_reverse_V_64, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_64_addr"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:329 %store_ln117 = store i16 %in_stream1_64_read, i7 %temp_reverse_V_64_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:330 %in_stream1_65_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_65

]]></Node>
<StgValue><ssdm name="in_stream1_65_read"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:331 %temp_normal_V_65_addr = getelementptr i16 %temp_normal_V_65, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_65_addr"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:332 %store_ln116 = store i16 %in_stream1_65_read, i7 %temp_normal_V_65_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:333 %temp_reverse_V_65_addr = getelementptr i16 %temp_reverse_V_65, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_65_addr"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:334 %store_ln117 = store i16 %in_stream1_65_read, i7 %temp_reverse_V_65_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:335 %in_stream1_66_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_66

]]></Node>
<StgValue><ssdm name="in_stream1_66_read"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:336 %temp_normal_V_66_addr = getelementptr i16 %temp_normal_V_66, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_66_addr"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:337 %store_ln116 = store i16 %in_stream1_66_read, i7 %temp_normal_V_66_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:338 %temp_reverse_V_66_addr = getelementptr i16 %temp_reverse_V_66, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_66_addr"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:339 %store_ln117 = store i16 %in_stream1_66_read, i7 %temp_reverse_V_66_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:340 %in_stream1_67_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_67

]]></Node>
<StgValue><ssdm name="in_stream1_67_read"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:341 %temp_normal_V_67_addr = getelementptr i16 %temp_normal_V_67, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_67_addr"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:342 %store_ln116 = store i16 %in_stream1_67_read, i7 %temp_normal_V_67_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:343 %temp_reverse_V_67_addr = getelementptr i16 %temp_reverse_V_67, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_67_addr"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:344 %store_ln117 = store i16 %in_stream1_67_read, i7 %temp_reverse_V_67_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:345 %in_stream1_68_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_68

]]></Node>
<StgValue><ssdm name="in_stream1_68_read"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:346 %temp_normal_V_68_addr = getelementptr i16 %temp_normal_V_68, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_68_addr"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:347 %store_ln116 = store i16 %in_stream1_68_read, i7 %temp_normal_V_68_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:348 %temp_reverse_V_68_addr = getelementptr i16 %temp_reverse_V_68, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_68_addr"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:349 %store_ln117 = store i16 %in_stream1_68_read, i7 %temp_reverse_V_68_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:350 %in_stream1_69_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %in_stream1_69

]]></Node>
<StgValue><ssdm name="in_stream1_69_read"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:351 %temp_normal_V_69_addr = getelementptr i16 %temp_normal_V_69, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="temp_normal_V_69_addr"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:352 %store_ln116 = store i16 %in_stream1_69_read, i7 %temp_normal_V_69_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:353 %temp_reverse_V_69_addr = getelementptr i16 %temp_reverse_V_69, i64 0, i64 %zext_ln115

]]></Node>
<StgValue><ssdm name="temp_reverse_V_69_addr"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
for.inc.split:354 %store_ln117 = store i16 %in_stream1_69_read, i7 %temp_reverse_V_69_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:356 %br_ln111 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
