![](data:image/jpeg;base64,/9j/4AAQSkZJRgABAQEAYABgAAD/2wBDAAEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQH/2wBDAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQEBAQH/wAARCAAxADMDASIAAhEBAxEB/8QAHwAAAQMFAAMAAAAAAAAAAAAAAAgJCgIDBQYHAQQL/8QAMhAAAQQCAQMDAQUIAwAAAAAABQIDBAYBBwgAERIJExQVFiEiQXExMjRCUYGR8HOxsv/EABQBAQAAAAAAAAAAAAAAAAAAAAD/xAAUEQEAAAAAAAAAAAAAAAAAAAAA/9oADAMBAAIRAxEAPwCfx1ZedQ22pSlIxjGO/dWcYxjH9c5/L9euNb45A6o43a5sO09w3AfS6ZXYvuzCU/Drr0qU7nKIYoOOjodIGjZF7KY40OMjyZ82QtLbLOfxZSxhtb1NeWfIEBcKjxm4+QtcBrZVjIuvWrZzl+tO5mRhsdKgxLuM0ro+pbEuNV9hEloqDkXISwPlKabfS/Ij5V4grjkP6tuuNY3iy6w0trs5yGt9KIMh70cD2StUbUlGPSlKRGrtg2rcJsKrZs7y0LQ1XYcl0hIdQuNHw5LbcjI5dQ/WeEjysaPyQ0FYNP1JyRAiFdo0+8VLcVIpbxaSqKLd2Niky5hihDp0jGI0YmfhsxpL2cYi+8lWVIt8Ute6Y4F8NiO/dnwW6sfAQS0QOc2PVbWEsDRcqtsYzlqu2UHCusE/sS1JWRNzngUM8UGvxHCiWhAxGI1HGvZ1B9S/hWcl3BupWXkJr4XbYh+IFGknDAWbJlG3QsGLkyOjlCNcu4aGxBICkoliizCvizY6pTEdLQPeV2whrMFGWAATgmApqFFJCio2SzMgEIE1ht+JMiSWFuNPx5DK0OtOtLWhbakqTnPfrO4zjP34z36i18duT/MXgnSIupcaUD7P0qBs5x3XIy843BorbI+rGZeSkWhAiW89d0nXdql11x+XBBBQNgMlZrK40IbiY0llSHyeI3N7TPMCslJ2vJ5QLdKjKQL2Pqi6j3a7sfXRpSfL6fY69Kxh3MVzPliAbHuSw5HLT7ceX8mNJjtAszo68Jz3TjP9cYz/AJx36OgiZ+rHyfrTfLWXjarlhn6e4sOayAj67WokAiQf2ltZqZYD1zHiTcmDXp9kplBF+xTnzEvEESfOwzTiJGRaor71PpzcquIPJfUsp3is3JBwapNbj3Cn2MSyJvYozOay79WtfjNJqNzDWG3H/tJgqUSSXhzzl5eQ403Hm9aPQdpXyD3oLgD5kyXu0BrneOr222u+bWd1OEn03ZVIE48MZmWOLVnx1oHC21Klz4o8mmG3Ifwww4wJx95E7A442yVYadJUiMXRGGWgLlSWFExsOUpxTLb62JH08hHUp740xUaR8das4dYeZU4ysJ+frBlCQXgDuAtX5cgadg2vQShhGHLWPmRXZvIjVYyTiORaafeh4mD5ssfLdbac8h8uWy608w66y5wb0lzRovsrna0fsL1lUF2hq+ALmuFnjbMeE7r92S+xBmOVyp+EdctS1PNM10U0p9GV5Zcz2fWzDv8AntHuMghIHeru3TW5lcajVUkSEhqiBqBi3Xg1YSNHuEUOBuntlxJHVuYQeeRKh2pDZJcohFfWK+OU9vjhMsVz2fuwNe7XN0HbdmXTT5yGdWREGBFCC2gPZRE+ffx5HWuvhaSSB1ElP1wbh6sOzZZRLs2C/CjPSnwlf8m9y6O0Lpu4bH5AlBAvVw2Apg80YG4MsmPm4zHjhIwPLMhZeeTdziLEHNsrW+6vGM4SjC3ERLqDzo0bK5gBORHFQdfqlW6LctbVa3jb2PGByFg0tta04o9jqs5Ac0cWbAUSzyavZ6LLMvfWwI0oarWMKFBwDTDTfM3lRctqWOw6ii3N62awpNtmwh1jlQIkCVeJtdmkhsW0vxIS3IwuLNaWp+OFYlEWGM5TITOfyprDPZPT84822+n6RWWxkxszyH2drMLVx62HW5StUazuMPYW0djrYy2pcatxJAINVBRhxOIZQuSmswlvOBSKGg+inDf9+LHfQvKkPNIcQrvn8SFpwpOfy/anOPy6OqIDCY0KJHT38WYzLSfLPdXihtKU+We2O6u2Md89sd89/ux0dAlrlvxH1Vy3119h9kxy4+WLnNHqRe6xMwKuuu7bD/GNs9TLpaWqJOivJQp2O+h6AQaTmNNYcaVjtF45Rej5uulx7rsG76do3Jev1YGbtBPaOmNk549beNhAUCWTnyrhQi9avlAs9qVCiuZXIq1ZYLnZecfMnTpT2FtzPVoS4nKVY74zjOP84/3+/WvzQjTzL7KsJdjvtOMvMvJStDrTyMtuNKTnGcKStClJUlWM4UnOcZ+7oIXWgdKSouodcFtURaub1hS986k2wFYst0wRvBeq06bs3aSQxEcDo3g+8+OOmgLZrMFgf9TrMuG9GjTZEeCpTnJkRsremwuQu7xNXo1QHXnXGrwzAY5aisMo1Oo8TblA+TCVOokCIdJzDN1iOMQB7nzoUcemVJw3Dlx5GVtbX9K7Z2vdgl9i8J9nV6gBzpWfYJ2lthYuMOogDpNzD5UhrS/a6MANh0WGZfx7xaqjjDdZJueWCkSbESxDY0cf6aHMfkCVGROVG+KlWNeR8OxzoTURnaF1v9lESF9yFejXnbFgPNa9Fmm0pYMva/hhpheHhcYx9RSvCmwZ24x+lsc33EVd+PvH6umaJCtJOridzckt4un6QZI1SVgUeswLTuv6ZRjRQagw3J+lsnjtir0v47saS0Taw7lMobg76edL4pZKX0/ZJ+2d/W4VDE2zaBkdDEQBgOElrMKka1qsFKR1GoYv20ohh4WHJEjKELmSPZZhxYi2NWalpOo6LV9dUGvwa1S6cKiBK7XxyPCIPHQ2kNtt91Zy488teFvyH3srekSHHH3luOrWtXUkoSjHZOMYx0AhPghKe+c+KcY757d89sftz27Y7/pjo6q6OgOrT37mf1x0dHQYol/C4/3+TPWOB/wy/wDld/8AfR0dBs7X7mP7f9Y6udHR0B0dHR0H/9k=)<a name="_hlk72047253"></a>**中山大学《硬件描述语言与FPGA设计》实验报告**

**SUN YAT-SEN UNIVERSITY![](data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAKgAAAACCAYAAADMzJc8AAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAAOxAAADsQBlSsOGwAAAB9JREFUOI1jZCAe/MchzkiEOmqpGbVvZNo3CkbB4AQAlvYRAl1AGdoAAAAASUVORK5CYII=)![](data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAJYAAAACCAYAAAC69iW3AAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAAOxAAADsQBlSsOGwAAAB9JREFUOI1jZCAe/MchzkiEOmqpGbVv6Ng3CkYB9QEAgTAPAhiLxE8AAAAASUVORK5CYII=)**院（系）   集成电路学院        学  号         

![](data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAKkAAAACCAYAAAAjDvwCAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAAOxAAADsQBlSsOGwAAAB9JREFUOI1jZCAe/MchzkiEOmqpGbVvZNo3CkbB4AYAHxURAit9L5kAAAAASUVORK5CYII=)![](data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAJkAAAACCAYAAABL/X46AAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAAOxAAADsQBlSsOGwAAACFJREFUOI1jZCAe/MchzkiEOmqpGbVv6NmHLj4KRgH1AQBXlBACnM4LlQAAAABJRU5ErkJggg==)             专  业      XXXXXXXX        实验人    张三**                                     

![](data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAAr4AAAAECAYAAABoSTxPAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAAOxAAADsQBlSsOGwAAADdJREFUaIHt2LENADAMAjDy/9HtDelSJbIvYGBAVJITAIC++h0AOhQWAHjlPGMKmxcAAAAAYJUL9L8CA0arDucAAAAASUVORK5CYII=)
# **实验题目：Vivado仿真流程实验**

1. # **实验目的**
1\. 体验Verilog代码设计电路模块。

`	`2. 体验 Testbench仿真测试电路模块。

`	`3. 学习FPGA设计软件 Vivado的使用。


1. # **实验内容**
**	（此处填写实验内容等。参照实验教程，概括实验要求及已经完成的实验内容，介绍实验原理，并提供关键代码及其解读，并附上实验仿真结果及分析部分）
1. ## **与门等逻辑门的设计与测试**
**实验说明：**

1\.完成与门的设计与仿真实验。

2\.根据以上设计基础，完成或门、与非门、或非门、异或门、同或门的设计与仿真实验。

3\.同学可自由补充已完成的实验拓展部分，如功能扩展、性能优化等工作。

**实验原理：**

1\. 

2\. 

图 1. 逻辑门真值表

**代码解读：**

1\.模块代码、测试代码等：

2\.

**实验仿真及分析：**

1\.实验仿真结果

2\.实验过程中的问题分析等
1. ## **000序列检测器**


1. # **实验总结**
`	`（包括但不限于：简述实验内容、小结实验收获、不当操作可作为未来实验的注意事项等）
