|sdram_pro_axi_top
sys_clk => sys_clk.IN3
sys_rst_n => sys_rst_n.IN3
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
addr[8] => ~NO_FANOUT~
addr[9] => ~NO_FANOUT~
addr[10] => ~NO_FANOUT~
addr[11] => ~NO_FANOUT~
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
wr_fifo_num[0] <= wr_fifo_num[0].DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_num[1] <= wr_fifo_num[1].DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_num[2] <= wr_fifo_num[2].DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_num[3] <= wr_fifo_num[3].DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_num[4] <= wr_fifo_num[4].DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_num[5] <= wr_fifo_num[5].DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_num[6] <= wr_fifo_num[6].DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_num[7] <= wr_fifo_num[7].DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_num[8] <= wr_fifo_num[8].DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_num[9] <= wr_fifo_num[9].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[0] <= rd_fifo_rd_data[0].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[1] <= rd_fifo_rd_data[1].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[2] <= rd_fifo_rd_data[2].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[3] <= rd_fifo_rd_data[3].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[4] <= rd_fifo_rd_data[4].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[5] <= rd_fifo_rd_data[5].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[6] <= rd_fifo_rd_data[6].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[7] <= rd_fifo_rd_data[7].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[8] <= rd_fifo_rd_data[8].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[9] <= rd_fifo_rd_data[9].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[10] <= rd_fifo_rd_data[10].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[11] <= rd_fifo_rd_data[11].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[12] <= rd_fifo_rd_data[12].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[13] <= rd_fifo_rd_data[13].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[14] <= rd_fifo_rd_data[14].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_rd_data[15] <= rd_fifo_rd_data[15].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_num[0] <= rd_fifo_num[0].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_num[1] <= rd_fifo_num[1].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_num[2] <= rd_fifo_num[2].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_num[3] <= rd_fifo_num[3].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_num[4] <= rd_fifo_num[4].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_num[5] <= rd_fifo_num[5].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_num[6] <= rd_fifo_num[6].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_num[7] <= rd_fifo_num[7].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_num[8] <= rd_fifo_num[8].DB_MAX_OUTPUT_PORT_TYPE
rd_fifo_num[9] <= rd_fifo_num[9].DB_MAX_OUTPUT_PORT_TYPE
read_valid => read_valid.IN1
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_pro_top:u_sdram_pro_top.sdram_cke
sdram_cs_n <= sdram_pro_top:u_sdram_pro_top.sdram_cs_n
sdram_ras_n <= sdram_pro_top:u_sdram_pro_top.sdram_ras_n
sdram_cas_n <= sdram_pro_top:u_sdram_pro_top.sdram_cas_n
sdram_we_n <= sdram_pro_top:u_sdram_pro_top.sdram_we_n
sdram_bank[0] <= sdram_pro_top:u_sdram_pro_top.sdram_bank
sdram_bank[1] <= sdram_pro_top:u_sdram_pro_top.sdram_bank
sdram_addr[0] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_addr[1] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_addr[2] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_addr[3] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_addr[4] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_addr[5] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_addr[6] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_addr[7] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_addr[8] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_addr[9] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_addr[10] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_addr[11] <= sdram_pro_top:u_sdram_pro_top.sdram_addr
sdram_dqm[0] <= sdram_pro_top:u_sdram_pro_top.sdram_dqm
sdram_dqm[1] <= sdram_pro_top:u_sdram_pro_top.sdram_dqm
sdram_dq[0] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[1] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[2] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[3] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[4] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[5] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[6] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[7] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[8] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[9] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[10] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[11] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[12] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[13] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[14] <> sdram_pro_top:u_sdram_pro_top.sdram_dq
sdram_dq[15] <> sdram_pro_top:u_sdram_pro_top.sdram_dq


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top
sys_clk => sys_clk.IN2
sys_rst_n => sys_rst_n.IN2
wr_fifo_wr_req => wr_fifo_wr_req.IN1
wr_fifo_wr_data[0] => wr_fifo_wr_data[0].IN1
wr_fifo_wr_data[1] => wr_fifo_wr_data[1].IN1
wr_fifo_wr_data[2] => wr_fifo_wr_data[2].IN1
wr_fifo_wr_data[3] => wr_fifo_wr_data[3].IN1
wr_fifo_wr_data[4] => wr_fifo_wr_data[4].IN1
wr_fifo_wr_data[5] => wr_fifo_wr_data[5].IN1
wr_fifo_wr_data[6] => wr_fifo_wr_data[6].IN1
wr_fifo_wr_data[7] => wr_fifo_wr_data[7].IN1
wr_fifo_wr_data[8] => wr_fifo_wr_data[8].IN1
wr_fifo_wr_data[9] => wr_fifo_wr_data[9].IN1
wr_fifo_wr_data[10] => wr_fifo_wr_data[10].IN1
wr_fifo_wr_data[11] => wr_fifo_wr_data[11].IN1
wr_fifo_wr_data[12] => wr_fifo_wr_data[12].IN1
wr_fifo_wr_data[13] => wr_fifo_wr_data[13].IN1
wr_fifo_wr_data[14] => wr_fifo_wr_data[14].IN1
wr_fifo_wr_data[15] => wr_fifo_wr_data[15].IN1
sdram_wr_b_addr[0] => sdram_wr_b_addr[0].IN1
sdram_wr_b_addr[1] => sdram_wr_b_addr[1].IN1
sdram_wr_b_addr[2] => sdram_wr_b_addr[2].IN1
sdram_wr_b_addr[3] => sdram_wr_b_addr[3].IN1
sdram_wr_b_addr[4] => sdram_wr_b_addr[4].IN1
sdram_wr_b_addr[5] => sdram_wr_b_addr[5].IN1
sdram_wr_b_addr[6] => sdram_wr_b_addr[6].IN1
sdram_wr_b_addr[7] => sdram_wr_b_addr[7].IN1
sdram_wr_b_addr[8] => sdram_wr_b_addr[8].IN1
sdram_wr_b_addr[9] => sdram_wr_b_addr[9].IN1
sdram_wr_b_addr[10] => sdram_wr_b_addr[10].IN1
sdram_wr_b_addr[11] => sdram_wr_b_addr[11].IN1
sdram_wr_b_addr[12] => sdram_wr_b_addr[12].IN1
sdram_wr_b_addr[13] => sdram_wr_b_addr[13].IN1
sdram_wr_b_addr[14] => sdram_wr_b_addr[14].IN1
sdram_wr_b_addr[15] => sdram_wr_b_addr[15].IN1
sdram_wr_b_addr[16] => sdram_wr_b_addr[16].IN1
sdram_wr_b_addr[17] => sdram_wr_b_addr[17].IN1
sdram_wr_b_addr[18] => sdram_wr_b_addr[18].IN1
sdram_wr_b_addr[19] => sdram_wr_b_addr[19].IN1
sdram_wr_b_addr[20] => sdram_wr_b_addr[20].IN1
sdram_wr_b_addr[21] => sdram_wr_b_addr[21].IN1
sdram_wr_b_addr[22] => sdram_wr_b_addr[22].IN1
sdram_wr_e_addr[0] => sdram_wr_e_addr[0].IN1
sdram_wr_e_addr[1] => sdram_wr_e_addr[1].IN1
sdram_wr_e_addr[2] => sdram_wr_e_addr[2].IN1
sdram_wr_e_addr[3] => sdram_wr_e_addr[3].IN1
sdram_wr_e_addr[4] => sdram_wr_e_addr[4].IN1
sdram_wr_e_addr[5] => sdram_wr_e_addr[5].IN1
sdram_wr_e_addr[6] => sdram_wr_e_addr[6].IN1
sdram_wr_e_addr[7] => sdram_wr_e_addr[7].IN1
sdram_wr_e_addr[8] => sdram_wr_e_addr[8].IN1
sdram_wr_e_addr[9] => sdram_wr_e_addr[9].IN1
sdram_wr_e_addr[10] => sdram_wr_e_addr[10].IN1
sdram_wr_e_addr[11] => sdram_wr_e_addr[11].IN1
sdram_wr_e_addr[12] => sdram_wr_e_addr[12].IN1
sdram_wr_e_addr[13] => sdram_wr_e_addr[13].IN1
sdram_wr_e_addr[14] => sdram_wr_e_addr[14].IN1
sdram_wr_e_addr[15] => sdram_wr_e_addr[15].IN1
sdram_wr_e_addr[16] => sdram_wr_e_addr[16].IN1
sdram_wr_e_addr[17] => sdram_wr_e_addr[17].IN1
sdram_wr_e_addr[18] => sdram_wr_e_addr[18].IN1
sdram_wr_e_addr[19] => sdram_wr_e_addr[19].IN1
sdram_wr_e_addr[20] => sdram_wr_e_addr[20].IN1
sdram_wr_e_addr[21] => sdram_wr_e_addr[21].IN1
sdram_wr_e_addr[22] => sdram_wr_e_addr[22].IN1
wr_burst_len[0] => wr_burst_len[0].IN2
wr_burst_len[1] => wr_burst_len[1].IN2
wr_burst_len[2] => wr_burst_len[2].IN2
wr_burst_len[3] => wr_burst_len[3].IN2
wr_burst_len[4] => wr_burst_len[4].IN2
wr_burst_len[5] => wr_burst_len[5].IN2
wr_burst_len[6] => wr_burst_len[6].IN2
wr_burst_len[7] => wr_burst_len[7].IN2
wr_fifo_num[0] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.wr_fifo_num
wr_fifo_num[1] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.wr_fifo_num
wr_fifo_num[2] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.wr_fifo_num
wr_fifo_num[3] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.wr_fifo_num
wr_fifo_num[4] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.wr_fifo_num
wr_fifo_num[5] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.wr_fifo_num
wr_fifo_num[6] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.wr_fifo_num
wr_fifo_num[7] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.wr_fifo_num
wr_fifo_num[8] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.wr_fifo_num
wr_fifo_num[9] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.wr_fifo_num
rd_fifo_rd_req => rd_fifo_rd_req.IN1
sdram_rd_b_addr[0] => sdram_rd_b_addr[0].IN1
sdram_rd_b_addr[1] => sdram_rd_b_addr[1].IN1
sdram_rd_b_addr[2] => sdram_rd_b_addr[2].IN1
sdram_rd_b_addr[3] => sdram_rd_b_addr[3].IN1
sdram_rd_b_addr[4] => sdram_rd_b_addr[4].IN1
sdram_rd_b_addr[5] => sdram_rd_b_addr[5].IN1
sdram_rd_b_addr[6] => sdram_rd_b_addr[6].IN1
sdram_rd_b_addr[7] => sdram_rd_b_addr[7].IN1
sdram_rd_b_addr[8] => sdram_rd_b_addr[8].IN1
sdram_rd_b_addr[9] => sdram_rd_b_addr[9].IN1
sdram_rd_b_addr[10] => sdram_rd_b_addr[10].IN1
sdram_rd_b_addr[11] => sdram_rd_b_addr[11].IN1
sdram_rd_b_addr[12] => sdram_rd_b_addr[12].IN1
sdram_rd_b_addr[13] => sdram_rd_b_addr[13].IN1
sdram_rd_b_addr[14] => sdram_rd_b_addr[14].IN1
sdram_rd_b_addr[15] => sdram_rd_b_addr[15].IN1
sdram_rd_b_addr[16] => sdram_rd_b_addr[16].IN1
sdram_rd_b_addr[17] => sdram_rd_b_addr[17].IN1
sdram_rd_b_addr[18] => sdram_rd_b_addr[18].IN1
sdram_rd_b_addr[19] => sdram_rd_b_addr[19].IN1
sdram_rd_b_addr[20] => sdram_rd_b_addr[20].IN1
sdram_rd_b_addr[21] => sdram_rd_b_addr[21].IN1
sdram_rd_b_addr[22] => sdram_rd_b_addr[22].IN1
sdram_rd_e_addr[0] => sdram_rd_e_addr[0].IN1
sdram_rd_e_addr[1] => sdram_rd_e_addr[1].IN1
sdram_rd_e_addr[2] => sdram_rd_e_addr[2].IN1
sdram_rd_e_addr[3] => sdram_rd_e_addr[3].IN1
sdram_rd_e_addr[4] => sdram_rd_e_addr[4].IN1
sdram_rd_e_addr[5] => sdram_rd_e_addr[5].IN1
sdram_rd_e_addr[6] => sdram_rd_e_addr[6].IN1
sdram_rd_e_addr[7] => sdram_rd_e_addr[7].IN1
sdram_rd_e_addr[8] => sdram_rd_e_addr[8].IN1
sdram_rd_e_addr[9] => sdram_rd_e_addr[9].IN1
sdram_rd_e_addr[10] => sdram_rd_e_addr[10].IN1
sdram_rd_e_addr[11] => sdram_rd_e_addr[11].IN1
sdram_rd_e_addr[12] => sdram_rd_e_addr[12].IN1
sdram_rd_e_addr[13] => sdram_rd_e_addr[13].IN1
sdram_rd_e_addr[14] => sdram_rd_e_addr[14].IN1
sdram_rd_e_addr[15] => sdram_rd_e_addr[15].IN1
sdram_rd_e_addr[16] => sdram_rd_e_addr[16].IN1
sdram_rd_e_addr[17] => sdram_rd_e_addr[17].IN1
sdram_rd_e_addr[18] => sdram_rd_e_addr[18].IN1
sdram_rd_e_addr[19] => sdram_rd_e_addr[19].IN1
sdram_rd_e_addr[20] => sdram_rd_e_addr[20].IN1
sdram_rd_e_addr[21] => sdram_rd_e_addr[21].IN1
sdram_rd_e_addr[22] => sdram_rd_e_addr[22].IN1
rd_burst_len[0] => rd_burst_len[0].IN2
rd_burst_len[1] => rd_burst_len[1].IN2
rd_burst_len[2] => rd_burst_len[2].IN2
rd_burst_len[3] => rd_burst_len[3].IN2
rd_burst_len[4] => rd_burst_len[4].IN2
rd_burst_len[5] => rd_burst_len[5].IN2
rd_burst_len[6] => rd_burst_len[6].IN2
rd_burst_len[7] => rd_burst_len[7].IN2
rd_fifo_rd_data[0] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[1] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[2] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[3] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[4] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[5] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[6] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[7] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[8] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[9] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[10] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[11] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[12] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[13] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[14] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_rd_data[15] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_rd_data
rd_fifo_num[0] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[1] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[2] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[3] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[4] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[5] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[6] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[7] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[8] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
rd_fifo_num[9] <= sdram_pro_fifo_ctrl:fifo_ctrl_inst.rd_fifo_num
read_valid => read_valid.IN1
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack <= sdram_rd_ack.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_end <= sdram_rd_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_end <= sdram_wr_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_cke
sdram_cs_n <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_cmd
sdram_ras_n <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_cmd
sdram_cas_n <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_cmd
sdram_we_n <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_cmd
sdram_bank[0] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_bank
sdram_bank[1] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_bank
sdram_addr[0] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[1] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[2] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[3] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[4] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[5] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[6] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[7] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[8] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[9] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[10] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_addr[11] <= sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_addr
sdram_dqm[0] <= <GND>
sdram_dqm[1] <= <GND>
sdram_dq[0] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[1] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[2] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[3] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[4] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[5] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[6] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[7] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[8] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[9] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[10] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[11] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[12] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[13] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[14] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq
sdram_dq[15] <> sdram_pro_sdram_ctrl:sdram_ctrl_inst.sdram_dq


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst
sys_clk => sys_clk.IN4
sys_rst_n => sdram_wr_addr[0]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[1]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[2]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[3]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[4]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[5]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[6]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[7]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[8]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[9]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[10]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[11]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[12]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[13]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[14]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[15]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[16]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[17]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[18]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[19]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[20]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[21]~reg0.ALOAD
sys_rst_n => sdram_wr_addr[22]~reg0.ALOAD
sys_rst_n => sdram_rd_req~reg0.ACLR
sys_rst_n => sdram_wr_req~reg0.ACLR
sys_rst_n => sdram_rd_addr[0]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[1]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[2]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[3]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[4]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[5]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[6]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[7]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[8]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[9]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[10]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[11]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[12]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[13]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[14]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[15]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[16]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[17]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[18]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[19]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[20]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[21]~reg0.ALOAD
sys_rst_n => sdram_rd_addr[22]~reg0.ALOAD
sys_rst_n => sdram_wr_ack_d2.ACLR
sys_rst_n => sdram_wr_ack_d1.ACLR
sys_rst_n => sdram_rd_ack_d2.ACLR
sys_rst_n => sdram_rd_ack_d1.ACLR
sys_rst_n => _.IN1
sys_rst_n => _.IN1
wr_fifo_wr_data[0] => wr_fifo_wr_data[0].IN1
wr_fifo_wr_data[1] => wr_fifo_wr_data[1].IN1
wr_fifo_wr_data[2] => wr_fifo_wr_data[2].IN1
wr_fifo_wr_data[3] => wr_fifo_wr_data[3].IN1
wr_fifo_wr_data[4] => wr_fifo_wr_data[4].IN1
wr_fifo_wr_data[5] => wr_fifo_wr_data[5].IN1
wr_fifo_wr_data[6] => wr_fifo_wr_data[6].IN1
wr_fifo_wr_data[7] => wr_fifo_wr_data[7].IN1
wr_fifo_wr_data[8] => wr_fifo_wr_data[8].IN1
wr_fifo_wr_data[9] => wr_fifo_wr_data[9].IN1
wr_fifo_wr_data[10] => wr_fifo_wr_data[10].IN1
wr_fifo_wr_data[11] => wr_fifo_wr_data[11].IN1
wr_fifo_wr_data[12] => wr_fifo_wr_data[12].IN1
wr_fifo_wr_data[13] => wr_fifo_wr_data[13].IN1
wr_fifo_wr_data[14] => wr_fifo_wr_data[14].IN1
wr_fifo_wr_data[15] => wr_fifo_wr_data[15].IN1
wr_fifo_wr_req => wr_fifo_wr_req.IN1
sdram_wr_b_addr[0] => sdram_wr_addr.DATAA
sdram_wr_b_addr[0] => sdram_wr_addr[0]~reg0.ADATA
sdram_wr_b_addr[1] => sdram_wr_addr.DATAA
sdram_wr_b_addr[1] => sdram_wr_addr[1]~reg0.ADATA
sdram_wr_b_addr[2] => sdram_wr_addr.DATAA
sdram_wr_b_addr[2] => sdram_wr_addr[2]~reg0.ADATA
sdram_wr_b_addr[3] => sdram_wr_addr.DATAA
sdram_wr_b_addr[3] => sdram_wr_addr[3]~reg0.ADATA
sdram_wr_b_addr[4] => sdram_wr_addr.DATAA
sdram_wr_b_addr[4] => sdram_wr_addr[4]~reg0.ADATA
sdram_wr_b_addr[5] => sdram_wr_addr.DATAA
sdram_wr_b_addr[5] => sdram_wr_addr[5]~reg0.ADATA
sdram_wr_b_addr[6] => sdram_wr_addr.DATAA
sdram_wr_b_addr[6] => sdram_wr_addr[6]~reg0.ADATA
sdram_wr_b_addr[7] => sdram_wr_addr.DATAA
sdram_wr_b_addr[7] => sdram_wr_addr[7]~reg0.ADATA
sdram_wr_b_addr[8] => sdram_wr_addr.DATAA
sdram_wr_b_addr[8] => sdram_wr_addr[8]~reg0.ADATA
sdram_wr_b_addr[9] => sdram_wr_addr.DATAA
sdram_wr_b_addr[9] => sdram_wr_addr[9]~reg0.ADATA
sdram_wr_b_addr[10] => sdram_wr_addr.DATAA
sdram_wr_b_addr[10] => sdram_wr_addr[10]~reg0.ADATA
sdram_wr_b_addr[11] => sdram_wr_addr.DATAA
sdram_wr_b_addr[11] => sdram_wr_addr[11]~reg0.ADATA
sdram_wr_b_addr[12] => sdram_wr_addr.DATAA
sdram_wr_b_addr[12] => sdram_wr_addr[12]~reg0.ADATA
sdram_wr_b_addr[13] => sdram_wr_addr.DATAA
sdram_wr_b_addr[13] => sdram_wr_addr[13]~reg0.ADATA
sdram_wr_b_addr[14] => sdram_wr_addr.DATAA
sdram_wr_b_addr[14] => sdram_wr_addr[14]~reg0.ADATA
sdram_wr_b_addr[15] => sdram_wr_addr.DATAA
sdram_wr_b_addr[15] => sdram_wr_addr[15]~reg0.ADATA
sdram_wr_b_addr[16] => sdram_wr_addr.DATAA
sdram_wr_b_addr[16] => sdram_wr_addr[16]~reg0.ADATA
sdram_wr_b_addr[17] => sdram_wr_addr.DATAA
sdram_wr_b_addr[17] => sdram_wr_addr[17]~reg0.ADATA
sdram_wr_b_addr[18] => sdram_wr_addr.DATAA
sdram_wr_b_addr[18] => sdram_wr_addr[18]~reg0.ADATA
sdram_wr_b_addr[19] => sdram_wr_addr.DATAA
sdram_wr_b_addr[19] => sdram_wr_addr[19]~reg0.ADATA
sdram_wr_b_addr[20] => sdram_wr_addr.DATAA
sdram_wr_b_addr[20] => sdram_wr_addr[20]~reg0.ADATA
sdram_wr_b_addr[21] => sdram_wr_addr.DATAA
sdram_wr_b_addr[21] => sdram_wr_addr[21]~reg0.ADATA
sdram_wr_b_addr[22] => sdram_wr_addr.DATAA
sdram_wr_b_addr[22] => sdram_wr_addr[22]~reg0.ADATA
sdram_wr_e_addr[0] => Add0.IN46
sdram_wr_e_addr[1] => Add0.IN45
sdram_wr_e_addr[2] => Add0.IN44
sdram_wr_e_addr[3] => Add0.IN43
sdram_wr_e_addr[4] => Add0.IN42
sdram_wr_e_addr[5] => Add0.IN41
sdram_wr_e_addr[6] => Add0.IN40
sdram_wr_e_addr[7] => Add0.IN39
sdram_wr_e_addr[8] => Add0.IN38
sdram_wr_e_addr[9] => Add0.IN37
sdram_wr_e_addr[10] => Add0.IN36
sdram_wr_e_addr[11] => Add0.IN35
sdram_wr_e_addr[12] => Add0.IN34
sdram_wr_e_addr[13] => Add0.IN33
sdram_wr_e_addr[14] => Add0.IN32
sdram_wr_e_addr[15] => Add0.IN31
sdram_wr_e_addr[16] => Add0.IN30
sdram_wr_e_addr[17] => Add0.IN29
sdram_wr_e_addr[18] => Add0.IN28
sdram_wr_e_addr[19] => Add0.IN27
sdram_wr_e_addr[20] => Add0.IN26
sdram_wr_e_addr[21] => Add0.IN25
sdram_wr_e_addr[22] => Add0.IN24
wr_burst_len[0] => Add1.IN23
wr_burst_len[0] => Add0.IN23
wr_burst_len[1] => Add1.IN22
wr_burst_len[1] => Add0.IN22
wr_burst_len[2] => Add1.IN21
wr_burst_len[2] => Add0.IN21
wr_burst_len[3] => Add1.IN20
wr_burst_len[3] => Add0.IN20
wr_burst_len[4] => Add1.IN19
wr_burst_len[4] => Add0.IN19
wr_burst_len[5] => Add1.IN18
wr_burst_len[5] => Add0.IN18
wr_burst_len[6] => Add1.IN17
wr_burst_len[6] => Add0.IN17
wr_burst_len[7] => Add1.IN16
wr_burst_len[7] => Add0.IN16
wr_fifo_num[0] <= write_fifo:write_fifo_inst.rdusedw
wr_fifo_num[1] <= write_fifo:write_fifo_inst.rdusedw
wr_fifo_num[2] <= write_fifo:write_fifo_inst.rdusedw
wr_fifo_num[3] <= write_fifo:write_fifo_inst.rdusedw
wr_fifo_num[4] <= write_fifo:write_fifo_inst.rdusedw
wr_fifo_num[5] <= write_fifo:write_fifo_inst.rdusedw
wr_fifo_num[6] <= write_fifo:write_fifo_inst.rdusedw
wr_fifo_num[7] <= write_fifo:write_fifo_inst.rdusedw
wr_fifo_num[8] <= write_fifo:write_fifo_inst.rdusedw
wr_fifo_num[9] <= write_fifo:write_fifo_inst.rdusedw
sdram_wr_end => always4.IN1
rd_fifo_rd_data[0] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[1] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[2] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[3] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[4] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[5] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[6] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[7] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[8] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[9] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[10] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[11] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[12] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[13] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[14] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_data[15] <= read_fifo:read_fifo_inst.q
rd_fifo_rd_req => rd_fifo_rd_req.IN1
sdram_rd_b_addr[0] => sdram_rd_addr.DATAA
sdram_rd_b_addr[0] => sdram_rd_addr[0]~reg0.ADATA
sdram_rd_b_addr[1] => sdram_rd_addr.DATAA
sdram_rd_b_addr[1] => sdram_rd_addr[1]~reg0.ADATA
sdram_rd_b_addr[2] => sdram_rd_addr.DATAA
sdram_rd_b_addr[2] => sdram_rd_addr[2]~reg0.ADATA
sdram_rd_b_addr[3] => sdram_rd_addr.DATAA
sdram_rd_b_addr[3] => sdram_rd_addr[3]~reg0.ADATA
sdram_rd_b_addr[4] => sdram_rd_addr.DATAA
sdram_rd_b_addr[4] => sdram_rd_addr[4]~reg0.ADATA
sdram_rd_b_addr[5] => sdram_rd_addr.DATAA
sdram_rd_b_addr[5] => sdram_rd_addr[5]~reg0.ADATA
sdram_rd_b_addr[6] => sdram_rd_addr.DATAA
sdram_rd_b_addr[6] => sdram_rd_addr[6]~reg0.ADATA
sdram_rd_b_addr[7] => sdram_rd_addr.DATAA
sdram_rd_b_addr[7] => sdram_rd_addr[7]~reg0.ADATA
sdram_rd_b_addr[8] => sdram_rd_addr.DATAA
sdram_rd_b_addr[8] => sdram_rd_addr[8]~reg0.ADATA
sdram_rd_b_addr[9] => sdram_rd_addr.DATAA
sdram_rd_b_addr[9] => sdram_rd_addr[9]~reg0.ADATA
sdram_rd_b_addr[10] => sdram_rd_addr.DATAA
sdram_rd_b_addr[10] => sdram_rd_addr[10]~reg0.ADATA
sdram_rd_b_addr[11] => sdram_rd_addr.DATAA
sdram_rd_b_addr[11] => sdram_rd_addr[11]~reg0.ADATA
sdram_rd_b_addr[12] => sdram_rd_addr.DATAA
sdram_rd_b_addr[12] => sdram_rd_addr[12]~reg0.ADATA
sdram_rd_b_addr[13] => sdram_rd_addr.DATAA
sdram_rd_b_addr[13] => sdram_rd_addr[13]~reg0.ADATA
sdram_rd_b_addr[14] => sdram_rd_addr.DATAA
sdram_rd_b_addr[14] => sdram_rd_addr[14]~reg0.ADATA
sdram_rd_b_addr[15] => sdram_rd_addr.DATAA
sdram_rd_b_addr[15] => sdram_rd_addr[15]~reg0.ADATA
sdram_rd_b_addr[16] => sdram_rd_addr.DATAA
sdram_rd_b_addr[16] => sdram_rd_addr[16]~reg0.ADATA
sdram_rd_b_addr[17] => sdram_rd_addr.DATAA
sdram_rd_b_addr[17] => sdram_rd_addr[17]~reg0.ADATA
sdram_rd_b_addr[18] => sdram_rd_addr.DATAA
sdram_rd_b_addr[18] => sdram_rd_addr[18]~reg0.ADATA
sdram_rd_b_addr[19] => sdram_rd_addr.DATAA
sdram_rd_b_addr[19] => sdram_rd_addr[19]~reg0.ADATA
sdram_rd_b_addr[20] => sdram_rd_addr.DATAA
sdram_rd_b_addr[20] => sdram_rd_addr[20]~reg0.ADATA
sdram_rd_b_addr[21] => sdram_rd_addr.DATAA
sdram_rd_b_addr[21] => sdram_rd_addr[21]~reg0.ADATA
sdram_rd_b_addr[22] => sdram_rd_addr.DATAA
sdram_rd_b_addr[22] => sdram_rd_addr[22]~reg0.ADATA
sdram_rd_e_addr[0] => Add2.IN46
sdram_rd_e_addr[1] => Add2.IN45
sdram_rd_e_addr[2] => Add2.IN44
sdram_rd_e_addr[3] => Add2.IN43
sdram_rd_e_addr[4] => Add2.IN42
sdram_rd_e_addr[5] => Add2.IN41
sdram_rd_e_addr[6] => Add2.IN40
sdram_rd_e_addr[7] => Add2.IN39
sdram_rd_e_addr[8] => Add2.IN38
sdram_rd_e_addr[9] => Add2.IN37
sdram_rd_e_addr[10] => Add2.IN36
sdram_rd_e_addr[11] => Add2.IN35
sdram_rd_e_addr[12] => Add2.IN34
sdram_rd_e_addr[13] => Add2.IN33
sdram_rd_e_addr[14] => Add2.IN32
sdram_rd_e_addr[15] => Add2.IN31
sdram_rd_e_addr[16] => Add2.IN30
sdram_rd_e_addr[17] => Add2.IN29
sdram_rd_e_addr[18] => Add2.IN28
sdram_rd_e_addr[19] => Add2.IN27
sdram_rd_e_addr[20] => Add2.IN26
sdram_rd_e_addr[21] => Add2.IN25
sdram_rd_e_addr[22] => Add2.IN24
rd_burst_len[0] => Add3.IN23
rd_burst_len[0] => LessThan3.IN10
rd_burst_len[0] => Add2.IN23
rd_burst_len[1] => Add3.IN22
rd_burst_len[1] => LessThan3.IN9
rd_burst_len[1] => Add2.IN22
rd_burst_len[2] => Add3.IN21
rd_burst_len[2] => LessThan3.IN8
rd_burst_len[2] => Add2.IN21
rd_burst_len[3] => Add3.IN20
rd_burst_len[3] => LessThan3.IN7
rd_burst_len[3] => Add2.IN20
rd_burst_len[4] => Add3.IN19
rd_burst_len[4] => LessThan3.IN6
rd_burst_len[4] => Add2.IN19
rd_burst_len[5] => Add3.IN18
rd_burst_len[5] => LessThan3.IN5
rd_burst_len[5] => Add2.IN18
rd_burst_len[6] => Add3.IN17
rd_burst_len[6] => LessThan3.IN4
rd_burst_len[6] => Add2.IN17
rd_burst_len[7] => Add3.IN16
rd_burst_len[7] => LessThan3.IN3
rd_burst_len[7] => Add2.IN16
rd_fifo_num[0] <= read_fifo:read_fifo_inst.wrusedw
rd_fifo_num[1] <= read_fifo:read_fifo_inst.wrusedw
rd_fifo_num[2] <= read_fifo:read_fifo_inst.wrusedw
rd_fifo_num[3] <= read_fifo:read_fifo_inst.wrusedw
rd_fifo_num[4] <= read_fifo:read_fifo_inst.wrusedw
rd_fifo_num[5] <= read_fifo:read_fifo_inst.wrusedw
rd_fifo_num[6] <= read_fifo:read_fifo_inst.wrusedw
rd_fifo_num[7] <= read_fifo:read_fifo_inst.wrusedw
rd_fifo_num[8] <= read_fifo:read_fifo_inst.wrusedw
rd_fifo_num[9] <= read_fifo:read_fifo_inst.wrusedw
read_valid => ~NO_FANOUT~
init_end => sdram_wr_req.OUTPUTSELECT
init_end => sdram_rd_req.OUTPUTSELECT
sdram_rd_end => ~NO_FANOUT~
sdram_in_data[0] <= write_fifo:write_fifo_inst.q
sdram_in_data[1] <= write_fifo:write_fifo_inst.q
sdram_in_data[2] <= write_fifo:write_fifo_inst.q
sdram_in_data[3] <= write_fifo:write_fifo_inst.q
sdram_in_data[4] <= write_fifo:write_fifo_inst.q
sdram_in_data[5] <= write_fifo:write_fifo_inst.q
sdram_in_data[6] <= write_fifo:write_fifo_inst.q
sdram_in_data[7] <= write_fifo:write_fifo_inst.q
sdram_in_data[8] <= write_fifo:write_fifo_inst.q
sdram_in_data[9] <= write_fifo:write_fifo_inst.q
sdram_in_data[10] <= write_fifo:write_fifo_inst.q
sdram_in_data[11] <= write_fifo:write_fifo_inst.q
sdram_in_data[12] <= write_fifo:write_fifo_inst.q
sdram_in_data[13] <= write_fifo:write_fifo_inst.q
sdram_in_data[14] <= write_fifo:write_fifo_inst.q
sdram_in_data[15] <= write_fifo:write_fifo_inst.q
sdram_wr_req <= sdram_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_ack => sdram_wr_ack.IN1
sdram_wr_addr[0] <= sdram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[1] <= sdram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[2] <= sdram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[3] <= sdram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[4] <= sdram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[5] <= sdram_wr_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[6] <= sdram_wr_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[7] <= sdram_wr_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[8] <= sdram_wr_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[9] <= sdram_wr_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[10] <= sdram_wr_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[11] <= sdram_wr_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[12] <= sdram_wr_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[13] <= sdram_wr_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[14] <= sdram_wr_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[15] <= sdram_wr_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[16] <= sdram_wr_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[17] <= sdram_wr_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[18] <= sdram_wr_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[19] <= sdram_wr_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[20] <= sdram_wr_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[21] <= sdram_wr_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_wr_addr[22] <= sdram_wr_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_out_data[0] => sdram_out_data[0].IN1
sdram_out_data[1] => sdram_out_data[1].IN1
sdram_out_data[2] => sdram_out_data[2].IN1
sdram_out_data[3] => sdram_out_data[3].IN1
sdram_out_data[4] => sdram_out_data[4].IN1
sdram_out_data[5] => sdram_out_data[5].IN1
sdram_out_data[6] => sdram_out_data[6].IN1
sdram_out_data[7] => sdram_out_data[7].IN1
sdram_out_data[8] => sdram_out_data[8].IN1
sdram_out_data[9] => sdram_out_data[9].IN1
sdram_out_data[10] => sdram_out_data[10].IN1
sdram_out_data[11] => sdram_out_data[11].IN1
sdram_out_data[12] => sdram_out_data[12].IN1
sdram_out_data[13] => sdram_out_data[13].IN1
sdram_out_data[14] => sdram_out_data[14].IN1
sdram_out_data[15] => sdram_out_data[15].IN1
sdram_rd_req <= sdram_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_ack => sdram_rd_ack.IN1
sdram_rd_addr[0] <= sdram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[1] <= sdram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[2] <= sdram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[3] <= sdram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[4] <= sdram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[5] <= sdram_rd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[6] <= sdram_rd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[7] <= sdram_rd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[8] <= sdram_rd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[9] <= sdram_rd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[10] <= sdram_rd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[11] <= sdram_rd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[12] <= sdram_rd_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[13] <= sdram_rd_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[14] <= sdram_rd_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[15] <= sdram_rd_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[16] <= sdram_rd_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[17] <= sdram_rd_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[18] <= sdram_rd_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[19] <= sdram_rd_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[20] <= sdram_rd_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[21] <= sdram_rd_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_addr[22] <= sdram_rd_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_prn1:auto_generated.data[0]
data[1] => dcfifo_prn1:auto_generated.data[1]
data[2] => dcfifo_prn1:auto_generated.data[2]
data[3] => dcfifo_prn1:auto_generated.data[3]
data[4] => dcfifo_prn1:auto_generated.data[4]
data[5] => dcfifo_prn1:auto_generated.data[5]
data[6] => dcfifo_prn1:auto_generated.data[6]
data[7] => dcfifo_prn1:auto_generated.data[7]
data[8] => dcfifo_prn1:auto_generated.data[8]
data[9] => dcfifo_prn1:auto_generated.data[9]
data[10] => dcfifo_prn1:auto_generated.data[10]
data[11] => dcfifo_prn1:auto_generated.data[11]
data[12] => dcfifo_prn1:auto_generated.data[12]
data[13] => dcfifo_prn1:auto_generated.data[13]
data[14] => dcfifo_prn1:auto_generated.data[14]
data[15] => dcfifo_prn1:auto_generated.data[15]
q[0] <= dcfifo_prn1:auto_generated.q[0]
q[1] <= dcfifo_prn1:auto_generated.q[1]
q[2] <= dcfifo_prn1:auto_generated.q[2]
q[3] <= dcfifo_prn1:auto_generated.q[3]
q[4] <= dcfifo_prn1:auto_generated.q[4]
q[5] <= dcfifo_prn1:auto_generated.q[5]
q[6] <= dcfifo_prn1:auto_generated.q[6]
q[7] <= dcfifo_prn1:auto_generated.q[7]
q[8] <= dcfifo_prn1:auto_generated.q[8]
q[9] <= dcfifo_prn1:auto_generated.q[9]
q[10] <= dcfifo_prn1:auto_generated.q[10]
q[11] <= dcfifo_prn1:auto_generated.q[11]
q[12] <= dcfifo_prn1:auto_generated.q[12]
q[13] <= dcfifo_prn1:auto_generated.q[13]
q[14] <= dcfifo_prn1:auto_generated.q[14]
q[15] <= dcfifo_prn1:auto_generated.q[15]
rdclk => dcfifo_prn1:auto_generated.rdclk
rdreq => dcfifo_prn1:auto_generated.rdreq
wrclk => dcfifo_prn1:auto_generated.wrclk
wrreq => dcfifo_prn1:auto_generated.wrreq
aclr => dcfifo_prn1:auto_generated.aclr
rdempty <= dcfifo_prn1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_prn1:auto_generated.wrfull
rdusedw[0] <= dcfifo_prn1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_prn1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_prn1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_prn1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_prn1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_prn1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_prn1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_prn1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_prn1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_prn1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_prn1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_prn1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_prn1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_prn1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_prn1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_prn1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_prn1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_prn1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_prn1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_prn1:auto_generated.wrusedw[9]


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated
aclr => a_graycounter_ggc:wrptr_g1p.aclr
aclr => a_graycounter_fgc:wrptr_gp.aclr
aclr => altsyncram_pr61:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_pr61:fifo_ram.data_a[0]
data[1] => altsyncram_pr61:fifo_ram.data_a[1]
data[2] => altsyncram_pr61:fifo_ram.data_a[2]
data[3] => altsyncram_pr61:fifo_ram.data_a[3]
data[4] => altsyncram_pr61:fifo_ram.data_a[4]
data[5] => altsyncram_pr61:fifo_ram.data_a[5]
data[6] => altsyncram_pr61:fifo_ram.data_a[6]
data[7] => altsyncram_pr61:fifo_ram.data_a[7]
data[8] => altsyncram_pr61:fifo_ram.data_a[8]
data[9] => altsyncram_pr61:fifo_ram.data_a[9]
data[10] => altsyncram_pr61:fifo_ram.data_a[10]
data[11] => altsyncram_pr61:fifo_ram.data_a[11]
data[12] => altsyncram_pr61:fifo_ram.data_a[12]
data[13] => altsyncram_pr61:fifo_ram.data_a[13]
data[14] => altsyncram_pr61:fifo_ram.data_a[14]
data[15] => altsyncram_pr61:fifo_ram.data_a[15]
q[0] <= altsyncram_pr61:fifo_ram.q_b[0]
q[1] <= altsyncram_pr61:fifo_ram.q_b[1]
q[2] <= altsyncram_pr61:fifo_ram.q_b[2]
q[3] <= altsyncram_pr61:fifo_ram.q_b[3]
q[4] <= altsyncram_pr61:fifo_ram.q_b[4]
q[5] <= altsyncram_pr61:fifo_ram.q_b[5]
q[6] <= altsyncram_pr61:fifo_ram.q_b[6]
q[7] <= altsyncram_pr61:fifo_ram.q_b[7]
q[8] <= altsyncram_pr61:fifo_ram.q_b[8]
q[9] <= altsyncram_pr61:fifo_ram.q_b[9]
q[10] <= altsyncram_pr61:fifo_ram.q_b[10]
q[11] <= altsyncram_pr61:fifo_ram.q_b[11]
q[12] <= altsyncram_pr61:fifo_ram.q_b[12]
q[13] <= altsyncram_pr61:fifo_ram.q_b[13]
q[14] <= altsyncram_pr61:fifo_ram.q_b[14]
q[15] <= altsyncram_pr61:fifo_ram.q_b[15]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_pr61:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_lec:rs_brp.clock
rdclk => dffpipe_lec:rs_bwp.clock
rdclk => alt_synch_pipe_sdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ggc:wrptr_g1p.clock
wrclk => a_graycounter_fgc:wrptr_gp.clock
wrclk => altsyncram_pr61:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_p96:rdptr_g1p
aclr => counter7a[10].IN0
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[10].CLK
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_ggc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|a_graycounter_fgc:wrptr_gp
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram
aclr1 => altsyncram_52f1:altsyncram14.aclr1
address_a[0] => altsyncram_52f1:altsyncram14.address_b[0]
address_a[1] => altsyncram_52f1:altsyncram14.address_b[1]
address_a[2] => altsyncram_52f1:altsyncram14.address_b[2]
address_a[3] => altsyncram_52f1:altsyncram14.address_b[3]
address_a[4] => altsyncram_52f1:altsyncram14.address_b[4]
address_a[5] => altsyncram_52f1:altsyncram14.address_b[5]
address_a[6] => altsyncram_52f1:altsyncram14.address_b[6]
address_a[7] => altsyncram_52f1:altsyncram14.address_b[7]
address_a[8] => altsyncram_52f1:altsyncram14.address_b[8]
address_a[9] => altsyncram_52f1:altsyncram14.address_b[9]
address_b[0] => altsyncram_52f1:altsyncram14.address_a[0]
address_b[1] => altsyncram_52f1:altsyncram14.address_a[1]
address_b[2] => altsyncram_52f1:altsyncram14.address_a[2]
address_b[3] => altsyncram_52f1:altsyncram14.address_a[3]
address_b[4] => altsyncram_52f1:altsyncram14.address_a[4]
address_b[5] => altsyncram_52f1:altsyncram14.address_a[5]
address_b[6] => altsyncram_52f1:altsyncram14.address_a[6]
address_b[7] => altsyncram_52f1:altsyncram14.address_a[7]
address_b[8] => altsyncram_52f1:altsyncram14.address_a[8]
address_b[9] => altsyncram_52f1:altsyncram14.address_a[9]
addressstall_b => altsyncram_52f1:altsyncram14.addressstall_a
clock0 => altsyncram_52f1:altsyncram14.clock1
clock1 => altsyncram_52f1:altsyncram14.clock0
clocken1 => altsyncram_52f1:altsyncram14.clocken0
data_a[0] => altsyncram_52f1:altsyncram14.data_b[0]
data_a[1] => altsyncram_52f1:altsyncram14.data_b[1]
data_a[2] => altsyncram_52f1:altsyncram14.data_b[2]
data_a[3] => altsyncram_52f1:altsyncram14.data_b[3]
data_a[4] => altsyncram_52f1:altsyncram14.data_b[4]
data_a[5] => altsyncram_52f1:altsyncram14.data_b[5]
data_a[6] => altsyncram_52f1:altsyncram14.data_b[6]
data_a[7] => altsyncram_52f1:altsyncram14.data_b[7]
data_a[8] => altsyncram_52f1:altsyncram14.data_b[8]
data_a[9] => altsyncram_52f1:altsyncram14.data_b[9]
data_a[10] => altsyncram_52f1:altsyncram14.data_b[10]
data_a[11] => altsyncram_52f1:altsyncram14.data_b[11]
data_a[12] => altsyncram_52f1:altsyncram14.data_b[12]
data_a[13] => altsyncram_52f1:altsyncram14.data_b[13]
data_a[14] => altsyncram_52f1:altsyncram14.data_b[14]
data_a[15] => altsyncram_52f1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_52f1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_52f1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_52f1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_52f1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_52f1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_52f1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_52f1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_52f1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_52f1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_52f1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_52f1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_52f1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_52f1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_52f1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_52f1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_52f1:altsyncram14.q_a[15]
wren_a => altsyncram_52f1:altsyncram14.clocken1
wren_a => altsyncram_52f1:altsyncram14.wren_b


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_a[9] => ram_block15a0.PORTAADDR9
address_a[9] => ram_block15a1.PORTAADDR9
address_a[9] => ram_block15a2.PORTAADDR9
address_a[9] => ram_block15a3.PORTAADDR9
address_a[9] => ram_block15a4.PORTAADDR9
address_a[9] => ram_block15a5.PORTAADDR9
address_a[9] => ram_block15a6.PORTAADDR9
address_a[9] => ram_block15a7.PORTAADDR9
address_a[9] => ram_block15a8.PORTAADDR9
address_a[9] => ram_block15a9.PORTAADDR9
address_a[9] => ram_block15a10.PORTAADDR9
address_a[9] => ram_block15a11.PORTAADDR9
address_a[9] => ram_block15a12.PORTAADDR9
address_a[9] => ram_block15a13.PORTAADDR9
address_a[9] => ram_block15a14.PORTAADDR9
address_a[9] => ram_block15a15.PORTAADDR9
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
address_b[9] => ram_block15a0.PORTBADDR9
address_b[9] => ram_block15a1.PORTBADDR9
address_b[9] => ram_block15a2.PORTBADDR9
address_b[9] => ram_block15a3.PORTBADDR9
address_b[9] => ram_block15a4.PORTBADDR9
address_b[9] => ram_block15a5.PORTBADDR9
address_b[9] => ram_block15a6.PORTBADDR9
address_b[9] => ram_block15a7.PORTBADDR9
address_b[9] => ram_block15a8.PORTBADDR9
address_b[9] => ram_block15a9.PORTBADDR9
address_b[9] => ram_block15a10.PORTBADDR9
address_b[9] => ram_block15a11.PORTBADDR9
address_b[9] => ram_block15a12.PORTBADDR9
address_b[9] => ram_block15a13.PORTBADDR9
address_b[9] => ram_block15a14.PORTBADDR9
address_b[9] => ram_block15a15.PORTBADDR9
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_brp
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_lec:rs_bwp
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp
clock => dffpipe_qe9:dffpipe18.clock
clrn => dffpipe_qe9:dffpipe18.clrn
d[0] => dffpipe_qe9:dffpipe18.d[0]
d[1] => dffpipe_qe9:dffpipe18.d[1]
d[2] => dffpipe_qe9:dffpipe18.d[2]
d[3] => dffpipe_qe9:dffpipe18.d[3]
d[4] => dffpipe_qe9:dffpipe18.d[4]
d[5] => dffpipe_qe9:dffpipe18.d[5]
d[6] => dffpipe_qe9:dffpipe18.d[6]
d[7] => dffpipe_qe9:dffpipe18.d[7]
d[8] => dffpipe_qe9:dffpipe18.d[8]
d[9] => dffpipe_qe9:dffpipe18.d[9]
d[10] => dffpipe_qe9:dffpipe18.d[10]
q[0] <= dffpipe_qe9:dffpipe18.q[0]
q[1] <= dffpipe_qe9:dffpipe18.q[1]
q[2] <= dffpipe_qe9:dffpipe18.q[2]
q[3] <= dffpipe_qe9:dffpipe18.q[3]
q[4] <= dffpipe_qe9:dffpipe18.q[4]
q[5] <= dffpipe_qe9:dffpipe18.q[5]
q[6] <= dffpipe_qe9:dffpipe18.q[6]
q[7] <= dffpipe_qe9:dffpipe18.q[7]
q[8] <= dffpipe_qe9:dffpipe18.q[8]
q[9] <= dffpipe_qe9:dffpipe18.q[9]
q[10] <= dffpipe_qe9:dffpipe18.q[10]


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_qe9:dffpipe18
clock => dffe19a[10].CLK
clock => dffe19a[9].CLK
clock => dffe19a[8].CLK
clock => dffe19a[7].CLK
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[10].ACLR
clrn => dffe19a[9].ACLR
clrn => dffe19a[8].ACLR
clrn => dffe19a[7].ACLR
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
d[7] => dffe19a[7].IN0
d[8] => dffe19a[8].IN0
d[9] => dffe19a[9].IN0
d[10] => dffe19a[10].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe20a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
d[10] => dffe21a[10].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe21a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
d[10] => dffe21a[10].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe21a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_re9:dffpipe22.clock
clrn => dffpipe_re9:dffpipe22.clrn
d[0] => dffpipe_re9:dffpipe22.d[0]
d[1] => dffpipe_re9:dffpipe22.d[1]
d[2] => dffpipe_re9:dffpipe22.d[2]
d[3] => dffpipe_re9:dffpipe22.d[3]
d[4] => dffpipe_re9:dffpipe22.d[4]
d[5] => dffpipe_re9:dffpipe22.d[5]
d[6] => dffpipe_re9:dffpipe22.d[6]
d[7] => dffpipe_re9:dffpipe22.d[7]
d[8] => dffpipe_re9:dffpipe22.d[8]
d[9] => dffpipe_re9:dffpipe22.d[9]
d[10] => dffpipe_re9:dffpipe22.d[10]
q[0] <= dffpipe_re9:dffpipe22.q[0]
q[1] <= dffpipe_re9:dffpipe22.q[1]
q[2] <= dffpipe_re9:dffpipe22.q[2]
q[3] <= dffpipe_re9:dffpipe22.q[3]
q[4] <= dffpipe_re9:dffpipe22.q[4]
q[5] <= dffpipe_re9:dffpipe22.q[5]
q[6] <= dffpipe_re9:dffpipe22.q[6]
q[7] <= dffpipe_re9:dffpipe22.q[7]
q[8] <= dffpipe_re9:dffpipe22.q[8]
q[9] <= dffpipe_re9:dffpipe22.q[9]
q[10] <= dffpipe_re9:dffpipe22.q[10]


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe22
clock => dffe23a[10].CLK
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clock => dffe24a[10].CLK
clock => dffe24a[9].CLK
clock => dffe24a[8].CLK
clock => dffe24a[7].CLK
clock => dffe24a[6].CLK
clock => dffe24a[5].CLK
clock => dffe24a[4].CLK
clock => dffe24a[3].CLK
clock => dffe24a[2].CLK
clock => dffe24a[1].CLK
clock => dffe24a[0].CLK
clrn => dffe23a[10].ACLR
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
clrn => dffe24a[10].ACLR
clrn => dffe24a[9].ACLR
clrn => dffe24a[8].ACLR
clrn => dffe24a[7].ACLR
clrn => dffe24a[6].ACLR
clrn => dffe24a[5].ACLR
clrn => dffe24a[4].ACLR
clrn => dffe24a[3].ACLR
clrn => dffe24a[2].ACLR
clrn => dffe24a[1].ACLR
clrn => dffe24a[0].ACLR
d[0] => dffe23a[0].IN0
d[1] => dffe23a[1].IN0
d[2] => dffe23a[2].IN0
d[3] => dffe23a[3].IN0
d[4] => dffe23a[4].IN0
d[5] => dffe23a[5].IN0
d[6] => dffe23a[6].IN0
d[7] => dffe23a[7].IN0
d[8] => dffe23a[8].IN0
d[9] => dffe23a[9].IN0
d[10] => dffe23a[10].IN0
q[0] <= dffe24a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe24a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe24a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe24a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe24a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe24a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe24a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe24a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe24a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe24a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe24a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|write_fifo:write_fifo_inst|dcfifo:dcfifo_component|dcfifo_prn1:auto_generated|cmpr_636:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_5lj1:auto_generated.data[0]
data[1] => dcfifo_5lj1:auto_generated.data[1]
data[2] => dcfifo_5lj1:auto_generated.data[2]
data[3] => dcfifo_5lj1:auto_generated.data[3]
data[4] => dcfifo_5lj1:auto_generated.data[4]
data[5] => dcfifo_5lj1:auto_generated.data[5]
data[6] => dcfifo_5lj1:auto_generated.data[6]
data[7] => dcfifo_5lj1:auto_generated.data[7]
data[8] => dcfifo_5lj1:auto_generated.data[8]
data[9] => dcfifo_5lj1:auto_generated.data[9]
data[10] => dcfifo_5lj1:auto_generated.data[10]
data[11] => dcfifo_5lj1:auto_generated.data[11]
data[12] => dcfifo_5lj1:auto_generated.data[12]
data[13] => dcfifo_5lj1:auto_generated.data[13]
data[14] => dcfifo_5lj1:auto_generated.data[14]
data[15] => dcfifo_5lj1:auto_generated.data[15]
q[0] <= dcfifo_5lj1:auto_generated.q[0]
q[1] <= dcfifo_5lj1:auto_generated.q[1]
q[2] <= dcfifo_5lj1:auto_generated.q[2]
q[3] <= dcfifo_5lj1:auto_generated.q[3]
q[4] <= dcfifo_5lj1:auto_generated.q[4]
q[5] <= dcfifo_5lj1:auto_generated.q[5]
q[6] <= dcfifo_5lj1:auto_generated.q[6]
q[7] <= dcfifo_5lj1:auto_generated.q[7]
q[8] <= dcfifo_5lj1:auto_generated.q[8]
q[9] <= dcfifo_5lj1:auto_generated.q[9]
q[10] <= dcfifo_5lj1:auto_generated.q[10]
q[11] <= dcfifo_5lj1:auto_generated.q[11]
q[12] <= dcfifo_5lj1:auto_generated.q[12]
q[13] <= dcfifo_5lj1:auto_generated.q[13]
q[14] <= dcfifo_5lj1:auto_generated.q[14]
q[15] <= dcfifo_5lj1:auto_generated.q[15]
rdclk => dcfifo_5lj1:auto_generated.rdclk
rdreq => dcfifo_5lj1:auto_generated.rdreq
wrclk => dcfifo_5lj1:auto_generated.wrclk
wrreq => dcfifo_5lj1:auto_generated.wrreq
aclr => dcfifo_5lj1:auto_generated.aclr
rdempty <= dcfifo_5lj1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_5lj1:auto_generated.wrfull
rdusedw[0] <= dcfifo_5lj1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_5lj1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_5lj1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_5lj1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_5lj1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_5lj1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_5lj1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_5lj1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_5lj1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_5lj1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_5lj1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_5lj1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_5lj1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_5lj1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_5lj1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_5lj1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_5lj1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_5lj1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_5lj1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_5lj1:auto_generated.wrusedw[9]


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated
aclr => a_graycounter_ggc:wrptr_g1p.aclr
aclr => a_graycounter_fgc:wrptr_gp.aclr
aclr => altsyncram_pr61:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_pr61:fifo_ram.data_a[0]
data[1] => altsyncram_pr61:fifo_ram.data_a[1]
data[2] => altsyncram_pr61:fifo_ram.data_a[2]
data[3] => altsyncram_pr61:fifo_ram.data_a[3]
data[4] => altsyncram_pr61:fifo_ram.data_a[4]
data[5] => altsyncram_pr61:fifo_ram.data_a[5]
data[6] => altsyncram_pr61:fifo_ram.data_a[6]
data[7] => altsyncram_pr61:fifo_ram.data_a[7]
data[8] => altsyncram_pr61:fifo_ram.data_a[8]
data[9] => altsyncram_pr61:fifo_ram.data_a[9]
data[10] => altsyncram_pr61:fifo_ram.data_a[10]
data[11] => altsyncram_pr61:fifo_ram.data_a[11]
data[12] => altsyncram_pr61:fifo_ram.data_a[12]
data[13] => altsyncram_pr61:fifo_ram.data_a[13]
data[14] => altsyncram_pr61:fifo_ram.data_a[14]
data[15] => altsyncram_pr61:fifo_ram.data_a[15]
q[0] <= altsyncram_pr61:fifo_ram.q_b[0]
q[1] <= altsyncram_pr61:fifo_ram.q_b[1]
q[2] <= altsyncram_pr61:fifo_ram.q_b[2]
q[3] <= altsyncram_pr61:fifo_ram.q_b[3]
q[4] <= altsyncram_pr61:fifo_ram.q_b[4]
q[5] <= altsyncram_pr61:fifo_ram.q_b[5]
q[6] <= altsyncram_pr61:fifo_ram.q_b[6]
q[7] <= altsyncram_pr61:fifo_ram.q_b[7]
q[8] <= altsyncram_pr61:fifo_ram.q_b[8]
q[9] <= altsyncram_pr61:fifo_ram.q_b[9]
q[10] <= altsyncram_pr61:fifo_ram.q_b[10]
q[11] <= altsyncram_pr61:fifo_ram.q_b[11]
q[12] <= altsyncram_pr61:fifo_ram.q_b[12]
q[13] <= altsyncram_pr61:fifo_ram.q_b[13]
q[14] <= altsyncram_pr61:fifo_ram.q_b[14]
q[15] <= altsyncram_pr61:fifo_ram.q_b[15]
rdclk => a_graycounter_p96:rdptr_g1p.clock
rdclk => altsyncram_pr61:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_lec:rs_brp.clock
rdclk => dffpipe_lec:rs_bwp.clock
rdclk => alt_synch_pipe_tdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ggc:wrptr_g1p.clock
wrclk => a_graycounter_fgc:wrptr_gp.clock
wrclk => altsyncram_pr61:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_1e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_gray2bin_ldb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_p96:rdptr_g1p
aclr => counter7a[10].IN0
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[10].CLK
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_ggc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|a_graycounter_fgc:wrptr_gp
aclr => counter13a[10].IN0
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[10].CLK
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter13a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram
aclr1 => altsyncram_52f1:altsyncram14.aclr1
address_a[0] => altsyncram_52f1:altsyncram14.address_b[0]
address_a[1] => altsyncram_52f1:altsyncram14.address_b[1]
address_a[2] => altsyncram_52f1:altsyncram14.address_b[2]
address_a[3] => altsyncram_52f1:altsyncram14.address_b[3]
address_a[4] => altsyncram_52f1:altsyncram14.address_b[4]
address_a[5] => altsyncram_52f1:altsyncram14.address_b[5]
address_a[6] => altsyncram_52f1:altsyncram14.address_b[6]
address_a[7] => altsyncram_52f1:altsyncram14.address_b[7]
address_a[8] => altsyncram_52f1:altsyncram14.address_b[8]
address_a[9] => altsyncram_52f1:altsyncram14.address_b[9]
address_b[0] => altsyncram_52f1:altsyncram14.address_a[0]
address_b[1] => altsyncram_52f1:altsyncram14.address_a[1]
address_b[2] => altsyncram_52f1:altsyncram14.address_a[2]
address_b[3] => altsyncram_52f1:altsyncram14.address_a[3]
address_b[4] => altsyncram_52f1:altsyncram14.address_a[4]
address_b[5] => altsyncram_52f1:altsyncram14.address_a[5]
address_b[6] => altsyncram_52f1:altsyncram14.address_a[6]
address_b[7] => altsyncram_52f1:altsyncram14.address_a[7]
address_b[8] => altsyncram_52f1:altsyncram14.address_a[8]
address_b[9] => altsyncram_52f1:altsyncram14.address_a[9]
addressstall_b => altsyncram_52f1:altsyncram14.addressstall_a
clock0 => altsyncram_52f1:altsyncram14.clock1
clock1 => altsyncram_52f1:altsyncram14.clock0
clocken1 => altsyncram_52f1:altsyncram14.clocken0
data_a[0] => altsyncram_52f1:altsyncram14.data_b[0]
data_a[1] => altsyncram_52f1:altsyncram14.data_b[1]
data_a[2] => altsyncram_52f1:altsyncram14.data_b[2]
data_a[3] => altsyncram_52f1:altsyncram14.data_b[3]
data_a[4] => altsyncram_52f1:altsyncram14.data_b[4]
data_a[5] => altsyncram_52f1:altsyncram14.data_b[5]
data_a[6] => altsyncram_52f1:altsyncram14.data_b[6]
data_a[7] => altsyncram_52f1:altsyncram14.data_b[7]
data_a[8] => altsyncram_52f1:altsyncram14.data_b[8]
data_a[9] => altsyncram_52f1:altsyncram14.data_b[9]
data_a[10] => altsyncram_52f1:altsyncram14.data_b[10]
data_a[11] => altsyncram_52f1:altsyncram14.data_b[11]
data_a[12] => altsyncram_52f1:altsyncram14.data_b[12]
data_a[13] => altsyncram_52f1:altsyncram14.data_b[13]
data_a[14] => altsyncram_52f1:altsyncram14.data_b[14]
data_a[15] => altsyncram_52f1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_52f1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_52f1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_52f1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_52f1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_52f1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_52f1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_52f1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_52f1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_52f1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_52f1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_52f1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_52f1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_52f1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_52f1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_52f1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_52f1:altsyncram14.q_a[15]
wren_a => altsyncram_52f1:altsyncram14.clocken1
wren_a => altsyncram_52f1:altsyncram14.wren_b


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|altsyncram_pr61:fifo_ram|altsyncram_52f1:altsyncram14
aclr1 => ram_block15a0.CLR1
aclr1 => ram_block15a1.CLR1
aclr1 => ram_block15a2.CLR1
aclr1 => ram_block15a3.CLR1
aclr1 => ram_block15a4.CLR1
aclr1 => ram_block15a5.CLR1
aclr1 => ram_block15a6.CLR1
aclr1 => ram_block15a7.CLR1
aclr1 => ram_block15a8.CLR1
aclr1 => ram_block15a9.CLR1
aclr1 => ram_block15a10.CLR1
aclr1 => ram_block15a11.CLR1
aclr1 => ram_block15a12.CLR1
aclr1 => ram_block15a13.CLR1
aclr1 => ram_block15a14.CLR1
aclr1 => ram_block15a15.CLR1
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_a[9] => ram_block15a0.PORTAADDR9
address_a[9] => ram_block15a1.PORTAADDR9
address_a[9] => ram_block15a2.PORTAADDR9
address_a[9] => ram_block15a3.PORTAADDR9
address_a[9] => ram_block15a4.PORTAADDR9
address_a[9] => ram_block15a5.PORTAADDR9
address_a[9] => ram_block15a6.PORTAADDR9
address_a[9] => ram_block15a7.PORTAADDR9
address_a[9] => ram_block15a8.PORTAADDR9
address_a[9] => ram_block15a9.PORTAADDR9
address_a[9] => ram_block15a10.PORTAADDR9
address_a[9] => ram_block15a11.PORTAADDR9
address_a[9] => ram_block15a12.PORTAADDR9
address_a[9] => ram_block15a13.PORTAADDR9
address_a[9] => ram_block15a14.PORTAADDR9
address_a[9] => ram_block15a15.PORTAADDR9
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
address_b[9] => ram_block15a0.PORTBADDR9
address_b[9] => ram_block15a1.PORTBADDR9
address_b[9] => ram_block15a2.PORTBADDR9
address_b[9] => ram_block15a3.PORTBADDR9
address_b[9] => ram_block15a4.PORTBADDR9
address_b[9] => ram_block15a5.PORTBADDR9
address_b[9] => ram_block15a6.PORTBADDR9
address_b[9] => ram_block15a7.PORTBADDR9
address_b[9] => ram_block15a8.PORTBADDR9
address_b[9] => ram_block15a9.PORTBADDR9
address_b[9] => ram_block15a10.PORTBADDR9
address_b[9] => ram_block15a11.PORTBADDR9
address_b[9] => ram_block15a12.PORTBADDR9
address_b[9] => ram_block15a13.PORTBADDR9
address_b[9] => ram_block15a14.PORTBADDR9
address_b[9] => ram_block15a15.PORTBADDR9
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken0 => ram_block15a0.ENA0
clocken0 => ram_block15a1.ENA0
clocken0 => ram_block15a2.ENA0
clocken0 => ram_block15a3.ENA0
clocken0 => ram_block15a4.ENA0
clocken0 => ram_block15a5.ENA0
clocken0 => ram_block15a6.ENA0
clocken0 => ram_block15a7.ENA0
clocken0 => ram_block15a8.ENA0
clocken0 => ram_block15a9.ENA0
clocken0 => ram_block15a10.ENA0
clocken0 => ram_block15a11.ENA0
clocken0 => ram_block15a12.ENA0
clocken0 => ram_block15a13.ENA0
clocken0 => ram_block15a14.ENA0
clocken0 => ram_block15a15.ENA0
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe16a[0].CLK
clrn => dffe16a[0].ACLR
d[0] => dffe16a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_lec:rs_brp
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_lec:rs_bwp
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp
clock => dffpipe_se9:dffpipe5.clock
clrn => dffpipe_se9:dffpipe5.clrn
d[0] => dffpipe_se9:dffpipe5.d[0]
d[1] => dffpipe_se9:dffpipe5.d[1]
d[2] => dffpipe_se9:dffpipe5.d[2]
d[3] => dffpipe_se9:dffpipe5.d[3]
d[4] => dffpipe_se9:dffpipe5.d[4]
d[5] => dffpipe_se9:dffpipe5.d[5]
d[6] => dffpipe_se9:dffpipe5.d[6]
d[7] => dffpipe_se9:dffpipe5.d[7]
d[8] => dffpipe_se9:dffpipe5.d[8]
d[9] => dffpipe_se9:dffpipe5.d[9]
d[10] => dffpipe_se9:dffpipe5.d[10]
q[0] <= dffpipe_se9:dffpipe5.q[0]
q[1] <= dffpipe_se9:dffpipe5.q[1]
q[2] <= dffpipe_se9:dffpipe5.q[2]
q[3] <= dffpipe_se9:dffpipe5.q[3]
q[4] <= dffpipe_se9:dffpipe5.q[4]
q[5] <= dffpipe_se9:dffpipe5.q[5]
q[6] <= dffpipe_se9:dffpipe5.q[6]
q[7] <= dffpipe_se9:dffpipe5.q[7]
q[8] <= dffpipe_se9:dffpipe5.q[8]
q[9] <= dffpipe_se9:dffpipe5.q[9]
q[10] <= dffpipe_se9:dffpipe5.q[10]


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_tdb:rs_dgwp|dffpipe_se9:dffpipe5
clock => dffe6a[10].CLK
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[10].ACLR
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[10].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
d[10] => dffe6a[10].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
d[10] => dffe21a[10].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe21a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe21a[10].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe21a[10].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe21a[0].IN0
d[1] => dffe21a[1].IN0
d[2] => dffe21a[2].IN0
d[3] => dffe21a[3].IN0
d[4] => dffe21a[4].IN0
d[5] => dffe21a[5].IN0
d[6] => dffe21a[6].IN0
d[7] => dffe21a[7].IN0
d[8] => dffe21a[8].IN0
d[9] => dffe21a[9].IN0
d[10] => dffe21a[10].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe21a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp
clock => dffpipe_te9:dffpipe8.clock
clrn => dffpipe_te9:dffpipe8.clrn
d[0] => dffpipe_te9:dffpipe8.d[0]
d[1] => dffpipe_te9:dffpipe8.d[1]
d[2] => dffpipe_te9:dffpipe8.d[2]
d[3] => dffpipe_te9:dffpipe8.d[3]
d[4] => dffpipe_te9:dffpipe8.d[4]
d[5] => dffpipe_te9:dffpipe8.d[5]
d[6] => dffpipe_te9:dffpipe8.d[6]
d[7] => dffpipe_te9:dffpipe8.d[7]
d[8] => dffpipe_te9:dffpipe8.d[8]
d[9] => dffpipe_te9:dffpipe8.d[9]
d[10] => dffpipe_te9:dffpipe8.d[10]
q[0] <= dffpipe_te9:dffpipe8.q[0]
q[1] <= dffpipe_te9:dffpipe8.q[1]
q[2] <= dffpipe_te9:dffpipe8.q[2]
q[3] <= dffpipe_te9:dffpipe8.q[3]
q[4] <= dffpipe_te9:dffpipe8.q[4]
q[5] <= dffpipe_te9:dffpipe8.q[5]
q[6] <= dffpipe_te9:dffpipe8.q[6]
q[7] <= dffpipe_te9:dffpipe8.q[7]
q[8] <= dffpipe_te9:dffpipe8.q[8]
q[9] <= dffpipe_te9:dffpipe8.q[9]
q[10] <= dffpipe_te9:dffpipe8.q[10]


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_te9:dffpipe8
clock => dffe10a[10].CLK
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[10].ACLR
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[10].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
d[10] => dffe9a[10].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe10a[10].DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|cmpr_636:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_fifo_ctrl:fifo_ctrl_inst|read_fifo:read_fifo_inst|dcfifo:dcfifo_component|dcfifo_5lj1:auto_generated|cmpr_636:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst
sys_clk => sys_clk.IN5
sys_rst_n => sys_rst_n.IN5
init_end <= init_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_data_in[0] => sdram_data_in[0].IN1
sdram_data_in[1] => sdram_data_in[1].IN1
sdram_data_in[2] => sdram_data_in[2].IN1
sdram_data_in[3] => sdram_data_in[3].IN1
sdram_data_in[4] => sdram_data_in[4].IN1
sdram_data_in[5] => sdram_data_in[5].IN1
sdram_data_in[6] => sdram_data_in[6].IN1
sdram_data_in[7] => sdram_data_in[7].IN1
sdram_data_in[8] => sdram_data_in[8].IN1
sdram_data_in[9] => sdram_data_in[9].IN1
sdram_data_in[10] => sdram_data_in[10].IN1
sdram_data_in[11] => sdram_data_in[11].IN1
sdram_data_in[12] => sdram_data_in[12].IN1
sdram_data_in[13] => sdram_data_in[13].IN1
sdram_data_in[14] => sdram_data_in[14].IN1
sdram_data_in[15] => sdram_data_in[15].IN1
WR_BURST_LEN[0] => WR_BURST_LEN[0].IN2
WR_BURST_LEN[1] => WR_BURST_LEN[1].IN2
WR_BURST_LEN[2] => WR_BURST_LEN[2].IN2
WR_BURST_LEN[3] => WR_BURST_LEN[3].IN2
WR_BURST_LEN[4] => WR_BURST_LEN[4].IN2
WR_BURST_LEN[5] => WR_BURST_LEN[5].IN2
WR_BURST_LEN[6] => WR_BURST_LEN[6].IN2
WR_BURST_LEN[7] => WR_BURST_LEN[7].IN2
WR_BURST_LEN[8] => WR_BURST_LEN[8].IN2
WR_BURST_LEN[9] => WR_BURST_LEN[9].IN2
sdram_wr_req => sdram_wr_req.IN1
sdram_wr_addr[0] => sdram_wr_addr[0].IN1
sdram_wr_addr[1] => sdram_wr_addr[1].IN1
sdram_wr_addr[2] => sdram_wr_addr[2].IN1
sdram_wr_addr[3] => sdram_wr_addr[3].IN1
sdram_wr_addr[4] => sdram_wr_addr[4].IN1
sdram_wr_addr[5] => sdram_wr_addr[5].IN1
sdram_wr_addr[6] => sdram_wr_addr[6].IN1
sdram_wr_addr[7] => sdram_wr_addr[7].IN1
sdram_wr_addr[8] => sdram_wr_addr[8].IN1
sdram_wr_addr[9] => sdram_wr_addr[9].IN1
sdram_wr_addr[10] => sdram_wr_addr[10].IN1
sdram_wr_addr[11] => sdram_wr_addr[11].IN1
sdram_wr_addr[12] => sdram_wr_addr[12].IN1
sdram_wr_addr[13] => sdram_wr_addr[13].IN1
sdram_wr_addr[14] => sdram_wr_addr[14].IN1
sdram_wr_addr[15] => sdram_wr_addr[15].IN1
sdram_wr_addr[16] => sdram_wr_addr[16].IN1
sdram_wr_addr[17] => sdram_wr_addr[17].IN1
sdram_wr_addr[18] => sdram_wr_addr[18].IN1
sdram_wr_addr[19] => sdram_wr_addr[19].IN1
sdram_wr_addr[20] => sdram_wr_addr[20].IN1
sdram_wr_addr[21] => sdram_wr_addr[21].IN1
sdram_wr_addr[22] => sdram_wr_addr[22].IN1
sdram_wr_ack <= sdram_pro_write:U_sdram_pro_write.wr_ack
sdram_wr_end <= wr_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_end <= rd_end.DB_MAX_OUTPUT_PORT_TYPE
sdram_rd_req => sdram_rd_req.IN1
RD_BURST_LEN[0] => ~NO_FANOUT~
RD_BURST_LEN[1] => ~NO_FANOUT~
RD_BURST_LEN[2] => ~NO_FANOUT~
RD_BURST_LEN[3] => ~NO_FANOUT~
RD_BURST_LEN[4] => ~NO_FANOUT~
RD_BURST_LEN[5] => ~NO_FANOUT~
RD_BURST_LEN[6] => ~NO_FANOUT~
RD_BURST_LEN[7] => ~NO_FANOUT~
RD_BURST_LEN[8] => ~NO_FANOUT~
RD_BURST_LEN[9] => ~NO_FANOUT~
sdram_rd_addr[0] => sdram_rd_addr[0].IN1
sdram_rd_addr[1] => sdram_rd_addr[1].IN1
sdram_rd_addr[2] => sdram_rd_addr[2].IN1
sdram_rd_addr[3] => sdram_rd_addr[3].IN1
sdram_rd_addr[4] => sdram_rd_addr[4].IN1
sdram_rd_addr[5] => sdram_rd_addr[5].IN1
sdram_rd_addr[6] => sdram_rd_addr[6].IN1
sdram_rd_addr[7] => sdram_rd_addr[7].IN1
sdram_rd_addr[8] => sdram_rd_addr[8].IN1
sdram_rd_addr[9] => sdram_rd_addr[9].IN1
sdram_rd_addr[10] => sdram_rd_addr[10].IN1
sdram_rd_addr[11] => sdram_rd_addr[11].IN1
sdram_rd_addr[12] => sdram_rd_addr[12].IN1
sdram_rd_addr[13] => sdram_rd_addr[13].IN1
sdram_rd_addr[14] => sdram_rd_addr[14].IN1
sdram_rd_addr[15] => sdram_rd_addr[15].IN1
sdram_rd_addr[16] => sdram_rd_addr[16].IN1
sdram_rd_addr[17] => sdram_rd_addr[17].IN1
sdram_rd_addr[18] => sdram_rd_addr[18].IN1
sdram_rd_addr[19] => sdram_rd_addr[19].IN1
sdram_rd_addr[20] => sdram_rd_addr[20].IN1
sdram_rd_addr[21] => sdram_rd_addr[21].IN1
sdram_rd_addr[22] => sdram_rd_addr[22].IN1
sdram_data_out[0] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[1] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[2] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[3] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[4] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[5] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[6] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[7] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[8] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[9] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[10] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[11] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[12] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[13] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[14] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_data_out[15] <= sdram_pro_read:U_sdram_pro_read.rd_data_out
sdram_rd_ack <= sdram_pro_read:U_sdram_pro_read.rd_ack
sdram_cke <= sdram_pro_arbit:U_sdram_pro_arbit.sdram_cke
sdram_cmd[0] <= sdram_cmd.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[1] <= sdram_cmd.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[2] <= sdram_cmd.DB_MAX_OUTPUT_PORT_TYPE
sdram_cmd[3] <= sdram_cmd.DB_MAX_OUTPUT_PORT_TYPE
sdram_bank[0] <= sdram_bank.DB_MAX_OUTPUT_PORT_TYPE
sdram_bank[1] <= sdram_bank.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[0] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[1] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[2] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[3] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[4] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[5] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[6] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[7] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[8] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[9] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[10] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_addr[11] <= sdram_addr.DB_MAX_OUTPUT_PORT_TYPE
sdram_dq[0] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[0] <> sdram_dq[0]
sdram_dq[1] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[1] <> sdram_dq[1]
sdram_dq[2] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[2] <> sdram_dq[2]
sdram_dq[3] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[3] <> sdram_dq[3]
sdram_dq[4] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[4] <> sdram_dq[4]
sdram_dq[5] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[5] <> sdram_dq[5]
sdram_dq[6] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[6] <> sdram_dq[6]
sdram_dq[7] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[7] <> sdram_dq[7]
sdram_dq[8] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[8] <> sdram_dq[8]
sdram_dq[9] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[9] <> sdram_dq[9]
sdram_dq[10] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[10] <> sdram_dq[10]
sdram_dq[11] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[11] <> sdram_dq[11]
sdram_dq[12] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[12] <> sdram_dq[12]
sdram_dq[13] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[13] <> sdram_dq[13]
sdram_dq[14] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[14] <> sdram_dq[14]
sdram_dq[15] <> sdram_pro_read:U_sdram_pro_read.rd_sdram_data
sdram_dq[15] <> sdram_dq[15]


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_arbit:U_sdram_pro_arbit
sys_clk => rd_en~reg0.CLK
sys_clk => wr_en~reg0.CLK
sys_clk => atref_en~reg0.CLK
sys_clk => cur_state[0]~reg0.CLK
sys_clk => cur_state[1]~reg0.CLK
sys_clk => cur_state[2]~reg0.CLK
sys_rst_n => rd_en~reg0.ACLR
sys_rst_n => wr_en~reg0.ACLR
sys_rst_n => atref_en~reg0.ACLR
sys_rst_n => cur_state[0]~reg0.ACLR
sys_rst_n => cur_state[1]~reg0.ACLR
sys_rst_n => cur_state[2]~reg0.ACLR
init_cmd[0] => ~NO_FANOUT~
init_cmd[1] => ~NO_FANOUT~
init_cmd[2] => ~NO_FANOUT~
init_cmd[3] => ~NO_FANOUT~
init_end => Mux2.IN5
init_bank[0] => ~NO_FANOUT~
init_bank[1] => ~NO_FANOUT~
init_addr[0] => ~NO_FANOUT~
init_addr[1] => ~NO_FANOUT~
init_addr[2] => ~NO_FANOUT~
init_addr[3] => ~NO_FANOUT~
init_addr[4] => ~NO_FANOUT~
init_addr[5] => ~NO_FANOUT~
init_addr[6] => ~NO_FANOUT~
init_addr[7] => ~NO_FANOUT~
init_addr[8] => ~NO_FANOUT~
init_addr[9] => ~NO_FANOUT~
init_addr[10] => ~NO_FANOUT~
init_addr[11] => ~NO_FANOUT~
atref_req => always1.IN0
atref_req => always1.IN0
atref_req => always1.IN0
atref_req => always1.IN0
atref_req => always1.IN0
atref_end => Mux2.IN6
atref_end => Mux1.IN6
atref_cmd[0] => ~NO_FANOUT~
atref_cmd[1] => ~NO_FANOUT~
atref_cmd[2] => ~NO_FANOUT~
atref_cmd[3] => ~NO_FANOUT~
atref_bank[0] => ~NO_FANOUT~
atref_bank[1] => ~NO_FANOUT~
atref_addr[0] => ~NO_FANOUT~
atref_addr[1] => ~NO_FANOUT~
atref_addr[2] => ~NO_FANOUT~
atref_addr[3] => ~NO_FANOUT~
atref_addr[4] => ~NO_FANOUT~
atref_addr[5] => ~NO_FANOUT~
atref_addr[6] => ~NO_FANOUT~
atref_addr[7] => ~NO_FANOUT~
atref_addr[8] => ~NO_FANOUT~
atref_addr[9] => ~NO_FANOUT~
atref_addr[10] => ~NO_FANOUT~
atref_addr[11] => ~NO_FANOUT~
wr_req => always1.IN1
wr_req => always1.IN1
wr_bank[0] => ~NO_FANOUT~
wr_bank[1] => ~NO_FANOUT~
wr_end => always1.IN1
wr_end => Mux1.IN7
wr_cmd[0] => ~NO_FANOUT~
wr_cmd[1] => ~NO_FANOUT~
wr_cmd[2] => ~NO_FANOUT~
wr_cmd[3] => ~NO_FANOUT~
wr_addr[0] => ~NO_FANOUT~
wr_addr[1] => ~NO_FANOUT~
wr_addr[2] => ~NO_FANOUT~
wr_addr[3] => ~NO_FANOUT~
wr_addr[4] => ~NO_FANOUT~
wr_addr[5] => ~NO_FANOUT~
wr_addr[6] => ~NO_FANOUT~
wr_addr[7] => ~NO_FANOUT~
wr_addr[8] => ~NO_FANOUT~
wr_addr[9] => ~NO_FANOUT~
wr_addr[10] => ~NO_FANOUT~
wr_addr[11] => ~NO_FANOUT~
rd_req => always1.IN1
rd_req => always1.IN1
rd_end => always1.IN1
rd_end => Mux2.IN7
rd_end => Mux0.IN7
rd_cmd[0] => ~NO_FANOUT~
rd_cmd[1] => ~NO_FANOUT~
rd_cmd[2] => ~NO_FANOUT~
rd_cmd[3] => ~NO_FANOUT~
rd_addr[0] => ~NO_FANOUT~
rd_addr[1] => ~NO_FANOUT~
rd_addr[2] => ~NO_FANOUT~
rd_addr[3] => ~NO_FANOUT~
rd_addr[4] => ~NO_FANOUT~
rd_addr[5] => ~NO_FANOUT~
rd_addr[6] => ~NO_FANOUT~
rd_addr[7] => ~NO_FANOUT~
rd_addr[8] => ~NO_FANOUT~
rd_addr[9] => ~NO_FANOUT~
rd_addr[10] => ~NO_FANOUT~
rd_addr[11] => ~NO_FANOUT~
rd_bank[0] => ~NO_FANOUT~
rd_bank[1] => ~NO_FANOUT~
atref_en <= atref_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_en <= wr_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en <= rd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
sdram_cke <= <VCC>
cur_state[0] <= cur_state[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_state[1] <= cur_state[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cur_state[2] <= cur_state[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_state[0] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
next_state[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
next_state[2] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_init:U_sdram_pro_init
sys_clk => init_end~reg0.CLK
sys_clk => init_bank[0]~reg0.CLK
sys_clk => init_bank[1]~reg0.CLK
sys_clk => init_addr[0]~reg0.CLK
sys_clk => init_addr[1]~reg0.CLK
sys_clk => init_addr[2]~reg0.CLK
sys_clk => init_addr[3]~reg0.CLK
sys_clk => init_addr[4]~reg0.CLK
sys_clk => init_addr[5]~reg0.CLK
sys_clk => init_addr[6]~reg0.CLK
sys_clk => init_addr[7]~reg0.CLK
sys_clk => init_addr[8]~reg0.CLK
sys_clk => init_addr[9]~reg0.CLK
sys_clk => init_addr[10]~reg0.CLK
sys_clk => init_addr[11]~reg0.CLK
sys_clk => init_cmd[0]~reg0.CLK
sys_clk => init_cmd[1]~reg0.CLK
sys_clk => init_cmd[2]~reg0.CLK
sys_clk => init_cmd[3]~reg0.CLK
sys_clk => cnt_trc[0].CLK
sys_clk => cnt_trc[1].CLK
sys_clk => cnt_trp[0].CLK
sys_clk => cnt_trp[1].CLK
sys_clk => cnt_wait_200us[0].CLK
sys_clk => cnt_wait_200us[1].CLK
sys_clk => cnt_wait_200us[2].CLK
sys_clk => cnt_wait_200us[3].CLK
sys_clk => cnt_wait_200us[4].CLK
sys_clk => cnt_wait_200us[5].CLK
sys_clk => cnt_wait_200us[6].CLK
sys_clk => cnt_wait_200us[7].CLK
sys_clk => cnt_wait_200us[8].CLK
sys_clk => cnt_wait_200us[9].CLK
sys_clk => cnt_wait_200us[10].CLK
sys_clk => cnt_wait_200us[11].CLK
sys_clk => cnt_wait_200us[12].CLK
sys_clk => cnt_wait_200us[13].CLK
sys_clk => cur_state~1.DATAIN
sys_rst_n => init_end~reg0.ACLR
sys_rst_n => init_bank[0]~reg0.PRESET
sys_rst_n => init_bank[1]~reg0.PRESET
sys_rst_n => init_addr[0]~reg0.PRESET
sys_rst_n => init_addr[1]~reg0.PRESET
sys_rst_n => init_addr[2]~reg0.PRESET
sys_rst_n => init_addr[3]~reg0.PRESET
sys_rst_n => init_addr[4]~reg0.PRESET
sys_rst_n => init_addr[5]~reg0.PRESET
sys_rst_n => init_addr[6]~reg0.PRESET
sys_rst_n => init_addr[7]~reg0.PRESET
sys_rst_n => init_addr[8]~reg0.PRESET
sys_rst_n => init_addr[9]~reg0.PRESET
sys_rst_n => init_addr[10]~reg0.PRESET
sys_rst_n => init_addr[11]~reg0.PRESET
sys_rst_n => init_cmd[0]~reg0.PRESET
sys_rst_n => init_cmd[1]~reg0.PRESET
sys_rst_n => init_cmd[2]~reg0.PRESET
sys_rst_n => init_cmd[3]~reg0.ACLR
sys_rst_n => cnt_wait_200us[0].ACLR
sys_rst_n => cnt_wait_200us[1].ACLR
sys_rst_n => cnt_wait_200us[2].ACLR
sys_rst_n => cnt_wait_200us[3].ACLR
sys_rst_n => cnt_wait_200us[4].ACLR
sys_rst_n => cnt_wait_200us[5].ACLR
sys_rst_n => cnt_wait_200us[6].ACLR
sys_rst_n => cnt_wait_200us[7].ACLR
sys_rst_n => cnt_wait_200us[8].ACLR
sys_rst_n => cnt_wait_200us[9].ACLR
sys_rst_n => cnt_wait_200us[10].ACLR
sys_rst_n => cnt_wait_200us[11].ACLR
sys_rst_n => cnt_wait_200us[12].ACLR
sys_rst_n => cnt_wait_200us[13].ACLR
sys_rst_n => cnt_trp[0].ACLR
sys_rst_n => cnt_trp[1].ACLR
sys_rst_n => cnt_trc[0].ACLR
sys_rst_n => cnt_trc[1].ACLR
sys_rst_n => cur_state~3.DATAIN
init_cmd[0] <= init_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[1] <= init_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[2] <= init_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_cmd[3] <= init_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[0] <= init_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[1] <= init_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[2] <= init_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[3] <= init_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[4] <= init_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[5] <= init_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[6] <= init_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[7] <= init_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[8] <= init_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[9] <= init_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[10] <= init_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_addr[11] <= init_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_bank[0] <= init_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_bank[1] <= init_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
init_end <= init_end~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_autorefresh:U_sdram_pro_autorefresh
sys_clk => atref_end~reg0.CLK
sys_clk => atref_addr[0]~reg0.CLK
sys_clk => atref_addr[1]~reg0.CLK
sys_clk => atref_addr[2]~reg0.CLK
sys_clk => atref_addr[3]~reg0.CLK
sys_clk => atref_addr[4]~reg0.CLK
sys_clk => atref_addr[5]~reg0.CLK
sys_clk => atref_addr[6]~reg0.CLK
sys_clk => atref_addr[7]~reg0.CLK
sys_clk => atref_addr[8]~reg0.CLK
sys_clk => atref_addr[9]~reg0.CLK
sys_clk => atref_addr[10]~reg0.CLK
sys_clk => atref_addr[11]~reg0.CLK
sys_clk => atref_bank[0]~reg0.CLK
sys_clk => atref_bank[1]~reg0.CLK
sys_clk => atref_cmd[0]~reg0.CLK
sys_clk => atref_cmd[1]~reg0.CLK
sys_clk => atref_cmd[2]~reg0.CLK
sys_clk => atref_cmd[3]~reg0.CLK
sys_clk => atref_req~reg0.CLK
sys_clk => cnt_trc[0].CLK
sys_clk => cnt_trc[1].CLK
sys_clk => cnt_trp[0].CLK
sys_clk => cnt_trp[1].CLK
sys_clk => cnt_15us[0].CLK
sys_clk => cnt_15us[1].CLK
sys_clk => cnt_15us[2].CLK
sys_clk => cnt_15us[3].CLK
sys_clk => cnt_15us[4].CLK
sys_clk => cnt_15us[5].CLK
sys_clk => cnt_15us[6].CLK
sys_clk => cnt_15us[7].CLK
sys_clk => cnt_15us[8].CLK
sys_clk => cnt_15us[9].CLK
sys_clk => cur_state~1.DATAIN
sys_rst_n => atref_end~reg0.ACLR
sys_rst_n => atref_addr[0]~reg0.PRESET
sys_rst_n => atref_addr[1]~reg0.PRESET
sys_rst_n => atref_addr[2]~reg0.PRESET
sys_rst_n => atref_addr[3]~reg0.PRESET
sys_rst_n => atref_addr[4]~reg0.PRESET
sys_rst_n => atref_addr[5]~reg0.PRESET
sys_rst_n => atref_addr[6]~reg0.PRESET
sys_rst_n => atref_addr[7]~reg0.PRESET
sys_rst_n => atref_addr[8]~reg0.PRESET
sys_rst_n => atref_addr[9]~reg0.PRESET
sys_rst_n => atref_addr[10]~reg0.PRESET
sys_rst_n => atref_addr[11]~reg0.PRESET
sys_rst_n => atref_bank[0]~reg0.PRESET
sys_rst_n => atref_bank[1]~reg0.PRESET
sys_rst_n => atref_cmd[0]~reg0.PRESET
sys_rst_n => atref_cmd[1]~reg0.PRESET
sys_rst_n => atref_cmd[2]~reg0.PRESET
sys_rst_n => atref_cmd[3]~reg0.ACLR
sys_rst_n => atref_req~reg0.ACLR
sys_rst_n => cnt_15us[0].ACLR
sys_rst_n => cnt_15us[1].ACLR
sys_rst_n => cnt_15us[2].ACLR
sys_rst_n => cnt_15us[3].ACLR
sys_rst_n => cnt_15us[4].ACLR
sys_rst_n => cnt_15us[5].ACLR
sys_rst_n => cnt_15us[6].ACLR
sys_rst_n => cnt_15us[7].ACLR
sys_rst_n => cnt_15us[8].ACLR
sys_rst_n => cnt_15us[9].ACLR
sys_rst_n => cnt_trp[0].ACLR
sys_rst_n => cnt_trp[1].ACLR
sys_rst_n => cnt_trc[0].ACLR
sys_rst_n => cnt_trc[1].ACLR
sys_rst_n => cur_state~3.DATAIN
init_end => cnt_15us[9].ENA
init_end => cnt_15us[8].ENA
init_end => cnt_15us[7].ENA
init_end => cnt_15us[6].ENA
init_end => cnt_15us[5].ENA
init_end => cnt_15us[4].ENA
init_end => cnt_15us[3].ENA
init_end => cnt_15us[2].ENA
init_end => cnt_15us[1].ENA
init_end => cnt_15us[0].ENA
atref_cmd[0] <= atref_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_cmd[1] <= atref_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_cmd[2] <= atref_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_cmd[3] <= atref_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_bank[0] <= atref_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_bank[1] <= atref_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[0] <= atref_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[1] <= atref_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[2] <= atref_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[3] <= atref_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[4] <= atref_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[5] <= atref_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[6] <= atref_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[7] <= atref_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[8] <= atref_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[9] <= atref_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[10] <= atref_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_addr[11] <= atref_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_end <= atref_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
atref_en => Selector1.IN3
atref_en => Selector0.IN1
atref_req <= atref_req~reg0.DB_MAX_OUTPUT_PORT_TYPE


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_write:U_sdram_pro_write
sys_clk => wr_end~reg0.CLK
sys_clk => wr_sdram_bank[0]~reg0.CLK
sys_clk => wr_sdram_bank[1]~reg0.CLK
sys_clk => wr_sdram_addr[0]~reg0.CLK
sys_clk => wr_sdram_addr[1]~reg0.CLK
sys_clk => wr_sdram_addr[2]~reg0.CLK
sys_clk => wr_sdram_addr[3]~reg0.CLK
sys_clk => wr_sdram_addr[4]~reg0.CLK
sys_clk => wr_sdram_addr[5]~reg0.CLK
sys_clk => wr_sdram_addr[6]~reg0.CLK
sys_clk => wr_sdram_addr[7]~reg0.CLK
sys_clk => wr_sdram_addr[8]~reg0.CLK
sys_clk => wr_sdram_addr[9]~reg0.CLK
sys_clk => wr_sdram_addr[10]~reg0.CLK
sys_clk => wr_sdram_addr[11]~reg0.CLK
sys_clk => wr_sdram_cmd[0]~reg0.CLK
sys_clk => wr_sdram_cmd[1]~reg0.CLK
sys_clk => wr_sdram_cmd[2]~reg0.CLK
sys_clk => wr_sdram_cmd[3]~reg0.CLK
sys_clk => cnt_burst[0].CLK
sys_clk => cnt_burst[1].CLK
sys_clk => cnt_burst[2].CLK
sys_clk => cnt_burst[3].CLK
sys_clk => cnt_burst[4].CLK
sys_clk => cnt_burst[5].CLK
sys_clk => cnt_burst[6].CLK
sys_clk => cnt_burst[7].CLK
sys_clk => cnt_burst[8].CLK
sys_clk => cnt_burst[9].CLK
sys_clk => cnt_trp[0].CLK
sys_clk => cnt_trp[1].CLK
sys_clk => cnt_trc[0].CLK
sys_clk => cnt_trc[1].CLK
sys_clk => wr_sdram_en~reg0.CLK
sys_clk => cur_state~1.DATAIN
sys_rst_n => wr_end~reg0.ACLR
sys_rst_n => wr_sdram_bank[0]~reg0.PRESET
sys_rst_n => wr_sdram_bank[1]~reg0.PRESET
sys_rst_n => wr_sdram_addr[0]~reg0.PRESET
sys_rst_n => wr_sdram_addr[1]~reg0.PRESET
sys_rst_n => wr_sdram_addr[2]~reg0.PRESET
sys_rst_n => wr_sdram_addr[3]~reg0.PRESET
sys_rst_n => wr_sdram_addr[4]~reg0.PRESET
sys_rst_n => wr_sdram_addr[5]~reg0.PRESET
sys_rst_n => wr_sdram_addr[6]~reg0.PRESET
sys_rst_n => wr_sdram_addr[7]~reg0.PRESET
sys_rst_n => wr_sdram_addr[8]~reg0.PRESET
sys_rst_n => wr_sdram_addr[9]~reg0.PRESET
sys_rst_n => wr_sdram_addr[10]~reg0.PRESET
sys_rst_n => wr_sdram_addr[11]~reg0.PRESET
sys_rst_n => wr_sdram_cmd[0]~reg0.PRESET
sys_rst_n => wr_sdram_cmd[1]~reg0.PRESET
sys_rst_n => wr_sdram_cmd[2]~reg0.PRESET
sys_rst_n => wr_sdram_cmd[3]~reg0.ACLR
sys_rst_n => wr_sdram_en~reg0.ACLR
sys_rst_n => cnt_trc[0].ACLR
sys_rst_n => cnt_trc[1].ACLR
sys_rst_n => cnt_trp[0].ACLR
sys_rst_n => cnt_trp[1].ACLR
sys_rst_n => cnt_burst[0].ACLR
sys_rst_n => cnt_burst[1].ACLR
sys_rst_n => cnt_burst[2].ACLR
sys_rst_n => cnt_burst[3].ACLR
sys_rst_n => cnt_burst[4].ACLR
sys_rst_n => cnt_burst[5].ACLR
sys_rst_n => cnt_burst[6].ACLR
sys_rst_n => cnt_burst[7].ACLR
sys_rst_n => cnt_burst[8].ACLR
sys_rst_n => cnt_burst[9].ACLR
sys_rst_n => cur_state~3.DATAIN
wr_burst_len[0] => LessThan0.IN54
wr_burst_len[0] => Add4.IN16
wr_burst_len[1] => Add0.IN14
wr_burst_len[1] => Add4.IN15
wr_burst_len[2] => Add0.IN13
wr_burst_len[2] => Add4.IN14
wr_burst_len[3] => Add0.IN12
wr_burst_len[3] => Add4.IN13
wr_burst_len[4] => Add0.IN11
wr_burst_len[4] => Add4.IN12
wr_burst_len[5] => Add0.IN10
wr_burst_len[5] => Add4.IN11
wr_burst_len[6] => Add0.IN9
wr_burst_len[6] => Add4.IN10
wr_burst_len[7] => Add0.IN8
wr_burst_len[7] => Add4.IN9
wr_data[0] => wr_sdram_data.DATAB
wr_data[1] => wr_sdram_data.DATAB
wr_data[2] => wr_sdram_data.DATAB
wr_data[3] => wr_sdram_data.DATAB
wr_data[4] => wr_sdram_data.DATAB
wr_data[5] => wr_sdram_data.DATAB
wr_data[6] => wr_sdram_data.DATAB
wr_data[7] => wr_sdram_data.DATAB
wr_data[8] => wr_sdram_data.DATAB
wr_data[9] => wr_sdram_data.DATAB
wr_data[10] => wr_sdram_data.DATAB
wr_data[11] => wr_sdram_data.DATAB
wr_data[12] => wr_sdram_data.DATAB
wr_data[13] => wr_sdram_data.DATAB
wr_data[14] => wr_sdram_data.DATAB
wr_data[15] => wr_sdram_data.DATAB
wr_addr[0] => Selector17.IN3
wr_addr[1] => Selector16.IN3
wr_addr[2] => Selector15.IN3
wr_addr[3] => Selector14.IN3
wr_addr[4] => Selector13.IN3
wr_addr[5] => Selector12.IN3
wr_addr[6] => Selector11.IN3
wr_addr[7] => Selector10.IN3
wr_addr[8] => Selector9.IN3
wr_addr[9] => Selector17.IN2
wr_addr[10] => Selector16.IN2
wr_addr[11] => Selector15.IN2
wr_addr[12] => Selector14.IN2
wr_addr[13] => Selector13.IN2
wr_addr[14] => Selector12.IN2
wr_addr[15] => Selector11.IN2
wr_addr[16] => Selector10.IN2
wr_addr[17] => Selector9.IN2
wr_addr[18] => Selector8.IN3
wr_addr[19] => Selector7.IN3
wr_addr[20] => Selector6.IN3
wr_addr[21] => wr_sdram_bank.DATAB
wr_addr[22] => wr_sdram_bank.DATAB
init_end => always5.IN0
wr_sdram_cmd[0] <= wr_sdram_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_cmd[1] <= wr_sdram_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_cmd[2] <= wr_sdram_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_cmd[3] <= wr_sdram_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[0] <= wr_sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[1] <= wr_sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[2] <= wr_sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[3] <= wr_sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[4] <= wr_sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[5] <= wr_sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[6] <= wr_sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[7] <= wr_sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[8] <= wr_sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[9] <= wr_sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[10] <= wr_sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_addr[11] <= wr_sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_bank[0] <= wr_sdram_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_bank[1] <= wr_sdram_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_end <= wr_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_ack <= wr_ack.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[0] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[1] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[2] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[3] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[4] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[5] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[6] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[7] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[8] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[9] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[10] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[11] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[12] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[13] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[14] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_data[15] <= wr_sdram_data.DB_MAX_OUTPUT_PORT_TYPE
wr_sdram_en <= wr_sdram_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
wr_en => always5.IN1
wr_en => Selector0.IN3
wr_en => Selector4.IN1


|sdram_pro_axi_top|sdram_pro_top:u_sdram_pro_top|sdram_pro_sdram_ctrl:sdram_ctrl_inst|sdram_pro_read:U_sdram_pro_read
sys_clk => rd_data_valid~reg0.CLK
sys_clk => rd_data_out[0]~reg0.CLK
sys_clk => rd_data_out[0]~en.CLK
sys_clk => rd_data_out[1]~reg0.CLK
sys_clk => rd_data_out[1]~en.CLK
sys_clk => rd_data_out[2]~reg0.CLK
sys_clk => rd_data_out[2]~en.CLK
sys_clk => rd_data_out[3]~reg0.CLK
sys_clk => rd_data_out[3]~en.CLK
sys_clk => rd_data_out[4]~reg0.CLK
sys_clk => rd_data_out[4]~en.CLK
sys_clk => rd_data_out[5]~reg0.CLK
sys_clk => rd_data_out[5]~en.CLK
sys_clk => rd_data_out[6]~reg0.CLK
sys_clk => rd_data_out[6]~en.CLK
sys_clk => rd_data_out[7]~reg0.CLK
sys_clk => rd_data_out[7]~en.CLK
sys_clk => rd_data_out[8]~reg0.CLK
sys_clk => rd_data_out[8]~en.CLK
sys_clk => rd_data_out[9]~reg0.CLK
sys_clk => rd_data_out[9]~en.CLK
sys_clk => rd_data_out[10]~reg0.CLK
sys_clk => rd_data_out[10]~en.CLK
sys_clk => rd_data_out[11]~reg0.CLK
sys_clk => rd_data_out[11]~en.CLK
sys_clk => rd_data_out[12]~reg0.CLK
sys_clk => rd_data_out[12]~en.CLK
sys_clk => rd_data_out[13]~reg0.CLK
sys_clk => rd_data_out[13]~en.CLK
sys_clk => rd_data_out[14]~reg0.CLK
sys_clk => rd_data_out[14]~en.CLK
sys_clk => rd_data_out[15]~reg0.CLK
sys_clk => rd_data_out[15]~en.CLK
sys_clk => rd_end~reg0.CLK
sys_clk => rd_sdram_bank[0]~reg0.CLK
sys_clk => rd_sdram_bank[1]~reg0.CLK
sys_clk => rd_sdram_addr[0]~reg0.CLK
sys_clk => rd_sdram_addr[1]~reg0.CLK
sys_clk => rd_sdram_addr[2]~reg0.CLK
sys_clk => rd_sdram_addr[3]~reg0.CLK
sys_clk => rd_sdram_addr[4]~reg0.CLK
sys_clk => rd_sdram_addr[5]~reg0.CLK
sys_clk => rd_sdram_addr[6]~reg0.CLK
sys_clk => rd_sdram_addr[7]~reg0.CLK
sys_clk => rd_sdram_addr[8]~reg0.CLK
sys_clk => rd_sdram_addr[9]~reg0.CLK
sys_clk => rd_sdram_addr[10]~reg0.CLK
sys_clk => rd_sdram_addr[11]~reg0.CLK
sys_clk => rd_sdram_cmd[0]~reg0.CLK
sys_clk => rd_sdram_cmd[1]~reg0.CLK
sys_clk => rd_sdram_cmd[2]~reg0.CLK
sys_clk => rd_sdram_cmd[3]~reg0.CLK
sys_clk => cnt_plus[0].CLK
sys_clk => cnt_plus[1].CLK
sys_clk => cnt_plus[2].CLK
sys_clk => cnt_plus[3].CLK
sys_clk => cnt_plus[4].CLK
sys_clk => cnt_plus[5].CLK
sys_clk => cnt_plus[6].CLK
sys_clk => cnt_plus[7].CLK
sys_clk => cnt_plus[8].CLK
sys_clk => cnt_plus[9].CLK
sys_clk => cnt_burst[0].CLK
sys_clk => cnt_burst[1].CLK
sys_clk => cnt_burst[2].CLK
sys_clk => cnt_burst[3].CLK
sys_clk => cnt_burst[4].CLK
sys_clk => cnt_burst[5].CLK
sys_clk => cnt_burst[6].CLK
sys_clk => cnt_burst[7].CLK
sys_clk => cnt_burst[8].CLK
sys_clk => cnt_burst[9].CLK
sys_clk => cnt_cas_latency[0].CLK
sys_clk => cnt_cas_latency[1].CLK
sys_clk => cnt_trp[0].CLK
sys_clk => cnt_trp[1].CLK
sys_clk => cnt_trc[0].CLK
sys_clk => cnt_trc[1].CLK
sys_clk => cur_state~1.DATAIN
sys_rst_n => rd_data_valid~reg0.ACLR
sys_rst_n => rd_data_out[0]~en.ACLR
sys_rst_n => rd_data_out[1]~en.ACLR
sys_rst_n => rd_data_out[2]~en.ACLR
sys_rst_n => rd_data_out[3]~en.ACLR
sys_rst_n => rd_data_out[4]~en.ACLR
sys_rst_n => rd_data_out[5]~en.ACLR
sys_rst_n => rd_data_out[6]~en.ACLR
sys_rst_n => rd_data_out[7]~en.ACLR
sys_rst_n => rd_data_out[8]~en.ACLR
sys_rst_n => rd_data_out[9]~en.ACLR
sys_rst_n => rd_data_out[10]~en.ACLR
sys_rst_n => rd_data_out[11]~en.ACLR
sys_rst_n => rd_data_out[12]~en.ACLR
sys_rst_n => rd_data_out[13]~en.ACLR
sys_rst_n => rd_data_out[14]~en.ACLR
sys_rst_n => rd_data_out[15]~en.ACLR
sys_rst_n => rd_end~reg0.ACLR
sys_rst_n => rd_sdram_bank[0]~reg0.PRESET
sys_rst_n => rd_sdram_bank[1]~reg0.PRESET
sys_rst_n => rd_sdram_addr[0]~reg0.PRESET
sys_rst_n => rd_sdram_addr[1]~reg0.PRESET
sys_rst_n => rd_sdram_addr[2]~reg0.PRESET
sys_rst_n => rd_sdram_addr[3]~reg0.PRESET
sys_rst_n => rd_sdram_addr[4]~reg0.PRESET
sys_rst_n => rd_sdram_addr[5]~reg0.PRESET
sys_rst_n => rd_sdram_addr[6]~reg0.PRESET
sys_rst_n => rd_sdram_addr[7]~reg0.PRESET
sys_rst_n => rd_sdram_addr[8]~reg0.PRESET
sys_rst_n => rd_sdram_addr[9]~reg0.PRESET
sys_rst_n => rd_sdram_addr[10]~reg0.PRESET
sys_rst_n => rd_sdram_addr[11]~reg0.PRESET
sys_rst_n => rd_sdram_cmd[0]~reg0.PRESET
sys_rst_n => rd_sdram_cmd[1]~reg0.PRESET
sys_rst_n => rd_sdram_cmd[2]~reg0.PRESET
sys_rst_n => rd_sdram_cmd[3]~reg0.ACLR
sys_rst_n => cnt_trc[0].ACLR
sys_rst_n => cnt_trc[1].ACLR
sys_rst_n => cnt_trp[0].ACLR
sys_rst_n => cnt_trp[1].ACLR
sys_rst_n => cnt_cas_latency[0].ACLR
sys_rst_n => cnt_cas_latency[1].ACLR
sys_rst_n => cnt_burst[0].ACLR
sys_rst_n => cnt_burst[1].ACLR
sys_rst_n => cnt_burst[2].ACLR
sys_rst_n => cnt_burst[3].ACLR
sys_rst_n => cnt_burst[4].ACLR
sys_rst_n => cnt_burst[5].ACLR
sys_rst_n => cnt_burst[6].ACLR
sys_rst_n => cnt_burst[7].ACLR
sys_rst_n => cnt_burst[8].ACLR
sys_rst_n => cnt_burst[9].ACLR
sys_rst_n => cnt_plus[0].ACLR
sys_rst_n => cnt_plus[1].ACLR
sys_rst_n => cnt_plus[2].ACLR
sys_rst_n => cnt_plus[3].ACLR
sys_rst_n => cnt_plus[4].ACLR
sys_rst_n => cnt_plus[5].ACLR
sys_rst_n => cnt_plus[6].ACLR
sys_rst_n => cnt_plus[7].ACLR
sys_rst_n => cnt_plus[8].ACLR
sys_rst_n => cnt_plus[9].ACLR
sys_rst_n => cur_state~3.DATAIN
init_end => ~NO_FANOUT~
rd_addr[0] => Selector26.IN3
rd_addr[1] => Selector25.IN3
rd_addr[2] => Selector24.IN3
rd_addr[3] => Selector23.IN3
rd_addr[4] => Selector22.IN3
rd_addr[5] => Selector21.IN3
rd_addr[6] => Selector20.IN3
rd_addr[7] => Selector19.IN3
rd_addr[8] => Selector18.IN3
rd_addr[9] => Selector26.IN2
rd_addr[10] => Selector25.IN2
rd_addr[11] => Selector24.IN2
rd_addr[12] => Selector23.IN2
rd_addr[13] => Selector22.IN2
rd_addr[14] => Selector21.IN2
rd_addr[15] => Selector20.IN2
rd_addr[16] => Selector19.IN2
rd_addr[17] => Selector18.IN2
rd_addr[18] => Selector17.IN3
rd_addr[19] => Selector16.IN3
rd_addr[20] => Selector15.IN3
rd_addr[21] => rd_sdram_bank.DATAB
rd_addr[22] => rd_sdram_bank.DATAB
rd_burst_len[0] => Equal3.IN53
rd_burst_len[0] => Add0.IN16
rd_burst_len[0] => Equal5.IN53
rd_burst_len[1] => Equal3.IN52
rd_burst_len[1] => Add0.IN15
rd_burst_len[1] => Equal5.IN52
rd_burst_len[2] => Add0.IN14
rd_burst_len[2] => Add6.IN12
rd_burst_len[3] => Add0.IN13
rd_burst_len[3] => Add6.IN11
rd_burst_len[4] => Add0.IN12
rd_burst_len[4] => Add6.IN10
rd_burst_len[5] => Add0.IN11
rd_burst_len[5] => Add6.IN9
rd_burst_len[6] => Add0.IN10
rd_burst_len[6] => Add6.IN8
rd_burst_len[7] => Add0.IN9
rd_burst_len[7] => Add6.IN7
rd_sdram_data[0] => rd_data_out[0]~reg0.DATAIN
rd_sdram_data[1] => rd_data_out[1]~reg0.DATAIN
rd_sdram_data[2] => rd_data_out[2]~reg0.DATAIN
rd_sdram_data[3] => rd_data_out[3]~reg0.DATAIN
rd_sdram_data[4] => rd_data_out[4]~reg0.DATAIN
rd_sdram_data[5] => rd_data_out[5]~reg0.DATAIN
rd_sdram_data[6] => rd_data_out[6]~reg0.DATAIN
rd_sdram_data[7] => rd_data_out[7]~reg0.DATAIN
rd_sdram_data[8] => rd_data_out[8]~reg0.DATAIN
rd_sdram_data[9] => rd_data_out[9]~reg0.DATAIN
rd_sdram_data[10] => rd_data_out[10]~reg0.DATAIN
rd_sdram_data[11] => rd_data_out[11]~reg0.DATAIN
rd_sdram_data[12] => rd_data_out[12]~reg0.DATAIN
rd_sdram_data[13] => rd_data_out[13]~reg0.DATAIN
rd_sdram_data[14] => rd_data_out[14]~reg0.DATAIN
rd_sdram_data[15] => rd_data_out[15]~reg0.DATAIN
rd_data_valid <= rd_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_ack <= rd_data_valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_end <= rd_end~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[0] <= rd_data_out[0].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[1] <= rd_data_out[1].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[2] <= rd_data_out[2].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[3] <= rd_data_out[3].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[4] <= rd_data_out[4].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[5] <= rd_data_out[5].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[6] <= rd_data_out[6].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[7] <= rd_data_out[7].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[8] <= rd_data_out[8].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[9] <= rd_data_out[9].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[10] <= rd_data_out[10].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[11] <= rd_data_out[11].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[12] <= rd_data_out[12].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[13] <= rd_data_out[13].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[14] <= rd_data_out[14].DB_MAX_OUTPUT_PORT_TYPE
rd_data_out[15] <= rd_data_out[15].DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_cmd[0] <= rd_sdram_cmd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_cmd[1] <= rd_sdram_cmd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_cmd[2] <= rd_sdram_cmd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_cmd[3] <= rd_sdram_cmd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[0] <= rd_sdram_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[1] <= rd_sdram_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[2] <= rd_sdram_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[3] <= rd_sdram_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[4] <= rd_sdram_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[5] <= rd_sdram_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[6] <= rd_sdram_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[7] <= rd_sdram_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[8] <= rd_sdram_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[9] <= rd_sdram_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[10] <= rd_sdram_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_addr[11] <= rd_sdram_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_bank[0] <= rd_sdram_bank[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_sdram_bank[1] <= rd_sdram_bank[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_en => next_state.RD_ACTIVE.DATAB
rd_en => Selector4.IN3
rd_en => Selector4.IN1
rd_en => Selector10.IN1


|sdram_pro_axi_top|sdram_pro_axi_slave:u_sdram_pro_axi_slave
fifo_s_axi_wdata[0] <= S_AXI_WDATA[0].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[1] <= S_AXI_WDATA[1].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[2] <= S_AXI_WDATA[2].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[3] <= S_AXI_WDATA[3].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[4] <= S_AXI_WDATA[4].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[5] <= S_AXI_WDATA[5].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[6] <= S_AXI_WDATA[6].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[7] <= S_AXI_WDATA[7].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[8] <= S_AXI_WDATA[8].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[9] <= S_AXI_WDATA[9].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[10] <= S_AXI_WDATA[10].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[11] <= S_AXI_WDATA[11].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[12] <= S_AXI_WDATA[12].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[13] <= S_AXI_WDATA[13].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[14] <= S_AXI_WDATA[14].DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_wdata[15] <= S_AXI_WDATA[15].DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_wr_req <= wr_fifo_wr_req.DB_MAX_OUTPUT_PORT_TYPE
wr_fifo_num[0] => ~NO_FANOUT~
wr_fifo_num[1] => ~NO_FANOUT~
wr_fifo_num[2] => ~NO_FANOUT~
wr_fifo_num[3] => ~NO_FANOUT~
wr_fifo_num[4] => ~NO_FANOUT~
wr_fifo_num[5] => ~NO_FANOUT~
wr_fifo_num[6] => ~NO_FANOUT~
wr_fifo_num[7] => ~NO_FANOUT~
wr_fifo_num[8] => ~NO_FANOUT~
wr_fifo_num[9] => ~NO_FANOUT~
rd_fifo_num[0] => ~NO_FANOUT~
rd_fifo_num[1] => ~NO_FANOUT~
rd_fifo_num[2] => ~NO_FANOUT~
rd_fifo_num[3] => ~NO_FANOUT~
rd_fifo_num[4] => ~NO_FANOUT~
rd_fifo_num[5] => ~NO_FANOUT~
rd_fifo_num[6] => ~NO_FANOUT~
rd_fifo_num[7] => ~NO_FANOUT~
rd_fifo_num[8] => ~NO_FANOUT~
rd_fifo_num[9] => ~NO_FANOUT~
rd_fifo_rd_req <= axi_rvalid.DB_MAX_OUTPUT_PORT_TYPE
fifo_s_axi_rdata[0] => axi_rdata.DATAB
fifo_s_axi_rdata[1] => axi_rdata.DATAB
fifo_s_axi_rdata[2] => axi_rdata.DATAB
fifo_s_axi_rdata[3] => axi_rdata.DATAB
fifo_s_axi_rdata[4] => axi_rdata.DATAB
fifo_s_axi_rdata[5] => axi_rdata.DATAB
fifo_s_axi_rdata[6] => axi_rdata.DATAB
fifo_s_axi_rdata[7] => axi_rdata.DATAB
fifo_s_axi_rdata[8] => axi_rdata.DATAB
fifo_s_axi_rdata[9] => axi_rdata.DATAB
fifo_s_axi_rdata[10] => axi_rdata.DATAB
fifo_s_axi_rdata[11] => axi_rdata.DATAB
fifo_s_axi_rdata[12] => axi_rdata.DATAB
fifo_s_axi_rdata[13] => axi_rdata.DATAB
fifo_s_axi_rdata[14] => axi_rdata.DATAB
fifo_s_axi_rdata[15] => axi_rdata.DATAB
sdram_rd_ack => ~NO_FANOUT~
sdram_rd_end => always4.IN1
S_AXI_ACLK => axi_rresp[0].CLK
S_AXI_ACLK => axi_rresp[1].CLK
S_AXI_ACLK => axi_rvalid.CLK
S_AXI_ACLK => axi_ruser[0].CLK
S_AXI_ACLK => axi_ruser[-1].CLK
S_AXI_ACLK => axi_rlast.CLK
S_AXI_ACLK => axi_arlen[0].CLK
S_AXI_ACLK => axi_arlen[1].CLK
S_AXI_ACLK => axi_arlen[2].CLK
S_AXI_ACLK => axi_arlen[3].CLK
S_AXI_ACLK => axi_arlen[4].CLK
S_AXI_ACLK => axi_arlen[5].CLK
S_AXI_ACLK => axi_arlen[6].CLK
S_AXI_ACLK => axi_arlen[7].CLK
S_AXI_ACLK => axi_arlen_cntr[0].CLK
S_AXI_ACLK => axi_arlen_cntr[1].CLK
S_AXI_ACLK => axi_arlen_cntr[2].CLK
S_AXI_ACLK => axi_arlen_cntr[3].CLK
S_AXI_ACLK => axi_arlen_cntr[4].CLK
S_AXI_ACLK => axi_arlen_cntr[5].CLK
S_AXI_ACLK => axi_arlen_cntr[6].CLK
S_AXI_ACLK => axi_arlen_cntr[7].CLK
S_AXI_ACLK => axi_arv_arr_flag.CLK
S_AXI_ACLK => axi_arready.CLK
S_AXI_ACLK => axi_buser[0].CLK
S_AXI_ACLK => axi_buser[-1].CLK
S_AXI_ACLK => axi_bresp[0].CLK
S_AXI_ACLK => axi_bresp[1].CLK
S_AXI_ACLK => axi_bvalid.CLK
S_AXI_ACLK => axi_wready.CLK
S_AXI_ACLK => axi_awv_awr_flag.CLK
S_AXI_ACLK => axi_awready.CLK
S_AXI_ARESETN => axi_wready.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen_cntr.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen_cntr.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen_cntr.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen_cntr.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen_cntr.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen_cntr.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen_cntr.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen_cntr.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen.OUTPUTSELECT
S_AXI_ARESETN => axi_arlen.OUTPUTSELECT
S_AXI_ARESETN => axi_rlast.OUTPUTSELECT
S_AXI_ARESETN => axi_rvalid.OUTPUTSELECT
S_AXI_ARESETN => axi_rresp.OUTPUTSELECT
S_AXI_ARESETN => axi_rresp.OUTPUTSELECT
S_AXI_ARESETN => axi_awready.OUTPUTSELECT
S_AXI_ARESETN => axi_awv_awr_flag.OUTPUTSELECT
S_AXI_ARESETN => axi_bvalid.OUTPUTSELECT
S_AXI_ARESETN => axi_bresp.OUTPUTSELECT
S_AXI_ARESETN => axi_bresp.OUTPUTSELECT
S_AXI_ARESETN => axi_arready.OUTPUTSELECT
S_AXI_ARESETN => axi_arv_arr_flag.OUTPUTSELECT
S_AXI_ARESETN => axi_buser[0].ENA
S_AXI_ARESETN => axi_buser[-1].ENA
S_AXI_ARESETN => axi_ruser[-1].ENA
S_AXI_ARESETN => axi_ruser[0].ENA
S_AXI_AWID[0] => S_AXI_BID[0].DATAIN
S_AXI_AWADDR[0] => ~NO_FANOUT~
S_AXI_AWADDR[1] => ~NO_FANOUT~
S_AXI_AWADDR[2] => ~NO_FANOUT~
S_AXI_AWADDR[3] => ~NO_FANOUT~
S_AXI_AWADDR[4] => ~NO_FANOUT~
S_AXI_AWADDR[5] => ~NO_FANOUT~
S_AXI_AWADDR[6] => ~NO_FANOUT~
S_AXI_AWADDR[7] => ~NO_FANOUT~
S_AXI_AWADDR[8] => ~NO_FANOUT~
S_AXI_AWADDR[9] => ~NO_FANOUT~
S_AXI_AWADDR[10] => ~NO_FANOUT~
S_AXI_AWADDR[11] => ~NO_FANOUT~
S_AXI_AWADDR[12] => ~NO_FANOUT~
S_AXI_AWADDR[13] => ~NO_FANOUT~
S_AXI_AWADDR[14] => ~NO_FANOUT~
S_AXI_AWADDR[15] => ~NO_FANOUT~
S_AXI_AWADDR[16] => ~NO_FANOUT~
S_AXI_AWADDR[17] => ~NO_FANOUT~
S_AXI_AWADDR[18] => ~NO_FANOUT~
S_AXI_AWADDR[19] => ~NO_FANOUT~
S_AXI_AWADDR[20] => ~NO_FANOUT~
S_AXI_AWADDR[21] => ~NO_FANOUT~
S_AXI_AWADDR[22] => ~NO_FANOUT~
S_AXI_AWLEN[0] => ~NO_FANOUT~
S_AXI_AWLEN[1] => ~NO_FANOUT~
S_AXI_AWLEN[2] => ~NO_FANOUT~
S_AXI_AWLEN[3] => ~NO_FANOUT~
S_AXI_AWLEN[4] => ~NO_FANOUT~
S_AXI_AWLEN[5] => ~NO_FANOUT~
S_AXI_AWLEN[6] => ~NO_FANOUT~
S_AXI_AWLEN[7] => ~NO_FANOUT~
S_AXI_AWSIZE[0] => ~NO_FANOUT~
S_AXI_AWSIZE[1] => ~NO_FANOUT~
S_AXI_AWSIZE[2] => ~NO_FANOUT~
S_AXI_AWBURST[0] => ~NO_FANOUT~
S_AXI_AWBURST[1] => ~NO_FANOUT~
S_AXI_AWLOCK => ~NO_FANOUT~
S_AXI_AWCACHE[0] => ~NO_FANOUT~
S_AXI_AWCACHE[1] => ~NO_FANOUT~
S_AXI_AWCACHE[2] => ~NO_FANOUT~
S_AXI_AWCACHE[3] => ~NO_FANOUT~
S_AXI_AWPROT[0] => ~NO_FANOUT~
S_AXI_AWPROT[1] => ~NO_FANOUT~
S_AXI_AWPROT[2] => ~NO_FANOUT~
S_AXI_AWQOS[0] => ~NO_FANOUT~
S_AXI_AWQOS[1] => ~NO_FANOUT~
S_AXI_AWQOS[2] => ~NO_FANOUT~
S_AXI_AWQOS[3] => ~NO_FANOUT~
S_AXI_AWREGION[0] => ~NO_FANOUT~
S_AXI_AWREGION[1] => ~NO_FANOUT~
S_AXI_AWREGION[2] => ~NO_FANOUT~
S_AXI_AWREGION[3] => ~NO_FANOUT~
S_AXI_AWUSER[0] => ~NO_FANOUT~
S_AXI_AWUSER[-1] => ~NO_FANOUT~
S_AXI_AWVALID => always0.IN1
S_AXI_AWREADY <= axi_awready.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_WDATA[0] => fifo_s_axi_wdata[0].DATAIN
S_AXI_WDATA[1] => fifo_s_axi_wdata[1].DATAIN
S_AXI_WDATA[2] => fifo_s_axi_wdata[2].DATAIN
S_AXI_WDATA[3] => fifo_s_axi_wdata[3].DATAIN
S_AXI_WDATA[4] => fifo_s_axi_wdata[4].DATAIN
S_AXI_WDATA[5] => fifo_s_axi_wdata[5].DATAIN
S_AXI_WDATA[6] => fifo_s_axi_wdata[6].DATAIN
S_AXI_WDATA[7] => fifo_s_axi_wdata[7].DATAIN
S_AXI_WDATA[8] => fifo_s_axi_wdata[8].DATAIN
S_AXI_WDATA[9] => fifo_s_axi_wdata[9].DATAIN
S_AXI_WDATA[10] => fifo_s_axi_wdata[10].DATAIN
S_AXI_WDATA[11] => fifo_s_axi_wdata[11].DATAIN
S_AXI_WDATA[12] => fifo_s_axi_wdata[12].DATAIN
S_AXI_WDATA[13] => fifo_s_axi_wdata[13].DATAIN
S_AXI_WDATA[14] => fifo_s_axi_wdata[14].DATAIN
S_AXI_WDATA[15] => fifo_s_axi_wdata[15].DATAIN
S_AXI_WSTRB[0] => ~NO_FANOUT~
S_AXI_WSTRB[1] => ~NO_FANOUT~
S_AXI_WLAST => always0.IN1
S_AXI_WLAST => always3.IN1
S_AXI_WUSER[0] => ~NO_FANOUT~
S_AXI_WUSER[-1] => ~NO_FANOUT~
S_AXI_WVALID => always2.IN1
S_AXI_WVALID => always3.IN1
S_AXI_WVALID => wr_fifo_wr_req.IN1
S_AXI_WREADY <= axi_wready.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_BID[0] <= S_AXI_AWID[0].DB_MAX_OUTPUT_PORT_TYPE
S_AXI_BRESP[0] <= axi_bresp[0].DB_MAX_OUTPUT_PORT_TYPE
S_AXI_BRESP[1] <= axi_bresp[1].DB_MAX_OUTPUT_PORT_TYPE
S_AXI_BUSER[0] <= axi_buser[0].DB_MAX_OUTPUT_PORT_TYPE
S_AXI_BUSER[-1] <= axi_buser[-1].DB_MAX_OUTPUT_PORT_TYPE
S_AXI_BVALID <= axi_bvalid.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_BREADY => always3.IN1
S_AXI_ARID[0] => S_AXI_RID[0].DATAIN
S_AXI_ARADDR[0] => ~NO_FANOUT~
S_AXI_ARADDR[1] => ~NO_FANOUT~
S_AXI_ARADDR[2] => ~NO_FANOUT~
S_AXI_ARADDR[3] => ~NO_FANOUT~
S_AXI_ARADDR[4] => ~NO_FANOUT~
S_AXI_ARADDR[5] => ~NO_FANOUT~
S_AXI_ARADDR[6] => ~NO_FANOUT~
S_AXI_ARADDR[7] => ~NO_FANOUT~
S_AXI_ARADDR[8] => ~NO_FANOUT~
S_AXI_ARADDR[9] => ~NO_FANOUT~
S_AXI_ARADDR[10] => ~NO_FANOUT~
S_AXI_ARADDR[11] => ~NO_FANOUT~
S_AXI_ARADDR[12] => ~NO_FANOUT~
S_AXI_ARADDR[13] => ~NO_FANOUT~
S_AXI_ARADDR[14] => ~NO_FANOUT~
S_AXI_ARADDR[15] => ~NO_FANOUT~
S_AXI_ARADDR[16] => ~NO_FANOUT~
S_AXI_ARADDR[17] => ~NO_FANOUT~
S_AXI_ARADDR[18] => ~NO_FANOUT~
S_AXI_ARADDR[19] => ~NO_FANOUT~
S_AXI_ARADDR[20] => ~NO_FANOUT~
S_AXI_ARADDR[21] => ~NO_FANOUT~
S_AXI_ARADDR[22] => ~NO_FANOUT~
S_AXI_ARLEN[0] => axi_arlen.DATAB
S_AXI_ARLEN[1] => axi_arlen.DATAB
S_AXI_ARLEN[2] => axi_arlen.DATAB
S_AXI_ARLEN[3] => axi_arlen.DATAB
S_AXI_ARLEN[4] => axi_arlen.DATAB
S_AXI_ARLEN[5] => axi_arlen.DATAB
S_AXI_ARLEN[6] => axi_arlen.DATAB
S_AXI_ARLEN[7] => axi_arlen.DATAB
S_AXI_ARSIZE[0] => ~NO_FANOUT~
S_AXI_ARSIZE[1] => ~NO_FANOUT~
S_AXI_ARSIZE[2] => ~NO_FANOUT~
S_AXI_ARBURST[0] => ~NO_FANOUT~
S_AXI_ARBURST[1] => ~NO_FANOUT~
S_AXI_ARLOCK => ~NO_FANOUT~
S_AXI_ARCACHE[0] => ~NO_FANOUT~
S_AXI_ARCACHE[1] => ~NO_FANOUT~
S_AXI_ARCACHE[2] => ~NO_FANOUT~
S_AXI_ARCACHE[3] => ~NO_FANOUT~
S_AXI_ARPROT[0] => ~NO_FANOUT~
S_AXI_ARPROT[1] => ~NO_FANOUT~
S_AXI_ARPROT[2] => ~NO_FANOUT~
S_AXI_ARQOS[0] => ~NO_FANOUT~
S_AXI_ARQOS[1] => ~NO_FANOUT~
S_AXI_ARQOS[2] => ~NO_FANOUT~
S_AXI_ARQOS[3] => ~NO_FANOUT~
S_AXI_ARREGION[0] => ~NO_FANOUT~
S_AXI_ARREGION[1] => ~NO_FANOUT~
S_AXI_ARREGION[2] => ~NO_FANOUT~
S_AXI_ARREGION[3] => ~NO_FANOUT~
S_AXI_ARUSER[0] => ~NO_FANOUT~
S_AXI_ARUSER[-1] => ~NO_FANOUT~
S_AXI_ARVALID => always4.IN1
S_AXI_ARVALID => always5.IN1
S_AXI_ARREADY <= axi_arready.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RID[0] <= S_AXI_ARID[0].DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[0] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[1] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[2] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[3] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[4] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[5] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[6] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[7] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[8] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[9] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[10] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[11] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[12] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[13] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[14] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RDATA[15] <= axi_rdata.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RRESP[0] <= axi_rresp[0].DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RRESP[1] <= axi_rresp[1].DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RLAST <= axi_rlast.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RUSER[0] <= axi_ruser[0].DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RUSER[-1] <= axi_ruser[-1].DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RVALID <= axi_rvalid.DB_MAX_OUTPUT_PORT_TYPE
S_AXI_RREADY => always5.IN1
S_AXI_RREADY => axi_rlast.OUTPUTSELECT
S_AXI_RREADY => always6.IN1


|sdram_pro_axi_top|sdram_pro_axi_master:u_sdram_pro_axi_master
sdram_wr_end => always17.IN1
INIT_AXI_TXN => init_txn_ff.DATAA
TXN_DONE <= compare_done.DB_MAX_OUTPUT_PORT_TYPE
ERROR <= ERROR~reg0.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ACLK => reads_done.CLK
M_AXI_ACLK => burst_read_active.CLK
M_AXI_ACLK => writes_done.CLK
M_AXI_ACLK => burst_write_active.CLK
M_AXI_ACLK => ERROR~reg0.CLK
M_AXI_ACLK => compare_done.CLK
M_AXI_ACLK => start_single_burst_read.CLK
M_AXI_ACLK => start_single_burst_write.CLK
M_AXI_ACLK => read_burst_counter[0].CLK
M_AXI_ACLK => read_burst_counter[1].CLK
M_AXI_ACLK => read_burst_counter[2].CLK
M_AXI_ACLK => read_burst_counter[3].CLK
M_AXI_ACLK => read_burst_counter[4].CLK
M_AXI_ACLK => read_burst_counter[5].CLK
M_AXI_ACLK => read_burst_counter[6].CLK
M_AXI_ACLK => read_burst_counter[7].CLK
M_AXI_ACLK => write_burst_counter[0].CLK
M_AXI_ACLK => write_burst_counter[1].CLK
M_AXI_ACLK => write_burst_counter[2].CLK
M_AXI_ACLK => write_burst_counter[3].CLK
M_AXI_ACLK => write_burst_counter[4].CLK
M_AXI_ACLK => write_burst_counter[5].CLK
M_AXI_ACLK => write_burst_counter[6].CLK
M_AXI_ACLK => write_burst_counter[7].CLK
M_AXI_ACLK => error_reg.CLK
M_AXI_ACLK => expected_rdata[0].CLK
M_AXI_ACLK => expected_rdata[1].CLK
M_AXI_ACLK => expected_rdata[2].CLK
M_AXI_ACLK => expected_rdata[3].CLK
M_AXI_ACLK => expected_rdata[4].CLK
M_AXI_ACLK => expected_rdata[5].CLK
M_AXI_ACLK => expected_rdata[6].CLK
M_AXI_ACLK => expected_rdata[7].CLK
M_AXI_ACLK => expected_rdata[8].CLK
M_AXI_ACLK => expected_rdata[9].CLK
M_AXI_ACLK => expected_rdata[10].CLK
M_AXI_ACLK => expected_rdata[11].CLK
M_AXI_ACLK => expected_rdata[12].CLK
M_AXI_ACLK => expected_rdata[13].CLK
M_AXI_ACLK => expected_rdata[14].CLK
M_AXI_ACLK => expected_rdata[15].CLK
M_AXI_ACLK => read_mismatch.CLK
M_AXI_ACLK => axi_rready.CLK
M_AXI_ACLK => read_index[0].CLK
M_AXI_ACLK => read_index[1].CLK
M_AXI_ACLK => read_index[2].CLK
M_AXI_ACLK => read_index[3].CLK
M_AXI_ACLK => read_index[4].CLK
M_AXI_ACLK => axi_araddr[0].CLK
M_AXI_ACLK => axi_araddr[1].CLK
M_AXI_ACLK => axi_araddr[2].CLK
M_AXI_ACLK => axi_araddr[3].CLK
M_AXI_ACLK => axi_araddr[4].CLK
M_AXI_ACLK => axi_araddr[5].CLK
M_AXI_ACLK => axi_araddr[6].CLK
M_AXI_ACLK => axi_araddr[7].CLK
M_AXI_ACLK => axi_araddr[8].CLK
M_AXI_ACLK => axi_araddr[9].CLK
M_AXI_ACLK => axi_araddr[10].CLK
M_AXI_ACLK => axi_araddr[11].CLK
M_AXI_ACLK => axi_araddr[12].CLK
M_AXI_ACLK => axi_araddr[13].CLK
M_AXI_ACLK => axi_araddr[14].CLK
M_AXI_ACLK => axi_araddr[15].CLK
M_AXI_ACLK => axi_araddr[16].CLK
M_AXI_ACLK => axi_araddr[17].CLK
M_AXI_ACLK => axi_araddr[18].CLK
M_AXI_ACLK => axi_araddr[19].CLK
M_AXI_ACLK => axi_araddr[20].CLK
M_AXI_ACLK => axi_araddr[21].CLK
M_AXI_ACLK => axi_araddr[22].CLK
M_AXI_ACLK => axi_arvalid.CLK
M_AXI_ACLK => axi_bready.CLK
M_AXI_ACLK => axi_wdata[0].CLK
M_AXI_ACLK => axi_wdata[1].CLK
M_AXI_ACLK => axi_wdata[2].CLK
M_AXI_ACLK => axi_wdata[3].CLK
M_AXI_ACLK => axi_wdata[4].CLK
M_AXI_ACLK => axi_wdata[5].CLK
M_AXI_ACLK => axi_wdata[6].CLK
M_AXI_ACLK => axi_wdata[7].CLK
M_AXI_ACLK => axi_wdata[8].CLK
M_AXI_ACLK => axi_wdata[9].CLK
M_AXI_ACLK => axi_wdata[10].CLK
M_AXI_ACLK => axi_wdata[11].CLK
M_AXI_ACLK => axi_wdata[12].CLK
M_AXI_ACLK => axi_wdata[13].CLK
M_AXI_ACLK => axi_wdata[14].CLK
M_AXI_ACLK => axi_wdata[15].CLK
M_AXI_ACLK => write_index[0].CLK
M_AXI_ACLK => write_index[1].CLK
M_AXI_ACLK => write_index[2].CLK
M_AXI_ACLK => write_index[3].CLK
M_AXI_ACLK => write_index[4].CLK
M_AXI_ACLK => axi_wlast.CLK
M_AXI_ACLK => axi_wvalid.CLK
M_AXI_ACLK => axi_awaddr[0].CLK
M_AXI_ACLK => axi_awaddr[1].CLK
M_AXI_ACLK => axi_awaddr[2].CLK
M_AXI_ACLK => axi_awaddr[3].CLK
M_AXI_ACLK => axi_awaddr[4].CLK
M_AXI_ACLK => axi_awaddr[5].CLK
M_AXI_ACLK => axi_awaddr[6].CLK
M_AXI_ACLK => axi_awaddr[7].CLK
M_AXI_ACLK => axi_awaddr[8].CLK
M_AXI_ACLK => axi_awaddr[9].CLK
M_AXI_ACLK => axi_awaddr[10].CLK
M_AXI_ACLK => axi_awaddr[11].CLK
M_AXI_ACLK => axi_awaddr[12].CLK
M_AXI_ACLK => axi_awaddr[13].CLK
M_AXI_ACLK => axi_awaddr[14].CLK
M_AXI_ACLK => axi_awaddr[15].CLK
M_AXI_ACLK => axi_awaddr[16].CLK
M_AXI_ACLK => axi_awaddr[17].CLK
M_AXI_ACLK => axi_awaddr[18].CLK
M_AXI_ACLK => axi_awaddr[19].CLK
M_AXI_ACLK => axi_awaddr[20].CLK
M_AXI_ACLK => axi_awaddr[21].CLK
M_AXI_ACLK => axi_awaddr[22].CLK
M_AXI_ACLK => axi_awvalid.CLK
M_AXI_ACLK => init_txn_ff2.CLK
M_AXI_ACLK => init_txn_ff.CLK
M_AXI_ACLK => mst_exec_state~2.DATAIN
M_AXI_ARESETN => mst_exec_state.OUTPUTSELECT
M_AXI_ARESETN => mst_exec_state.OUTPUTSELECT
M_AXI_ARESETN => mst_exec_state.OUTPUTSELECT
M_AXI_ARESETN => mst_exec_state.OUTPUTSELECT
M_AXI_ARESETN => start_single_burst_write.OUTPUTSELECT
M_AXI_ARESETN => start_single_burst_read.OUTPUTSELECT
M_AXI_ARESETN => compare_done.OUTPUTSELECT
M_AXI_ARESETN => ERROR.OUTPUTSELECT
M_AXI_ARESETN => always2.IN1
M_AXI_ARESETN => init_txn_ff.OUTPUTSELECT
M_AXI_ARESETN => init_txn_ff2.OUTPUTSELECT
M_AXI_AWID[0] <= <GND>
M_AXI_AWADDR[0] <= axi_awaddr[0].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[1] <= axi_awaddr[1].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[2] <= axi_awaddr[2].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[3] <= axi_awaddr[3].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[4] <= axi_awaddr[4].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[5] <= axi_awaddr[5].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[6] <= axi_awaddr[6].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[7] <= axi_awaddr[7].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[8] <= axi_awaddr[8].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[9] <= axi_awaddr[9].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[10] <= axi_awaddr[10].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[11] <= axi_awaddr[11].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[12] <= axi_awaddr[12].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[13] <= axi_awaddr[13].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[14] <= axi_awaddr[14].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[15] <= axi_awaddr[15].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[16] <= axi_awaddr[16].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[17] <= axi_awaddr[17].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[18] <= axi_awaddr[18].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[19] <= axi_awaddr[19].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[20] <= axi_awaddr[20].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[21] <= axi_awaddr[21].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWADDR[22] <= axi_awaddr[22].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWLEN[0] <= <VCC>
M_AXI_AWLEN[1] <= <VCC>
M_AXI_AWLEN[2] <= <VCC>
M_AXI_AWLEN[3] <= <VCC>
M_AXI_AWLEN[4] <= <GND>
M_AXI_AWLEN[5] <= <GND>
M_AXI_AWLEN[6] <= <GND>
M_AXI_AWLEN[7] <= <GND>
M_AXI_AWSIZE[0] <= <VCC>
M_AXI_AWSIZE[1] <= <GND>
M_AXI_AWSIZE[2] <= <GND>
M_AXI_AWBURST[0] <= <VCC>
M_AXI_AWBURST[1] <= <GND>
M_AXI_AWLOCK <= <GND>
M_AXI_AWCACHE[0] <= <GND>
M_AXI_AWCACHE[1] <= <VCC>
M_AXI_AWCACHE[2] <= <GND>
M_AXI_AWCACHE[3] <= <GND>
M_AXI_AWPROT[0] <= <GND>
M_AXI_AWPROT[1] <= <GND>
M_AXI_AWPROT[2] <= <GND>
M_AXI_AWQOS[0] <= <GND>
M_AXI_AWQOS[1] <= <GND>
M_AXI_AWQOS[2] <= <GND>
M_AXI_AWQOS[3] <= <GND>
M_AXI_AWUSER[0] <= <VCC>
M_AXI_AWUSER[-1] <= <GND>
M_AXI_AWVALID <= axi_awvalid.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_AWREADY => always2.IN1
M_AXI_WDATA[0] <= axi_wdata[0].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[1] <= axi_wdata[1].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[2] <= axi_wdata[2].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[3] <= axi_wdata[3].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[4] <= axi_wdata[4].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[5] <= axi_wdata[5].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[6] <= axi_wdata[6].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[7] <= axi_wdata[7].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[8] <= axi_wdata[8].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[9] <= axi_wdata[9].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[10] <= axi_wdata[10].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[11] <= axi_wdata[11].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[12] <= axi_wdata[12].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[13] <= axi_wdata[13].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[14] <= axi_wdata[14].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WDATA[15] <= axi_wdata[15].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WSTRB[0] <= <VCC>
M_AXI_WSTRB[1] <= <VCC>
M_AXI_WLAST <= axi_wlast.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WUSER[0] <= <GND>
M_AXI_WUSER[-1] <= <GND>
M_AXI_WVALID <= axi_wvalid.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_WREADY => wnext.IN1
M_AXI_BID[0] => ~NO_FANOUT~
M_AXI_BRESP[0] => ~NO_FANOUT~
M_AXI_BRESP[1] => write_resp_error.IN1
M_AXI_BUSER[0] => ~NO_FANOUT~
M_AXI_BUSER[-1] => ~NO_FANOUT~
M_AXI_BVALID => always7.IN1
M_AXI_BVALID => write_resp_error.IN1
M_AXI_BVALID => always19.IN1
M_AXI_BREADY <= axi_bready.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARID[0] <= <GND>
M_AXI_ARADDR[0] <= axi_araddr[0].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[1] <= axi_araddr[1].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[2] <= axi_araddr[2].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[3] <= axi_araddr[3].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[4] <= axi_araddr[4].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[5] <= axi_araddr[5].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[6] <= axi_araddr[6].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[7] <= axi_araddr[7].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[8] <= axi_araddr[8].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[9] <= axi_araddr[9].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[10] <= axi_araddr[10].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[11] <= axi_araddr[11].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[12] <= axi_araddr[12].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[13] <= axi_araddr[13].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[14] <= axi_araddr[14].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[15] <= axi_araddr[15].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[16] <= axi_araddr[16].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[17] <= axi_araddr[17].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[18] <= axi_araddr[18].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[19] <= axi_araddr[19].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[20] <= axi_araddr[20].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[21] <= axi_araddr[21].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARADDR[22] <= axi_araddr[22].DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARLEN[0] <= <VCC>
M_AXI_ARLEN[1] <= <VCC>
M_AXI_ARLEN[2] <= <VCC>
M_AXI_ARLEN[3] <= <VCC>
M_AXI_ARLEN[4] <= <GND>
M_AXI_ARLEN[5] <= <GND>
M_AXI_ARLEN[6] <= <GND>
M_AXI_ARLEN[7] <= <GND>
M_AXI_ARSIZE[0] <= <VCC>
M_AXI_ARSIZE[1] <= <GND>
M_AXI_ARSIZE[2] <= <GND>
M_AXI_ARBURST[0] <= <VCC>
M_AXI_ARBURST[1] <= <GND>
M_AXI_ARLOCK <= <GND>
M_AXI_ARCACHE[0] <= <GND>
M_AXI_ARCACHE[1] <= <VCC>
M_AXI_ARCACHE[2] <= <GND>
M_AXI_ARCACHE[3] <= <GND>
M_AXI_ARPROT[0] <= <GND>
M_AXI_ARPROT[1] <= <GND>
M_AXI_ARPROT[2] <= <GND>
M_AXI_ARQOS[0] <= <GND>
M_AXI_ARQOS[1] <= <GND>
M_AXI_ARQOS[2] <= <GND>
M_AXI_ARQOS[3] <= <GND>
M_AXI_ARUSER[0] <= <VCC>
M_AXI_ARUSER[-1] <= <GND>
M_AXI_ARVALID <= axi_arvalid.DB_MAX_OUTPUT_PORT_TYPE
M_AXI_ARREADY => always9.IN1
M_AXI_RID[0] => ~NO_FANOUT~
M_AXI_RDATA[0] => Equal3.IN15
M_AXI_RDATA[1] => Equal3.IN14
M_AXI_RDATA[2] => Equal3.IN13
M_AXI_RDATA[3] => Equal3.IN12
M_AXI_RDATA[4] => Equal3.IN11
M_AXI_RDATA[5] => Equal3.IN10
M_AXI_RDATA[6] => Equal3.IN9
M_AXI_RDATA[7] => Equal3.IN8
M_AXI_RDATA[8] => Equal3.IN7
M_AXI_RDATA[9] => Equal3.IN6
M_AXI_RDATA[10] => Equal3.IN5
M_AXI_RDATA[11] => Equal3.IN4
M_AXI_RDATA[12] => Equal3.IN3
M_AXI_RDATA[13] => Equal3.IN2
M_AXI_RDATA[14] => Equal3.IN1
M_AXI_RDATA[15] => Equal3.IN0
M_AXI_RRESP[0] => ~NO_FANOUT~
M_AXI_RRESP[1] => read_resp_error.IN1
M_AXI_RLAST => always11.IN1
M_AXI_RLAST => always20.IN1
M_AXI_RUSER[0] => ~NO_FANOUT~
M_AXI_RUSER[-1] => ~NO_FANOUT~
M_AXI_RVALID => rnext.IN1
M_AXI_RVALID => axi_rready.OUTPUTSELECT
M_AXI_RREADY <= axi_rready.DB_MAX_OUTPUT_PORT_TYPE


