$date
	Sat Oct 21 12:34:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fp_negate_tb $end
$var wire 27 ! neg_out [26:0] $end
$var reg 27 " in [26:0] $end
$scope module dut $end
$var wire 27 # in [26:0] $end
$var wire 27 $ neg_out [26:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
b100000000000000000000000000 #
b100000000000000000000000000 "
b0 !
$end
#10
b101100000010010011000111100 !
b101100000010010011000111100 $
b1100000010010011000111100 "
b1100000010010011000111100 #
#20
b100000000000000000000000000 !
b100000000000000000000000000 $
b0 "
b0 #
#30
b110000000000000000000000 !
b110000000000000000000000 $
b100110000000000000000000000 "
b100110000000000000000000000 #
#40
b100000000011100000000000000 !
b100000000011100000000000000 $
b11100000000000000 "
b11100000000000000 #
#140
