/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  reg [11:0] celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  reg [16:0] celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [5:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire [6:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [26:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [38:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_3z ? celloutsig_0_1z[2] : celloutsig_0_6z[4];
  assign celloutsig_0_37z = ~(celloutsig_0_31z & celloutsig_0_0z[1]);
  assign celloutsig_0_5z = ~(celloutsig_0_1z[18] & celloutsig_0_3z);
  assign celloutsig_0_46z = !(celloutsig_0_18z ? celloutsig_0_12z[1] : celloutsig_0_19z[8]);
  assign celloutsig_0_9z = !(celloutsig_0_0z[2] ? celloutsig_0_6z[0] : celloutsig_0_6z[5]);
  assign celloutsig_1_15z = !(celloutsig_1_2z ? celloutsig_1_4z[11] : celloutsig_1_8z);
  assign celloutsig_1_11z = ~celloutsig_1_5z[12];
  assign celloutsig_1_14z = ~celloutsig_1_8z;
  assign celloutsig_0_69z = celloutsig_0_25z ^ celloutsig_0_34z[2];
  assign celloutsig_0_6z = in_data[43:37] + celloutsig_0_0z;
  assign celloutsig_0_58z = { celloutsig_0_7z[5:2], celloutsig_0_18z } + celloutsig_0_43z[8:4];
  assign celloutsig_1_16z = { celloutsig_1_7z[9:1], celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_10z } + { in_data[187:150], celloutsig_1_2z };
  assign celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_6z } === { celloutsig_1_7z[10:1], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_18z = { in_data[65:61], celloutsig_0_2z } === { in_data[58:53], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_16z = celloutsig_0_8z[26:7] > { in_data[90:81], celloutsig_0_7z, celloutsig_0_11z };
  assign celloutsig_0_25z = { celloutsig_0_19z[7], celloutsig_0_19z[8], celloutsig_0_19z[5:3], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z } > { in_data[10:3], celloutsig_0_4z, celloutsig_0_23z };
  assign celloutsig_1_3z = { in_data[155:153], celloutsig_1_0z } || in_data[158:153];
  assign celloutsig_0_23z = { celloutsig_0_11z[1:0], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_16z } || { celloutsig_0_8z[21:18], celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_1_6z = celloutsig_1_1z[0] & ~(celloutsig_1_5z[14]);
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_12z = celloutsig_0_4z[5:2] % { 1'h1, celloutsig_0_6z[5:3] };
  assign celloutsig_1_5z = - { in_data[146:137], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_0_2z = - in_data[33:31];
  assign celloutsig_1_2z = { celloutsig_1_1z[0], celloutsig_1_0z, celloutsig_1_1z } !== in_data[141:134];
  assign celloutsig_1_8z = in_data[139:131] !== celloutsig_1_4z[8:0];
  assign celloutsig_0_14z = celloutsig_0_2z !== celloutsig_0_0z[3:1];
  assign celloutsig_0_7z = ~ celloutsig_0_1z[19:14];
  assign celloutsig_1_0z = ~ in_data[98:96];
  assign celloutsig_1_7z = ~ in_data[130:120];
  assign celloutsig_1_18z = ~ celloutsig_1_16z[7:5];
  assign celloutsig_1_10z = | { in_data[181:179], celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_22z = | { celloutsig_0_7z[2:0], celloutsig_0_18z, celloutsig_0_21z };
  assign celloutsig_0_20z = celloutsig_0_18z & celloutsig_0_4z[1];
  assign celloutsig_0_21z = | { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_3z = ~^ celloutsig_0_2z;
  assign celloutsig_0_31z = ~^ { celloutsig_0_0z[5:3], celloutsig_0_22z };
  assign celloutsig_1_12z = celloutsig_1_5z[9:7] >> celloutsig_1_1z[3:1];
  assign celloutsig_0_0z = in_data[13:7] <<< in_data[70:64];
  assign celloutsig_0_4z = { in_data[88:84], celloutsig_0_3z } <<< celloutsig_0_0z[6:1];
  assign celloutsig_1_1z = in_data[189:186] <<< in_data[116:113];
  assign celloutsig_1_4z = { in_data[116:110], celloutsig_1_0z, celloutsig_1_1z } <<< { in_data[170:161], celloutsig_1_1z };
  assign celloutsig_0_1z = { celloutsig_0_0z[6:1], celloutsig_0_0z, celloutsig_0_0z } >>> in_data[26:7];
  assign celloutsig_1_19z = { celloutsig_1_12z[0], celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_0z } - { celloutsig_1_7z[4], celloutsig_1_18z, celloutsig_1_12z };
  assign celloutsig_0_11z = { in_data[81:79], celloutsig_0_10z } - celloutsig_0_8z[13:10];
  always_latch
    if (!clkin_data[0]) celloutsig_0_34z = 12'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_34z = celloutsig_0_1z[12:1];
  always_latch
    if (clkin_data[0]) celloutsig_0_43z = 17'h00000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_43z = { celloutsig_0_1z[17:11], celloutsig_0_3z, celloutsig_0_37z, celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_0_68z = ~((celloutsig_0_4z[1] & celloutsig_0_58z[3]) | (celloutsig_0_46z & celloutsig_0_20z));
  assign { celloutsig_0_19z[7], celloutsig_0_19z[8], celloutsig_0_19z[5:0], celloutsig_0_19z[11:9] } = ~ { celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_4z, in_data[73:71] };
  assign celloutsig_0_19z[6] = celloutsig_0_19z[8];
  assign { out_data[130:128], out_data[102:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
