// memory data file (do not edit the following line - required for mem load use)
// instance=/Processor_tb/processor/registers/general_regester
// format=mti addressradix=d dataradix=u version=1.0 wordsperline=1
 0:     0
 1:     4
 2:     0
 3:     2
 4:     2
 5:     1
 6:     1
 7:     2
 8:   192
 9:     0
10:     0
