INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'main_mem'...
WARNING:sim - A core named 'main_mem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'main_mem'...
Delivering associated files for 'main_mem'...
Delivering EJava files for 'main_mem'...
Generating implementation netlist for 'main_mem'...
INFO:sim - Pre-processing HDL files for 'main_mem'...
Running synthesis for 'main_mem'
Running ngcbuild...
Writing VEO instantiation template for 'main_mem'...
Writing Verilog behavioral simulation model for 'main_mem'...
WARNING:sim - Overwriting existing file
   I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/M
   MU/test/mmu/ipcore_dir/tmp/_cg/main_mem/doc/blk_mem_gen_v7_3_vinfo.html with
   file from view xilinx_documentation
Delivered 1 file into directory
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/main_mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'main_mem'...
Generating metadata file...
Regenerating ISE project file for 'main_mem'...
Generating ISE project...
XCO file found: main_mem.xco
XMDF file found: main_mem_xmdf.tcl
Adding
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/main_mem.asy -view all -origin_type imported
Adding
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/main_mem.ngc -view all -origin_type created
Checking file
"I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU
/test/mmu/ipcore_dir/tmp/_cg/main_mem.ngc" for project device match ...
File
"I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU
/test/mmu/ipcore_dir/tmp/_cg/main_mem.ngc" device information matches project
device.
Adding
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/main_mem.sym -view all -origin_type imported
Adding
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/main_mem.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/
   MMU/test/mmu/ipcore_dir/tmp/_cg/main_mem.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
I:/Documents/School/Classes/5th_year/Fall_2016/ece554/project/ECE554-SPU/hw/MMU/
test/mmu/ipcore_dir/tmp/_cg/main_mem.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/main_mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'main_mem'.
