

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_71_1'
================================================================
* Date:           Tue Mar  4 21:31:47 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.934 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  32.784 us|  32.784 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1  |     4096|     4096|         1|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     35|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      15|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      15|     71|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln71_fu_156_p2                |         +|   0|  0|  14|          13|           1|
    |ap_condition_154                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln71_fu_150_p2               |      icmp|   0|  0|  17|          13|          14|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          28|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |DataInStream_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_7      |   9|          2|   13|         26|
    |j_fu_68                   |   9|          2|   13|         26|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  36|          8|   28|         56|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |j_fu_68      |  13|   0|   13|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  15|   0|   15|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Crypto_Pipeline_VITIS_LOOP_71_1|  return value|
|DataInStream_TVALID  |   in|    1|        axis|            DataInStream_V_data_V|       pointer|
|DataInStream_TDATA   |   in|   32|        axis|            DataInStream_V_data_V|       pointer|
|DataInStream_TREADY  |  out|    1|        axis|            DataInStream_V_last_V|       pointer|
|DataInStream_TLAST   |   in|    1|        axis|            DataInStream_V_last_V|       pointer|
|DataInStream_TKEEP   |   in|    4|        axis|            DataInStream_V_keep_V|       pointer|
|DataInStream_TSTRB   |   in|    4|        axis|            DataInStream_V_strb_V|       pointer|
|DataRAM_address0     |  out|   12|   ap_memory|                          DataRAM|         array|
|DataRAM_ce0          |  out|    1|   ap_memory|                          DataRAM|         array|
|DataRAM_we0          |  out|    1|   ap_memory|                          DataRAM|         array|
|DataRAM_d0           |  out|   32|   ap_memory|                          DataRAM|         array|
|DataRAM_3_address0   |  out|   12|   ap_memory|                        DataRAM_3|         array|
|DataRAM_3_ce0        |  out|    1|   ap_memory|                        DataRAM_3|         array|
|DataRAM_3_we0        |  out|    1|   ap_memory|                        DataRAM_3|         array|
|DataRAM_3_d0         |  out|   32|   ap_memory|                        DataRAM_3|         array|
|DataRAM_6_address0   |  out|   12|   ap_memory|                        DataRAM_6|         array|
|DataRAM_6_ce0        |  out|    1|   ap_memory|                        DataRAM_6|         array|
|DataRAM_6_we0        |  out|    1|   ap_memory|                        DataRAM_6|         array|
|DataRAM_6_d0         |  out|   32|   ap_memory|                        DataRAM_6|         array|
|DataRAM_9_address0   |  out|   12|   ap_memory|                        DataRAM_9|         array|
|DataRAM_9_ce0        |  out|    1|   ap_memory|                        DataRAM_9|         array|
|DataRAM_9_we0        |  out|    1|   ap_memory|                        DataRAM_9|         array|
|DataRAM_9_d0         |  out|   32|   ap_memory|                        DataRAM_9|         array|
|RAMSel_cast          |   in|    2|     ap_none|                      RAMSel_cast|        scalar|
+---------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.93>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 4 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 0, i1 %DataInStream_V_last_V, i1 0, i1 0, void @empty_6"   --->   Operation 5 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %DataInStream_V_last_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataInStream_V_strb_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataInStream_V_keep_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataInStream_V_data_V, void @empty_27, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast"   --->   Operation 10 'read' 'RAMSel_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_7 = load i13 %j" [Crypto.cpp:71]   --->   Operation 13 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.67ns)   --->   "%icmp_ln71 = icmp_eq  i13 %j_7, i13 4096" [Crypto.cpp:71]   --->   Operation 15 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.67ns)   --->   "%add_ln71 = add i13 %j_7, i13 1" [Crypto.cpp:71]   --->   Operation 16 'add' 'add_ln71' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc.split, void %for.inc.1.preheader.exitStub" [Crypto.cpp:71]   --->   Operation 17 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_cast = zext i13 %j_7" [Crypto.cpp:71]   --->   Operation 18 'zext' 'j_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln71 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096" [Crypto.cpp:71]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [Crypto.cpp:71]   --->   Operation 20 'specloopname' 'specloopname_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V" [Crypto.cpp:72]   --->   Operation 21 'read' 'empty' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%DataStreamReg_data = extractvalue i41 %empty" [Crypto.cpp:72]   --->   Operation 22 'extractvalue' 'DataStreamReg_data' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %j_cast" [Crypto.cpp:73]   --->   Operation 23 'getelementptr' 'DataRAM_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %j_cast" [Crypto.cpp:73]   --->   Operation 24 'getelementptr' 'DataRAM_3_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %j_cast" [Crypto.cpp:73]   --->   Operation 25 'getelementptr' 'DataRAM_6_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%DataRAM_9_addr = getelementptr i32 %DataRAM_9, i64 0, i64 %j_cast" [Crypto.cpp:73]   --->   Operation 26 'getelementptr' 'DataRAM_9_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.86ns)   --->   "%switch_ln73 = switch i2 %RAMSel_cast_read, void %arrayidx6166.case.3, i2 0, void %arrayidx6166.case.0, i2 1, void %arrayidx6166.case.1, i2 2, void %arrayidx6166.case.2" [Crypto.cpp:73]   --->   Operation 27 'switch' 'switch_ln73' <Predicate = (!icmp_ln71)> <Delay = 1.86>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %DataStreamReg_data, i12 %DataRAM_6_addr" [Crypto.cpp:73]   --->   Operation 28 'store' 'store_ln73' <Predicate = (!icmp_ln71 & RAMSel_cast_read == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx6166.exit" [Crypto.cpp:73]   --->   Operation 29 'br' 'br_ln73' <Predicate = (!icmp_ln71 & RAMSel_cast_read == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %DataStreamReg_data, i12 %DataRAM_3_addr" [Crypto.cpp:73]   --->   Operation 30 'store' 'store_ln73' <Predicate = (!icmp_ln71 & RAMSel_cast_read == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx6166.exit" [Crypto.cpp:73]   --->   Operation 31 'br' 'br_ln73' <Predicate = (!icmp_ln71 & RAMSel_cast_read == 1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %DataStreamReg_data, i12 %DataRAM_addr" [Crypto.cpp:73]   --->   Operation 32 'store' 'store_ln73' <Predicate = (!icmp_ln71 & RAMSel_cast_read == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx6166.exit" [Crypto.cpp:73]   --->   Operation 33 'br' 'br_ln73' <Predicate = (!icmp_ln71 & RAMSel_cast_read == 0)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %DataStreamReg_data, i12 %DataRAM_9_addr" [Crypto.cpp:73]   --->   Operation 34 'store' 'store_ln73' <Predicate = (!icmp_ln71 & RAMSel_cast_read == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx6166.exit" [Crypto.cpp:73]   --->   Operation 35 'br' 'br_ln73' <Predicate = (!icmp_ln71 & RAMSel_cast_read == 3)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln71 = store i13 %add_ln71, i13 %j" [Crypto.cpp:71]   --->   Operation 36 'store' 'store_ln71' <Predicate = (!icmp_ln71)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc" [Crypto.cpp:71]   --->   Operation 37 'br' 'br_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ DataInStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ RAMSel_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 01]
specaxissidechannel_ln0 (specaxissidechannel) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
RAMSel_cast_read        (read               ) [ 01]
store_ln0               (store              ) [ 00]
br_ln0                  (br                 ) [ 00]
j_7                     (load               ) [ 00]
specpipeline_ln0        (specpipeline       ) [ 00]
icmp_ln71               (icmp               ) [ 01]
add_ln71                (add                ) [ 00]
br_ln71                 (br                 ) [ 00]
j_cast                  (zext               ) [ 00]
speclooptripcount_ln71  (speclooptripcount  ) [ 00]
specloopname_ln71       (specloopname       ) [ 00]
empty                   (read               ) [ 00]
DataStreamReg_data      (extractvalue       ) [ 00]
DataRAM_addr            (getelementptr      ) [ 00]
DataRAM_3_addr          (getelementptr      ) [ 00]
DataRAM_6_addr          (getelementptr      ) [ 00]
DataRAM_9_addr          (getelementptr      ) [ 00]
switch_ln73             (switch             ) [ 00]
store_ln73              (store              ) [ 00]
br_ln73                 (br                 ) [ 00]
store_ln73              (store              ) [ 00]
br_ln73                 (br                 ) [ 00]
store_ln73              (store              ) [ 00]
br_ln73                 (br                 ) [ 00]
store_ln73              (store              ) [ 00]
br_ln73                 (br                 ) [ 00]
store_ln71              (store              ) [ 00]
br_ln71                 (br                 ) [ 00]
ret_ln0                 (ret                ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="DataInStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataInStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataInStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataInStream_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataRAM">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DataRAM_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DataRAM_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DataRAM_9">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="RAMSel_cast">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAMSel_cast"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="j_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="RAMSel_cast_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="RAMSel_cast_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="empty_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="41" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="4" slack="0"/>
<pin id="82" dir="0" index="3" bw="4" slack="0"/>
<pin id="83" dir="0" index="4" bw="1" slack="0"/>
<pin id="84" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="DataRAM_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="13" slack="0"/>
<pin id="94" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="DataRAM_3_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="13" slack="0"/>
<pin id="101" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="DataRAM_6_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="13" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="DataRAM_9_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="13" slack="0"/>
<pin id="115" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_9_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln73_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln73_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln73_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln73_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln0_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="13" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="j_7_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="0"/>
<pin id="149" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_7/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln71_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="13" slack="0"/>
<pin id="152" dir="0" index="1" bw="13" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln71_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="13" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_cast_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="DataStreamReg_data_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="41" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DataStreamReg_data/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln71_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="13" slack="0"/>
<pin id="180" dir="0" index="1" bw="13" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="183" class="1005" name="j_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="13" slack="0"/>
<pin id="185" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="85"><net_src comp="58" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="78" pin=4"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="60" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="60" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="60" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="104" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="97" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="135"><net_src comp="90" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="111" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="48" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="147" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="173"><net_src comp="78" pin="5"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="182"><net_src comp="156" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="68" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="189"><net_src comp="183" pin="1"/><net_sink comp="178" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataInStream_V_data_V | {}
	Port: DataInStream_V_keep_V | {}
	Port: DataInStream_V_strb_V | {}
	Port: DataInStream_V_last_V | {}
	Port: DataRAM | {1 }
	Port: DataRAM_3 | {1 }
	Port: DataRAM_6 | {1 }
	Port: DataRAM_9 | {1 }
 - Input state : 
	Port: Crypto_Pipeline_VITIS_LOOP_71_1 : DataInStream_V_data_V | {1 }
	Port: Crypto_Pipeline_VITIS_LOOP_71_1 : DataInStream_V_keep_V | {1 }
	Port: Crypto_Pipeline_VITIS_LOOP_71_1 : DataInStream_V_strb_V | {1 }
	Port: Crypto_Pipeline_VITIS_LOOP_71_1 : DataInStream_V_last_V | {1 }
	Port: Crypto_Pipeline_VITIS_LOOP_71_1 : RAMSel_cast | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_7 : 1
		icmp_ln71 : 2
		add_ln71 : 2
		br_ln71 : 3
		j_cast : 2
		DataRAM_addr : 3
		DataRAM_3_addr : 3
		DataRAM_6_addr : 3
		DataRAM_9_addr : 3
		store_ln73 : 4
		store_ln73 : 4
		store_ln73 : 4
		store_ln73 : 4
		store_ln71 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln71_fu_150      |    0    |    14   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln71_fu_156       |    0    |    14   |
|----------|-----------------------------|---------|---------|
|   read   | RAMSel_cast_read_read_fu_72 |    0    |    0    |
|          |       empty_read_fu_78      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |        j_cast_fu_162        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue|  DataStreamReg_data_fu_170  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    28   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|j_reg_183|   13   |
+---------+--------+
|  Total  |   13   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   13   |    -   |
+-----------+--------+--------+
|   Total   |   13   |   28   |
+-----------+--------+--------+
