// Seed: 1732164798
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input tri0 id_2
    , id_18,
    output supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input tri id_7,
    input tri id_8,
    input uwire id_9,
    input uwire id_10,
    output wire id_11
    , id_19,
    input supply1 id_12,
    output supply1 id_13,
    input tri0 id_14,
    output supply0 id_15,
    output supply0 id_16
);
  wire id_20 = id_9 > id_8;
  wire id_21;
  wor  id_22 = id_7;
  module_0(
      id_20, id_20, id_20, id_19
  );
  wire id_23;
  wire id_24;
  assign id_15 = id_10 == id_21;
  wire id_25;
endmodule
