<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1582</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:16px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:8px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1582-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1582.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">35-302&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">MODEL-SPECIFIC&#160;REGISTERS (MSRS)</p>
<p style="position:absolute;top:590px;left:68px;white-space:nowrap" class="ft02">35.18.1 &#160;&#160;MSRs Unique to&#160;Intel</p>
<p style="position:absolute;top:589px;left:317px;white-space:nowrap" class="ft01">Â®</p>
<p style="position:absolute;top:590px;left:330px;white-space:nowrap" class="ft02">&#160;Xeon</p>
<p style="position:absolute;top:589px;left:376px;white-space:nowrap" class="ft01">Â®</p>
<p style="position:absolute;top:590px;left:389px;white-space:nowrap" class="ft02">&#160;Processor MP with L3 Cache</p>
<p style="position:absolute;top:621px;left:68px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-1582.html">The MSRs listed in Table&#160;35-42 apply to Intel</a></p>
<p style="position:absolute;top:618px;left:365px;white-space:nowrap" class="ft04">Â®</p>
<p style="position:absolute;top:621px;left:375px;white-space:nowrap" class="ft03">&#160;Xeon</p>
<p style="position:absolute;top:618px;left:412px;white-space:nowrap" class="ft04">Â®</p>
<p style="position:absolute;top:621px;left:423px;white-space:nowrap" class="ft03">&#160;Processor MP&#160;with up&#160;to 8MB level three cache.&#160;These proces-</p>
<p style="position:absolute;top:637px;left:68px;white-space:nowrap" class="ft07">sors&#160;can be detected by&#160;enumerating&#160;the deterministic cache parameter&#160;leaf of&#160;CPUID instruction (with EAX = 4&#160;as&#160;<br/>input) to&#160;detect the&#160;presence of the third level&#160;cache,&#160;and with CPUID&#160;reporting family encoding 0FH, model&#160;<br/>encoding 3 or 4 (see CPUID&#160;instruction&#160;for&#160;more details).</p>
<p style="position:absolute;top:189px;left:74px;white-space:nowrap" class="ft03">C000_</p>
<p style="position:absolute;top:205px;left:74px;white-space:nowrap" class="ft03">0080H</p>
<p style="position:absolute;top:189px;left:177px;white-space:nowrap" class="ft03">IA32_EFER</p>
<p style="position:absolute;top:189px;left:381px;white-space:nowrap" class="ft03">3, 4, 6</p>
<p style="position:absolute;top:189px;left:455px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:189px;left:545px;white-space:nowrap" class="ft08">Extended Feature Enables<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.</p>
<p style="position:absolute;top:234px;left:74px;white-space:nowrap" class="ft03">C000_</p>
<p style="position:absolute;top:250px;left:74px;white-space:nowrap" class="ft03">0081H</p>
<p style="position:absolute;top:234px;left:177px;white-space:nowrap" class="ft03">IA32_STAR</p>
<p style="position:absolute;top:234px;left:381px;white-space:nowrap" class="ft03">3, 4, 6</p>
<p style="position:absolute;top:234px;left:455px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:234px;left:545px;white-space:nowrap" class="ft08">System&#160;Call Target&#160;Address&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.</p>
<p style="position:absolute;top:278px;left:74px;white-space:nowrap" class="ft03">C000_</p>
<p style="position:absolute;top:295px;left:74px;white-space:nowrap" class="ft03">0082H</p>
<p style="position:absolute;top:278px;left:177px;white-space:nowrap" class="ft03">IA32_LSTAR</p>
<p style="position:absolute;top:278px;left:381px;white-space:nowrap" class="ft03">3, 4, 6</p>
<p style="position:absolute;top:278px;left:455px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:278px;left:545px;white-space:nowrap" class="ft08">IA-32e Mode&#160;System&#160;Call Target&#160;Address&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.</p>
<p style="position:absolute;top:323px;left:74px;white-space:nowrap" class="ft03">C000_</p>
<p style="position:absolute;top:340px;left:74px;white-space:nowrap" class="ft03">0084H</p>
<p style="position:absolute;top:323px;left:177px;white-space:nowrap" class="ft03">IA32_FMASK</p>
<p style="position:absolute;top:323px;left:381px;white-space:nowrap" class="ft03">3, 4, 6</p>
<p style="position:absolute;top:323px;left:455px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:323px;left:545px;white-space:nowrap" class="ft08">System&#160;Call Flag&#160;Mask (R/W)&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.</p>
<p style="position:absolute;top:368px;left:74px;white-space:nowrap" class="ft03">C000_</p>
<p style="position:absolute;top:385px;left:74px;white-space:nowrap" class="ft03">0100H</p>
<p style="position:absolute;top:368px;left:177px;white-space:nowrap" class="ft03">IA32_FS_BASE</p>
<p style="position:absolute;top:368px;left:381px;white-space:nowrap" class="ft03">3, 4, 6</p>
<p style="position:absolute;top:368px;left:455px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:368px;left:545px;white-space:nowrap" class="ft09">Map of&#160;BASE Address&#160;of&#160;FS (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.</p>
<p style="position:absolute;top:413px;left:74px;white-space:nowrap" class="ft03">C000_</p>
<p style="position:absolute;top:430px;left:74px;white-space:nowrap" class="ft03">0101H</p>
<p style="position:absolute;top:413px;left:177px;white-space:nowrap" class="ft03">IA32_GS_BASE</p>
<p style="position:absolute;top:413px;left:381px;white-space:nowrap" class="ft03">3, 4, 6</p>
<p style="position:absolute;top:413px;left:455px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:413px;left:545px;white-space:nowrap" class="ft09">Map of&#160;BASE Address&#160;of&#160;GS (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.</p>
<p style="position:absolute;top:458px;left:74px;white-space:nowrap" class="ft03">C000_</p>
<p style="position:absolute;top:475px;left:74px;white-space:nowrap" class="ft03">0102H</p>
<p style="position:absolute;top:458px;left:177px;white-space:nowrap" class="ft03">IA32_KERNEL_GSBASE</p>
<p style="position:absolute;top:458px;left:381px;white-space:nowrap" class="ft03">3, 4, 6</p>
<p style="position:absolute;top:458px;left:455px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:458px;left:545px;white-space:nowrap" class="ft09">Swap&#160;Target&#160;of&#160;BASE&#160;Address&#160;of&#160;GS&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-1283.html">e Table&#160;35-2</a>.</p>
<p style="position:absolute;top:503px;left:74px;white-space:nowrap" class="ft01">NOTES</p>
<p style="position:absolute;top:523px;left:74px;white-space:nowrap" class="ft03">1.&#160;For HT-enabled&#160;processors, there&#160;may be&#160;more&#160;than&#160;one logical processors per physical unit.&#160;If&#160;an&#160;MSR is&#160;Shared, this means&#160;that&#160;</p>
<p style="position:absolute;top:539px;left:88px;white-space:nowrap" class="ft03">one MSR&#160;is shared&#160;between logical&#160;processors.&#160;If&#160;an&#160;MSR is&#160;unique, this&#160;means that&#160;each logical processor has its&#160;own MSR.</p>
<p style="position:absolute;top:712px;left:224px;white-space:nowrap" class="ft05">Table 35-42. &#160;MSRs Unique to&#160;64-bit&#160;IntelÂ®&#160;XeonÂ® Processor MP&#160;with&#160;</p>
<p style="position:absolute;top:730px;left:371px;white-space:nowrap" class="ft05">Up to&#160;an 8&#160;MB L3 Cache</p>
<p style="position:absolute;top:784px;left:85px;white-space:nowrap" class="ft03">Register Address</p>
<p style="position:absolute;top:751px;left:264px;white-space:nowrap" class="ft03">Register&#160;Name</p>
<p style="position:absolute;top:768px;left:260px;white-space:nowrap" class="ft03">Fields and&#160;Flags</p>
<p style="position:absolute;top:751px;left:418px;white-space:nowrap" class="ft03">Model&#160;Avail-</p>
<p style="position:absolute;top:768px;left:435px;white-space:nowrap" class="ft03">ability</p>
<p style="position:absolute;top:751px;left:516px;white-space:nowrap" class="ft03">Shared/</p>
<p style="position:absolute;top:768px;left:518px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:768px;left:665px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:807px;left:75px;white-space:nowrap" class="ft03">107CCH</p>
<p style="position:absolute;top:807px;left:208px;white-space:nowrap" class="ft03">MSR_IFSB_BUSQ0</p>
<p style="position:absolute;top:807px;left:418px;white-space:nowrap" class="ft03">3, 4</p>
<p style="position:absolute;top:807px;left:500px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:807px;left:589px;white-space:nowrap" class="ft03">IFSB&#160;BUSQ Event Control&#160;and&#160;Counter&#160;</p>
<p style="position:absolute;top:823px;left:589px;white-space:nowrap" class="ft09">Register&#160;(R/W)<br/>See<a href="þÿ">&#160;Section&#160;18.17, âPerformance&#160;</a></p>
<p style="position:absolute;top:861px;left:589px;white-space:nowrap" class="ft03"><a href="þÿ">Monitoring&#160;on&#160;64-bit Intel Xeon&#160;Processor&#160;</a></p>
<p style="position:absolute;top:877px;left:589px;white-space:nowrap" class="ft03"><a href="þÿ">MP with Up to&#160;8-MByte L3&#160;Cache.â</a></p>
<p style="position:absolute;top:900px;left:75px;white-space:nowrap" class="ft03">107CDH</p>
<p style="position:absolute;top:900px;left:208px;white-space:nowrap" class="ft03">MSR_IFSB_BUSQ1</p>
<p style="position:absolute;top:900px;left:418px;white-space:nowrap" class="ft03">3, 4</p>
<p style="position:absolute;top:900px;left:500px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:900px;left:589px;white-space:nowrap" class="ft03">IFSB&#160;BUSQ Event Control&#160;and&#160;Counter&#160;</p>
<p style="position:absolute;top:916px;left:589px;white-space:nowrap" class="ft03">Register (R/W)&#160;</p>
<p style="position:absolute;top:939px;left:75px;white-space:nowrap" class="ft03">107CEH</p>
<p style="position:absolute;top:939px;left:208px;white-space:nowrap" class="ft03">MSR_IFSB_SNPQ0</p>
<p style="position:absolute;top:939px;left:418px;white-space:nowrap" class="ft03">3, 4</p>
<p style="position:absolute;top:939px;left:500px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:939px;left:589px;white-space:nowrap" class="ft03">IFSB&#160;SNPQ&#160;Event Control&#160;and Counter&#160;</p>
<p style="position:absolute;top:955px;left:589px;white-space:nowrap" class="ft08">Register (R/W)&#160;<br/>See<a href="þÿ">&#160;Section&#160;18.17, âPerformance&#160;</a></p>
<p style="position:absolute;top:993px;left:589px;white-space:nowrap" class="ft03"><a href="þÿ">Monitoring&#160;on&#160;64-bit Intel Xeon&#160;Processor&#160;</a></p>
<p style="position:absolute;top:1009px;left:589px;white-space:nowrap" class="ft03"><a href="þÿ">MP with Up to&#160;8-MByte L3&#160;Cache.â</a></p>
<p style="position:absolute;top:1032px;left:75px;white-space:nowrap" class="ft03">107CFH</p>
<p style="position:absolute;top:1032px;left:208px;white-space:nowrap" class="ft03">MSR_IFSB_SNPQ1</p>
<p style="position:absolute;top:1032px;left:418px;white-space:nowrap" class="ft03">3, 4</p>
<p style="position:absolute;top:1032px;left:500px;white-space:nowrap" class="ft03">Shared</p>
<p style="position:absolute;top:1032px;left:589px;white-space:nowrap" class="ft03">IFSB&#160;SNPQ&#160;Event Control&#160;and Counter&#160;</p>
<p style="position:absolute;top:1048px;left:589px;white-space:nowrap" class="ft03">Register&#160;(R/W)</p>
<p style="position:absolute;top:100px;left:202px;white-space:nowrap" class="ft05">Table 35-41. &#160;MSRs in the PentiumÂ® 4&#160;and IntelÂ® XeonÂ® Processors&#160;&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:94px;white-space:nowrap" class="ft03">Register&#160;</p>
<p style="position:absolute;top:141px;left:95px;white-space:nowrap" class="ft03">Address</p>
<p style="position:absolute;top:124px;left:228px;white-space:nowrap" class="ft03">Register&#160;Name</p>
<p style="position:absolute;top:141px;left:224px;white-space:nowrap" class="ft03">Fields&#160;and&#160;Flags</p>
<p style="position:absolute;top:124px;left:394px;white-space:nowrap" class="ft03">Model&#160;</p>
<p style="position:absolute;top:141px;left:396px;white-space:nowrap" class="ft03">Avail-</p>
<p style="position:absolute;top:157px;left:393px;white-space:nowrap" class="ft03">ability</p>
<p style="position:absolute;top:124px;left:470px;white-space:nowrap" class="ft03">Shared/</p>
<p style="position:absolute;top:141px;left:469px;white-space:nowrap" class="ft03">Unique</p>
<p style="position:absolute;top:138px;left:512px;white-space:nowrap" class="ft06"><i>1</i></p>
<p style="position:absolute;top:141px;left:643px;white-space:nowrap" class="ft03">Bit Description</p>
<p style="position:absolute;top:164px;left:81px;white-space:nowrap" class="ft03">&#160;Hex</p>
<p style="position:absolute;top:164px;left:135px;white-space:nowrap" class="ft03">Dec</p>
</div>
</body>
</html>
