TimeQuest Timing Analyzer report for 8-bit-cpu
Mon Jan 07 22:04:39 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst'
 13. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst1'
 14. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst3'
 15. Slow 1200mV 85C Model Setup: 'STEP:inst1|inst2'
 16. Slow 1200mV 85C Model Setup: 'CLK'
 17. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst'
 18. Slow 1200mV 85C Model Hold: 'CLK'
 19. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst1'
 20. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst3'
 21. Slow 1200mV 85C Model Hold: 'STEP:inst1|inst2'
 22. Slow 1200mV 85C Model Recovery: 'STEP:inst1|inst2'
 23. Slow 1200mV 85C Model Removal: 'STEP:inst1|inst2'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Propagation Delay
 34. Minimum Propagation Delay
 35. Output Enable Times
 36. Minimum Output Enable Times
 37. Output Disable Times
 38. Minimum Output Disable Times
 39. Slow 1200mV 85C Model Metastability Report
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst'
 47. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst1'
 48. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst3'
 49. Slow 1200mV 0C Model Setup: 'STEP:inst1|inst2'
 50. Slow 1200mV 0C Model Setup: 'CLK'
 51. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst'
 52. Slow 1200mV 0C Model Hold: 'CLK'
 53. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst1'
 54. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst3'
 55. Slow 1200mV 0C Model Hold: 'STEP:inst1|inst2'
 56. Slow 1200mV 0C Model Recovery: 'STEP:inst1|inst2'
 57. Slow 1200mV 0C Model Removal: 'STEP:inst1|inst2'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Propagation Delay
 68. Minimum Propagation Delay
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. Slow 1200mV 0C Model Metastability Report
 74. Fast 1200mV 0C Model Setup Summary
 75. Fast 1200mV 0C Model Hold Summary
 76. Fast 1200mV 0C Model Recovery Summary
 77. Fast 1200mV 0C Model Removal Summary
 78. Fast 1200mV 0C Model Minimum Pulse Width Summary
 79. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst'
 80. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst1'
 81. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst3'
 82. Fast 1200mV 0C Model Setup: 'STEP:inst1|inst2'
 83. Fast 1200mV 0C Model Setup: 'CLK'
 84. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst'
 85. Fast 1200mV 0C Model Hold: 'CLK'
 86. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst1'
 87. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst3'
 88. Fast 1200mV 0C Model Hold: 'STEP:inst1|inst2'
 89. Fast 1200mV 0C Model Recovery: 'STEP:inst1|inst2'
 90. Fast 1200mV 0C Model Removal: 'STEP:inst1|inst2'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'
 95. Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'
 96. Setup Times
 97. Hold Times
 98. Clock to Output Times
 99. Minimum Clock to Output Times
100. Propagation Delay
101. Minimum Propagation Delay
102. Output Enable Times
103. Minimum Output Enable Times
104. Output Disable Times
105. Minimum Output Disable Times
106. Fast 1200mV 0C Model Metastability Report
107. Multicorner Timing Analysis Summary
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Progagation Delay
113. Minimum Progagation Delay
114. Board Trace Model Assignments
115. Input Transition Times
116. Slow Corner Signal Integrity Metrics
117. Fast Corner Signal Integrity Metrics
118. Setup Transfers
119. Hold Transfers
120. Recovery Transfers
121. Removal Transfers
122. Report TCCS
123. Report RSKM
124. Unconstrained Paths
125. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; 8-bit-cpu                                                          ;
; Device Family      ; Cyclone III                                                        ;
; Device Name        ; EP3C55F484C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                             ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; Clock Name       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets              ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+
; CLK              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }              ;
; STEP:inst1|inst  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst }  ;
; STEP:inst1|inst1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst1 } ;
; STEP:inst1|inst2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst2 } ;
; STEP:inst1|inst3 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { STEP:inst1|inst3 } ;
+------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                     ;
+------------+-----------------+------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name       ; Note ;
+------------+-----------------+------------------+------+
; 61.63 MHz  ; 61.63 MHz       ; STEP:inst1|inst  ;      ;
; 78.56 MHz  ; 78.56 MHz       ; STEP:inst1|inst1 ;      ;
; 285.63 MHz ; 285.63 MHz      ; STEP:inst1|inst3 ;      ;
+------------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------+
; Slow 1200mV 85C Model Setup Summary        ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst  ; -15.226 ; -46.461       ;
; STEP:inst1|inst1 ; -14.917 ; -755.142      ;
; STEP:inst1|inst3 ; -10.742 ; -83.459       ;
; STEP:inst1|inst2 ; -2.801  ; -15.939       ;
; CLK              ; -0.099  ; -0.099        ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 85C Model Hold Summary        ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst  ; -0.657 ; -0.657        ;
; CLK              ; -0.534 ; -1.382        ;
; STEP:inst1|inst1 ; 0.553  ; 0.000         ;
; STEP:inst1|inst3 ; 0.757  ; 0.000         ;
; STEP:inst1|inst2 ; 2.437  ; 0.000         ;
+------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary     ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst2 ; -11.612 ; -36.733       ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 85C Model Removal Summary     ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -2.521 ; -4.597        ;
+------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------------+--------+-----------------------+
; Clock            ; Slack  ; End Point TNS         ;
+------------------+--------+-----------------------+
; STEP:inst1|inst  ; -3.201 ; -16.005               ;
; CLK              ; -3.000 ; -10.435               ;
; STEP:inst1|inst3 ; -1.487 ; -11.896               ;
; STEP:inst1|inst2 ; -1.487 ; -8.922                ;
; STEP:inst1|inst1 ; 0.143  ; 0.000                 ;
+------------------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -15.226 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -2.412     ; 13.862     ;
; -14.244 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.486     ; 11.306     ;
; -14.243 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.368     ; 11.423     ;
; -14.206 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.484     ; 11.270     ;
; -14.072 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.490     ; 11.130     ;
; -13.971 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.367     ; 11.152     ;
; -13.861 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.346     ; 11.063     ;
; -13.782 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.485     ; 10.845     ;
; -13.769 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.781     ; 10.536     ;
; -13.722 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.782     ; 10.488     ;
; -13.644 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.501     ; 10.691     ;
; -13.484 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.176     ; 10.856     ;
; -13.269 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.083     ; 14.234     ;
; -13.189 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.162     ; 10.575     ;
; -13.137 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.348     ; 10.337     ;
; -12.948 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.173     ; 10.323     ;
; -12.466 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.487     ; 9.527      ;
; -12.377 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.247     ; 11.678     ;
; -12.376 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.129     ; 11.795     ;
; -12.339 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.245     ; 11.642     ;
; -12.307 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.345     ; 9.510      ;
; -12.205 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.251     ; 11.502     ;
; -12.104 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.128     ; 11.524     ;
; -11.994 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.107     ; 11.435     ;
; -11.963 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.073     ; 12.938     ;
; -11.915 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.246     ; 11.217     ;
; -11.902 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.542     ; 10.908     ;
; -11.855 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.543     ; 10.860     ;
; -11.777 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.262     ; 11.063     ;
; -11.617 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.937     ; 11.228     ;
; -11.322 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.923     ; 10.947     ;
; -11.270 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.109     ; 10.709     ;
; -11.081 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.934     ; 10.695     ;
; -10.777 ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.118     ; 10.207     ;
; -10.768 ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.236     ; 10.080     ;
; -10.661 ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.235     ; 9.974      ;
; -10.633 ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.237     ; 9.944      ;
; -10.632 ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.119     ; 10.061     ;
; -10.603 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.248     ; 9.903      ;
; -10.535 ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.533     ; 9.550      ;
; -10.529 ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.241     ; 9.836      ;
; -10.469 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.106     ; 9.911      ;
; -10.321 ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.097     ; 9.772      ;
; -10.310 ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.532     ; 9.326      ;
; -10.308 ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.252     ; 9.604      ;
; -10.166 ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.913     ; 9.801      ;
; -10.148 ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.927     ; 9.769      ;
; -9.925  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.924     ; 9.549      ;
; -9.662  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.099     ; 9.111      ;
; -9.064  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.096     ; 8.516      ;
; -9.041  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.238     ; 8.351      ;
; -8.690  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.075     ; 9.663      ;
; -8.148  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.079     ; 9.117      ;
; -7.987  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.459     ; 7.076      ;
; -7.915  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.459     ; 7.004      ;
; -7.877  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.708     ; 4.717      ;
; -7.703  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.469     ; 6.782      ;
; -7.239  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.450     ; 6.337      ;
; -7.168  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.689     ; 4.027      ;
; -6.969  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.863     ; 3.654      ;
; -6.909  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.679     ; 3.778      ;
; -6.897  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.440     ; 6.005      ;
; -6.795  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.624     ; 5.719      ;
; -6.680  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.709     ; 4.519      ;
; -6.455  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.469     ; 5.534      ;
; -6.425  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.712     ; 4.261      ;
; -6.405  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 2.160      ; 9.613      ;
; -6.384  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.708     ; 3.224      ;
; -6.293  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.909     ; 3.932      ;
; -6.217  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 2.170      ; 9.435      ;
; -6.045  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.449     ; 5.144      ;
; -5.997  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.688     ; 2.857      ;
; -5.870  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.701     ; 3.717      ;
; -5.823  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.725     ; 3.646      ;
; -5.466  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.448     ; 4.566      ;
; -5.378  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.678      ; 7.604      ;
; -5.307  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.352      ; 7.207      ;
; -5.209  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.803     ; 3.954      ;
; -5.183  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.532     ; 3.199      ;
; -5.105  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.511     ; 3.142      ;
; -5.018  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.458     ; 4.108      ;
; -4.986  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.449     ; 4.085      ;
; -4.880  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.442     ; 3.986      ;
; -4.745  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.428     ; 3.865      ;
; -4.669  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.453     ; 3.764      ;
; -4.594  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.839     ; 3.303      ;
; -4.574  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -3.884     ; 1.738      ;
; -4.574  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -3.884     ; 1.738      ;
; -4.562  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.645     ; 3.965      ;
; -4.542  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.700     ; 2.390      ;
; -4.525  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -3.885     ; 1.688      ;
; -4.456  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.759     ; 3.245      ;
; -4.400  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.645     ; 3.803      ;
; -4.292  ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.838     ; 3.002      ;
; -4.237  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.646     ; 3.639      ;
; -4.221  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.646     ; 3.623      ;
; -4.187  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.444     ; 3.291      ;
; -4.182  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.080     ; 5.150      ;
; -4.173  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -3.885     ; 1.336      ;
; -4.166  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -3.885     ; 1.329      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -14.917 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.936     ; 11.858     ;
; -14.261 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.623     ; 11.972     ;
; -12.612 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.727      ; 12.634     ;
; -12.604 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.709      ; 12.588     ;
; -12.459 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.728      ; 12.491     ;
; -12.407 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.862      ; 12.907     ;
; -12.357 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.140      ; 12.587     ;
; -12.335 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.009      ; 12.669     ;
; -12.277 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.541      ; 12.274     ;
; -12.277 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.058      ; 12.832     ;
; -12.265 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.008      ; 12.605     ;
; -12.249 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.706      ; 12.219     ;
; -12.247 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.087      ; 12.832     ;
; -12.246 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.006      ; 12.588     ;
; -12.211 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.864      ; 12.490     ;
; -12.210 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.066      ; 12.765     ;
; -12.170 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.009      ; 12.530     ;
; -12.160 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.757      ; 12.422     ;
; -12.148 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.863      ; 12.448     ;
; -12.146 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.076      ; 12.684     ;
; -12.087 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.053      ; 12.830     ;
; -12.062 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.141      ; 12.341     ;
; -12.054 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.760      ; 12.320     ;
; -12.047 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.070      ; 12.608     ;
; -12.015 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.544      ; 12.172     ;
; -11.991 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.057      ; 12.554     ;
; -11.958 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.087      ; 12.552     ;
; -11.917 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.076      ; 12.443     ;
; -11.854 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.048      ; 12.407     ;
; -11.852 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.061      ; 12.589     ;
; -11.849 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.878      ; 12.173     ;
; -11.846 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.358      ; 12.370     ;
; -11.843 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.938     ; 8.782      ;
; -11.803 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.086      ; 12.579     ;
; -11.788 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.088      ; 12.566     ;
; -11.735 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.074      ; 12.315     ;
; -11.729 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -3.025     ; 8.081      ;
; -11.725 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.707      ; 11.713     ;
; -11.718 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.010      ; 12.053     ;
; -11.679 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.065      ; 12.223     ;
; -11.674 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.867      ; 11.980     ;
; -11.658 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.075      ; 12.225     ;
; -11.569 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.700     ; 8.246      ;
; -11.563 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.862      ; 12.090     ;
; -11.506 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.409      ; 12.468     ;
; -11.471 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.046      ; 12.206     ;
; -11.466 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.408      ; 11.961     ;
; -11.432 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.009      ; 11.801     ;
; -11.407 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.062      ; 11.952     ;
; -11.394 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.712     ; 8.516      ;
; -11.392 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.086      ; 11.985     ;
; -11.364 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 2.267      ; 12.967     ;
; -11.318 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.530      ; 11.466     ;
; -11.279 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.342      ; 11.807     ;
; -11.239 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.068      ; 11.772     ;
; -11.232 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.060      ; 11.981     ;
; -11.224 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.387     ; 8.671      ;
; -11.217 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.058      ; 11.772     ;
; -11.215 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.225      ; 12.135     ;
; -11.164 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.578     ; 8.420      ;
; -11.152 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.056      ; 11.884     ;
; -11.142 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.053      ; 11.884     ;
; -11.123 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.696     ; 8.261      ;
; -11.119 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 2.107      ; 12.716     ;
; -11.034 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.059      ; 11.582     ;
; -11.011 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 2.086      ; 12.589     ;
; -10.989 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.625     ; 8.698      ;
; -10.985 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 2.279      ; 12.596     ;
; -10.684 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 2.433      ; 12.652     ;
; -10.601 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 2.268      ; 12.566     ;
; -10.478 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 2.276      ; 12.096     ;
; -10.319 ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.364     ; 9.730      ;
; -10.295 ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.533     ; 9.718      ;
; -10.257 ; ALU_MD:inst7|inst8[4]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.531     ; 9.682      ;
; -10.212 ; ALU_MD:inst7|inst8[4]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.363     ; 9.624      ;
; -10.184 ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.365     ; 9.594      ;
; -10.165 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.083     ; 9.857      ;
; -10.131 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.252     ; 9.835      ;
; -10.123 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.537     ; 9.542      ;
; -10.081 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.185      ; 9.856      ;
; -10.080 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.369     ; 9.486      ;
; -10.079 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.185      ; 9.902      ;
; -10.059 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.054      ; 9.938      ;
; -10.050 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.064     ; 9.811      ;
; -10.020 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.084     ; 9.711      ;
; -10.009 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.017     ; 9.998      ;
; -10.008 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.101      ; 10.115     ;
; -10.001 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.103      ; 10.101     ;
; -9.992  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.015     ; 9.974      ;
; -9.976  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.013      ; 9.996      ;
; -9.975  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.131      ; 10.113     ;
; -9.971  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.132      ; 10.101     ;
; -9.971  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.015     ; 9.962      ;
; -9.965  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 2.292      ; 11.753     ;
; -9.962  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.014      ; 9.974      ;
; -9.943  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.063     ; 9.705      ;
; -9.938  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.015      ; 9.960      ;
; -9.936  ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.184      ; 9.710      ;
; -9.926  ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.221      ; 9.785      ;
; -9.918  ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.221      ; 9.729      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -10.742 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.867      ; 12.610     ;
; -10.648 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.867      ; 12.516     ;
; -10.573 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.867      ; 12.441     ;
; -10.559 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.867      ; 12.427     ;
; -10.496 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.867      ; 12.364     ;
; -10.466 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.867      ; 12.334     ;
; -10.109 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.867      ; 11.977     ;
; -9.866  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.867      ; 11.734     ;
; -9.621  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.207     ; 9.915      ;
; -9.620  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.089     ; 10.032     ;
; -9.449  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.211     ; 9.739      ;
; -9.348  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.088     ; 9.761      ;
; -9.238  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.067     ; 9.672      ;
; -9.223  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.205     ; 9.519      ;
; -9.218  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.503     ; 9.216      ;
; -9.195  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.207     ; 9.489      ;
; -9.194  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.089     ; 9.606      ;
; -9.190  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.088     ; 9.603      ;
; -9.181  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.206     ; 9.476      ;
; -9.159  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.206     ; 9.454      ;
; -9.154  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.088     ; 9.567      ;
; -9.127  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.207     ; 9.421      ;
; -9.126  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.089     ; 9.538      ;
; -9.091  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.211     ; 9.381      ;
; -9.089  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.205     ; 9.385      ;
; -9.074  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.205     ; 9.370      ;
; -9.046  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.207     ; 9.340      ;
; -9.045  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.089     ; 9.457      ;
; -9.038  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.205     ; 9.334      ;
; -8.993  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.502     ; 8.992      ;
; -8.981  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.088     ; 9.394      ;
; -8.972  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.206     ; 9.267      ;
; -8.964  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.206     ; 9.259      ;
; -8.956  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.222     ; 9.235      ;
; -8.955  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.211     ; 9.245      ;
; -8.942  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.211     ; 9.232      ;
; -8.922  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.222     ; 9.201      ;
; -8.914  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.088     ; 9.327      ;
; -8.883  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.067     ; 9.317      ;
; -8.874  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.206     ; 9.169      ;
; -8.854  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.088     ; 9.267      ;
; -8.786  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.103      ; 9.390      ;
; -8.781  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.222     ; 9.060      ;
; -8.766  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.211     ; 9.056      ;
; -8.752  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.103      ; 9.356      ;
; -8.745  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.211     ; 9.035      ;
; -8.744  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.067     ; 9.178      ;
; -8.734  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.067     ; 9.168      ;
; -8.721  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.222     ; 9.000      ;
; -8.665  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.206     ; 8.960      ;
; -8.652  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.502     ; 8.651      ;
; -8.611  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.103      ; 9.215      ;
; -8.608  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.106      ; 9.215      ;
; -8.605  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.503     ; 8.603      ;
; -8.579  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.117      ; 9.197      ;
; -8.574  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.502     ; 8.573      ;
; -8.573  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.222     ; 8.852      ;
; -8.561  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.103      ; 9.165      ;
; -8.558  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.067     ; 8.992      ;
; -8.551  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.088     ; 8.964      ;
; -8.534  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.067     ; 8.968      ;
; -8.527  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.222     ; 8.806      ;
; -8.510  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.206     ; 8.805      ;
; -8.442  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.117      ; 9.060      ;
; -8.419  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.207     ; 8.713      ;
; -8.418  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.089     ; 8.830      ;
; -8.406  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.222     ; 8.685      ;
; -8.401  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.103      ; 9.005      ;
; -8.367  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.103      ; 8.971      ;
; -8.345  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.069     ; 8.777      ;
; -8.246  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.103      ; 8.850      ;
; -8.151  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.117      ; 8.769      ;
; -8.115  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.117      ; 8.733      ;
; -8.020  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.069     ; 8.452      ;
; -8.008  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.069     ; 8.440      ;
; -7.831  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.106      ; 8.438      ;
; -7.747  ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.066     ; 8.182      ;
; -7.724  ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.208     ; 8.017      ;
; -7.678  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.222     ; 7.957      ;
; -7.518  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.103      ; 8.122      ;
; -7.387  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.865      ; 9.253      ;
; -7.376  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.865      ; 9.242      ;
; -7.241  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.865      ; 9.107      ;
; -7.178  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.865      ; 9.044      ;
; -6.792  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.865      ; 8.658      ;
; -6.791  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.865      ; 8.657      ;
; -6.764  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 6.836      ;
; -6.692  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 6.764      ;
; -6.583  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 6.655      ;
; -6.580  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.865      ; 8.446      ;
; -6.577  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.865      ; 8.443      ;
; -6.511  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 6.583      ;
; -6.246  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 6.318      ;
; -6.222  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 6.294      ;
; -6.200  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 6.272      ;
; -6.174  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 6.246      ;
; -6.114  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 6.186      ;
; -6.042  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 6.114      ;
; -5.971  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 6.043      ;
; -5.899  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.429     ; 5.971      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -2.801 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.223      ; 5.025      ;
; -2.797 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.223      ; 5.021      ;
; -2.794 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.224      ; 5.019      ;
; -2.751 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.224      ; 4.976      ;
; -2.402 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.227      ; 4.630      ;
; -2.394 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.225      ; 4.620      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                     ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.099 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 5.058      ; 5.909      ;
; -0.094 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 5.058      ; 5.904      ;
; 0.042  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 5.058      ; 5.768      ;
; 0.143  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 5.058      ; 5.667      ;
; 0.176  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 5.049      ; 6.125      ;
; 0.259  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 5.049      ; 5.542      ;
; 0.315  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 5.049      ; 5.986      ;
; 0.315  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 5.049      ; 5.486      ;
; 0.353  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 5.049      ; 5.448      ;
; 0.520  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 5.058      ; 5.790      ;
; 0.522  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 5.058      ; 5.288      ;
; 0.527  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 5.058      ; 5.783      ;
; 0.610  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 5.058      ; 5.700      ;
; 0.726  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 5.049      ; 5.575      ;
; 0.731  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 5.058      ; 5.579      ;
; 0.848  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 5.058      ; 5.462      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -0.657 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 4.188      ; 4.066      ;
; -0.552 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 4.188      ; 4.171      ;
; -0.300 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 4.188      ; 3.923      ;
; -0.171 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 4.188      ; 4.052      ;
; 0.374  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 1.855      ; 2.764      ;
; 0.465  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.855      ; 2.855      ;
; 0.940  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.855      ; 2.830      ;
; 1.024  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 1.855      ; 2.914      ;
; 1.796  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.758     ; 0.812      ;
; 1.801  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.755     ; 0.820      ;
; 2.038  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.007     ; 0.805      ;
; 2.045  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.004     ; 0.815      ;
; 2.047  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.007     ; 0.814      ;
; 2.054  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.007     ; 0.821      ;
; 2.083  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.008     ; 0.849      ;
; 2.095  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.006     ; 0.863      ;
; 2.443  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.227     ; 1.490      ;
; 2.803  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.225     ; 1.852      ;
; 2.868  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.858     ; 2.284      ;
; 2.927  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.858     ; 2.343      ;
; 2.956  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.858     ; 2.372      ;
; 2.961  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.858     ; 2.377      ;
; 3.034  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.858     ; 2.450      ;
; 3.142  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.858     ; 2.558      ;
; 3.373  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.632      ; 4.779      ;
; 3.392  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.945      ; 5.111      ;
; 3.441  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.858     ; 2.857      ;
; 3.448  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.050     ; 2.172      ;
; 3.550  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.858     ; 2.966      ;
; 3.660  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.047     ; 2.387      ;
; 3.784  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.053     ; 2.505      ;
; 3.885  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.065     ; 2.594      ;
; 4.084  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.059     ; 2.799      ;
; 4.150  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.224     ; 3.200      ;
; 4.175  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.224     ; 3.225      ;
; 4.251  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.052     ; 2.973      ;
; 4.309  ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.399     ; 2.684      ;
; 4.341  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.223     ; 3.392      ;
; 4.408  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.085      ; 4.747      ;
; 4.468  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.557     ; 1.185      ;
; 4.480  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.557     ; 1.197      ;
; 4.488  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.560     ; 1.202      ;
; 4.497  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.223     ; 3.548      ;
; 4.518  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.333     ; 2.959      ;
; 4.576  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.421      ; 7.251      ;
; 4.631  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.400     ; 3.005      ;
; 4.656  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.412      ; 7.322      ;
; 4.698  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -2.258     ; 2.214      ;
; 4.726  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.051     ; 3.449      ;
; 4.778  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.558     ; 1.494      ;
; 4.782  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.061     ; 3.495      ;
; 4.797  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.037     ; 3.534      ;
; 4.810  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.556     ; 1.528      ;
; 4.816  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.556     ; 1.534      ;
; 4.888  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.066     ; 3.596      ;
; 4.927  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.057     ; 3.644      ;
; 4.998  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.349     ; 3.423      ;
; 5.101  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.521     ; 4.354      ;
; 5.102  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -2.077     ; 2.799      ;
; 5.247  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.697     ; 4.324      ;
; 5.260  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -2.098     ; 2.936      ;
; 5.291  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.056     ; 4.009      ;
; 5.390  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.855     ; 4.309      ;
; 5.416  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.079      ; 5.749      ;
; 5.571  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.698     ; 4.647      ;
; 5.624  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.719     ; 4.679      ;
; 5.728  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -2.283     ; 3.219      ;
; 5.750  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.067     ; 4.457      ;
; 5.757  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.067     ; 4.464      ;
; 5.892  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.858     ; 4.808      ;
; 5.904  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -2.259     ; 3.419      ;
; 5.931  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.853     ; 4.852      ;
; 5.938  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.532     ; 5.180      ;
; 6.007  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.057     ; 4.724      ;
; 6.015  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.535     ; 5.254      ;
; 6.085  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.132     ; 4.727      ;
; 6.190  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.869     ; 5.095      ;
; 6.212  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.854     ; 5.132      ;
; 6.216  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.700     ; 5.290      ;
; 6.250  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.076     ; 4.948      ;
; 6.263  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -2.424     ; 3.613      ;
; 6.292  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -2.270     ; 3.796      ;
; 6.312  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -3.390     ; 2.696      ;
; 6.449  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.131     ; 5.092      ;
; 6.472  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -2.267     ; 3.979      ;
; 6.525  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.706     ; 5.593      ;
; 6.568  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -3.409     ; 2.933      ;
; 6.583  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.048     ; 5.309      ;
; 6.594  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.092      ; 6.940      ;
; 6.611  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.225     ; 5.160      ;
; 6.629  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.707     ; 5.696      ;
; 6.648  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.853     ; 5.569      ;
; 6.686  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.864     ; 5.596      ;
; 6.741  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.530     ; 5.985      ;
; 6.742  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.718     ; 5.798      ;
; 6.891  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.058     ; 5.607      ;
; 6.902  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -3.381     ; 3.295      ;
; 6.935  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.867     ; 5.842      ;
; 6.977  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.709     ; 6.042      ;
; 7.080  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -3.558     ; 3.296      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.534 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 5.266      ; 5.235      ;
; -0.432 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 5.266      ; 5.337      ;
; -0.397 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 5.257      ; 5.363      ;
; -0.315 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 5.266      ; 5.454      ;
; -0.237 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 5.266      ; 5.532      ;
; -0.230 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 5.266      ; 5.539      ;
; -0.210 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 5.266      ; 5.059      ;
; -0.019 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 5.257      ; 5.241      ;
; -0.002 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 5.257      ; 5.758      ;
; 0.018  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 5.257      ; 5.278      ;
; 0.071  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 5.257      ; 5.331      ;
; 0.131  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 5.257      ; 5.891      ;
; 0.162  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 5.266      ; 5.431      ;
; 0.260  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 5.266      ; 5.529      ;
; 0.390  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 5.266      ; 5.659      ;
; 0.396  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 5.266      ; 5.665      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.553 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.879      ; 1.952      ;
; 0.608 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.682      ; 5.290      ;
; 0.632 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.503      ; 2.135      ;
; 0.797 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.369      ; 5.166      ;
; 0.816 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.682      ; 2.018      ;
; 0.889 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.498      ; 5.387      ;
; 0.920 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.679      ; 2.119      ;
; 0.958 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.185      ; 5.143      ;
; 0.968 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.500      ; 2.468      ;
; 1.031 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.474      ; 5.505      ;
; 1.135 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.161      ; 5.296      ;
; 1.138 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.470      ; 2.608      ;
; 1.205 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.219      ; 4.424      ;
; 1.229 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.532      ; 4.761      ;
; 1.257 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.971      ; 5.228      ;
; 1.258 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.284      ; 5.542      ;
; 1.261 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.485      ; 5.746      ;
; 1.273 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.992      ; 5.265      ;
; 1.294 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.611      ; 4.905      ;
; 1.297 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.298      ; 4.595      ;
; 1.306 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.695      ; 2.521      ;
; 1.328 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.305      ; 5.633      ;
; 1.343 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.172      ; 5.515      ;
; 1.356 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.169      ; 5.525      ;
; 1.357 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.482      ; 5.839      ;
; 1.405 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.337      ; 2.742      ;
; 1.424 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.473      ; 5.897      ;
; 1.426 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.160      ; 5.586      ;
; 1.506 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.809      ; 1.835      ;
; 1.519 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.773      ; 1.812      ;
; 1.543 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.481      ; 3.024      ;
; 1.556 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.676      ; 3.232      ;
; 1.559 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.612      ; 5.171      ;
; 1.584 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.223      ; 4.807      ;
; 1.584 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.671      ; 2.775      ;
; 1.594 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.213      ; 4.807      ;
; 1.623 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.212      ; 4.835      ;
; 1.647 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.208      ; 4.855      ;
; 1.688 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.910      ; 4.598      ;
; 1.698 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.900      ; 4.598      ;
; 1.715 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.287      ; 3.002      ;
; 1.727 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.899      ; 4.626      ;
; 1.742 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.902      ; 4.644      ;
; 1.743 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.215      ; 4.958      ;
; 1.747 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.209      ; 1.956      ;
; 1.748 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.299      ; 5.047      ;
; 1.751 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.895      ; 4.646      ;
; 1.768 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.463      ; 3.231      ;
; 1.773 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.729      ; 2.022      ;
; 1.836 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.483      ; 3.319      ;
; 1.841 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.502      ; 2.863      ;
; 1.851 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.557      ; 4.408      ;
; 1.851 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.492      ; 3.343      ;
; 1.852 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.870      ; 4.722      ;
; 1.865 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.808      ; 2.193      ;
; 1.872 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.471      ; 3.343      ;
; 1.885 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.481      ; 2.886      ;
; 1.897 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.670      ; 3.087      ;
; 1.900 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.056      ; 1.956      ;
; 1.902 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.305      ; 5.207      ;
; 1.907 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.191      ; 3.098      ;
; 1.916 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.502      ; 1.938      ;
; 1.929 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.216      ; 2.145      ;
; 1.942 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.701      ; 4.643      ;
; 1.943 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.014      ; 4.957      ;
; 1.999 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.056      ; 2.055      ;
; 2.001 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.201      ; 5.202      ;
; 2.008 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.423      ; 1.951      ;
; 2.029 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.576      ; 5.605      ;
; 2.032 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.168      ; 2.200      ;
; 2.035 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.226      ; 5.261      ;
; 2.041 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.230      ; 5.271      ;
; 2.048 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.392      ; 2.440      ;
; 2.054 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.712      ; 4.766      ;
; 2.064 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.025      ; 5.089      ;
; 2.073 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.214      ; 5.287      ;
; 2.079 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.057      ; 2.136      ;
; 2.081 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.263      ; 5.344      ;
; 2.091 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.992      ; 5.083      ;
; 2.105 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.888      ; 4.993      ;
; 2.133 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.223      ; 2.356      ;
; 2.141 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.188      ; 2.329      ;
; 2.142 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.356      ; 2.018      ;
; 2.145 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.917      ; 5.062      ;
; 2.150 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.248      ; 2.398      ;
; 2.150 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.202      ; 2.352      ;
; 2.151 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.197      ; 2.348      ;
; 2.152 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.163      ; 5.315      ;
; 2.152 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.360      ; 2.032      ;
; 2.154 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.198      ; 2.352      ;
; 2.162 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.901      ; 5.063      ;
; 2.170 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.931      ; 5.101      ;
; 2.172 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.216      ; 2.388      ;
; 2.190 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.288      ; 3.478      ;
; 2.209 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.961      ; 3.170      ;
; 2.224 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.913      ; 5.137      ;
; 2.226 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.360      ; 2.106      ;
; 2.227 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.441      ; 2.188      ;
; 2.245 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.244      ; 5.489      ;
; 2.245 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; -0.309     ; 1.936      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.757 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.054      ;
; 0.760 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.057      ;
; 0.765 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.062      ;
; 0.766 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.063      ;
; 0.768 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.065      ;
; 0.782 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.079      ;
; 0.785 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.082      ;
; 1.112 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.409      ;
; 1.119 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.416      ;
; 1.120 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.417      ;
; 1.121 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.418      ;
; 1.121 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.418      ;
; 1.129 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.426      ;
; 1.129 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.426      ;
; 1.130 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.427      ;
; 1.146 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.443      ;
; 1.155 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.452      ;
; 1.243 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.540      ;
; 1.250 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.547      ;
; 1.252 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.549      ;
; 1.252 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.549      ;
; 1.259 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.556      ;
; 1.260 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.557      ;
; 1.261 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.558      ;
; 1.269 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.566      ;
; 1.270 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.567      ;
; 1.286 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.583      ;
; 1.383 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.680      ;
; 1.390 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.687      ;
; 1.399 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.696      ;
; 1.400 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.697      ;
; 1.401 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.698      ;
; 1.409 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.706      ;
; 1.530 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.827      ;
; 1.540 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 1.837      ;
; 1.889 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.085      ; 2.186      ;
; 1.922 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 3.037      ; 4.691      ;
; 1.972 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.724      ; 4.428      ;
; 2.322 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 3.037      ; 5.091      ;
; 2.511 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.724      ; 4.967      ;
; 2.610 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 3.037      ; 5.379      ;
; 2.681 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 3.037      ; 5.450      ;
; 2.711 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.724      ; 5.167      ;
; 2.785 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.724      ; 5.241      ;
; 2.805 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.724      ; 5.261      ;
; 2.805 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.033      ; 2.570      ;
; 2.815 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 3.037      ; 5.584      ;
; 2.823 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.513      ; 6.568      ;
; 2.823 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.513      ; 6.568      ;
; 2.823 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.513      ; 6.568      ;
; 2.823 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.513      ; 6.568      ;
; 2.823 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.513      ; 6.568      ;
; 2.823 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.513      ; 6.568      ;
; 2.823 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.513      ; 6.568      ;
; 2.823 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.513      ; 6.568      ;
; 2.828 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.045      ; 2.605      ;
; 2.908 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.307     ; 2.333      ;
; 2.934 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.042      ; 2.708      ;
; 2.955 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.724      ; 5.411      ;
; 2.956 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 3.037      ; 5.725      ;
; 2.969 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 3.037      ; 5.738      ;
; 3.031 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.724      ; 5.487      ;
; 3.053 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.027      ; 2.812      ;
; 3.117 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.241     ; 2.608      ;
; 3.119 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.308     ; 2.543      ;
; 3.260 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.724      ; 5.716      ;
; 3.262 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.040      ; 3.034      ;
; 3.269 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.031      ; 3.032      ;
; 3.269 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 3.037      ; 6.038      ;
; 3.270 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.039      ; 3.041      ;
; 3.518 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.055      ; 3.305      ;
; 3.540 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.026      ; 3.298      ;
; 3.544 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.035      ; 3.311      ;
; 3.615 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.257     ; 3.090      ;
; 3.737 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.041      ; 3.510      ;
; 3.859 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.006     ; 2.585      ;
; 3.866 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.166     ; 2.432      ;
; 3.943 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.036      ; 3.711      ;
; 3.968 ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.395      ; 4.095      ;
; 4.111 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.237      ; 4.080      ;
; 4.113 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.985     ; 2.860      ;
; 4.280 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.025      ; 4.037      ;
; 4.287 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.025      ; 4.044      ;
; 4.582 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.394      ; 4.708      ;
; 4.587 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.571      ; 4.890      ;
; 4.589 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.025      ; 4.346      ;
; 4.590 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.560      ; 4.882      ;
; 4.614 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.557      ; 4.903      ;
; 4.625 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.167     ; 3.190      ;
; 4.661 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.025      ; 4.418      ;
; 4.704 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.392      ; 4.828      ;
; 4.733 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.332     ; 3.133      ;
; 4.737 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.040     ; 4.429      ;
; 4.789 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.223      ; 4.744      ;
; 4.903 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.234      ; 4.869      ;
; 4.909 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -1.178     ; 3.463      ;
; 4.910 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.025      ; 4.667      ;
; 4.917 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.025      ; 4.674      ;
; 4.937 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.039     ; 4.630      ;
; 4.974 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.025      ; 4.731      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 2.437 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.646      ; 4.315      ;
; 2.445 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.649      ; 4.326      ;
; 2.731 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.646      ; 4.609      ;
; 2.783 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.646      ; 4.661      ;
; 2.787 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.645      ; 4.664      ;
; 2.792 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.645      ; 4.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -11.612 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.225      ; 13.838     ;
; -10.630 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.151      ; 11.282     ;
; -10.629 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.269      ; 11.399     ;
; -10.592 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.153      ; 11.246     ;
; -10.458 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.147      ; 11.106     ;
; -10.357 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.270      ; 11.128     ;
; -10.247 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.291      ; 11.039     ;
; -10.168 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.152      ; 10.821     ;
; -10.155 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.144     ; 10.512     ;
; -10.108 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.145     ; 10.464     ;
; -10.030 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.136      ; 10.667     ;
; -9.870  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.461      ; 10.832     ;
; -9.575  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.475      ; 10.551     ;
; -9.523  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.289      ; 10.313     ;
; -9.334  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.464      ; 10.299     ;
; -8.852  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.150      ; 9.503      ;
; -8.693  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.292      ; 9.486      ;
; -6.995  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.073     ; 7.423      ;
; -6.663  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.053     ; 7.111      ;
; -6.087  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.228     ; 6.360      ;
; -5.879  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.072     ; 6.308      ;
; -5.816  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.044     ; 6.273      ;
; -5.647  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 3.557      ; 10.205     ;
; -5.598  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 3.557      ; 10.156     ;
; -5.287  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.052     ; 5.736      ;
; -5.185  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 3.556      ; 9.742      ;
; -5.172  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 3.556      ; 9.729      ;
; -4.459  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 3.558      ; 9.018      ;
; 0.182   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 5.412      ; 5.992      ;
; 0.256   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 5.412      ; 5.918      ;
; 0.260   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 5.411      ; 5.913      ;
; 0.412   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 5.411      ; 5.761      ;
; 0.425   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 5.412      ; 5.749      ;
; 0.437   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 5.412      ; 5.737      ;
; 0.471   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 5.411      ; 5.702      ;
; 0.527   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 5.411      ; 6.146      ;
; 0.533   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 5.412      ; 6.141      ;
; 0.581   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 5.412      ; 6.093      ;
; 0.667   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 5.411      ; 5.506      ;
; 0.695   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 5.411      ; 5.978      ;
; 0.713   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 5.412      ; 5.961      ;
; 0.720   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 5.411      ; 5.953      ;
; 0.824   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 5.412      ; 5.850      ;
; 0.938   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 5.411      ; 5.735      ;
; 2.164   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 5.413      ; 4.011      ;
; 2.298   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 5.413      ; 3.877      ;
; 2.738   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 5.413      ; 3.937      ;
; 2.848   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 5.413      ; 3.827      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -2.521 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 5.661      ; 3.613      ;
; -2.436 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 5.661      ; 3.718      ;
; -2.040 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 5.661      ; 3.614      ;
; -1.911 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 5.661      ; 3.743      ;
; -0.662 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 5.660      ; 5.471      ;
; -0.556 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 5.661      ; 5.578      ;
; -0.526 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 5.660      ; 5.627      ;
; -0.435 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 5.661      ; 5.719      ;
; -0.431 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 5.660      ; 5.222      ;
; -0.423 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 5.660      ; 5.710      ;
; -0.420 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 5.661      ; 5.734      ;
; -0.337 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 5.660      ; 5.816      ;
; -0.324 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 5.661      ; 5.810      ;
; -0.282 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 5.660      ; 5.371      ;
; -0.207 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 5.661      ; 5.447      ;
; -0.184 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 5.660      ; 5.469      ;
; -0.140 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 5.661      ; 5.514      ;
; -0.058 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 5.661      ; 5.596      ;
; -0.056 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 5.661      ; 5.598      ;
; -0.054 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 5.660      ; 5.599      ;
; 2.896  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 3.885      ; 7.013      ;
; 4.309  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 3.884      ; 8.425      ;
; 4.355  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 3.885      ; 8.472      ;
; 4.372  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 3.884      ; 8.488      ;
; 4.492  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 3.885      ; 8.609      ;
; 4.659  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.767      ; 5.158      ;
; 4.802  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.609      ; 5.143      ;
; 4.849  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.766      ; 5.347      ;
; 4.869  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.943      ; 5.544      ;
; 5.000  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.416      ; 5.148      ;
; 5.118  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.764      ; 5.614      ;
; 5.170  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.606      ; 5.508      ;
; 5.207  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.932      ; 5.871      ;
; 5.256  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.745      ; 5.733      ;
; 5.279  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.646      ; 7.157      ;
; 5.317  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.424      ; 5.473      ;
; 5.335  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.929      ; 5.996      ;
; 5.351  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.333      ; 5.416      ;
; 5.354  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.332      ; 5.418      ;
; 5.454  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.610      ; 5.796      ;
; 5.485  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.611      ; 5.828      ;
; 5.488  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.397      ; 5.617      ;
; 5.510  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.595      ; 5.837      ;
; 5.627  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.746      ; 6.105      ;
; 5.676  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.247      ; 5.655      ;
; 5.748  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.611      ; 6.091      ;
; 6.129  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.415      ; 6.276      ;
; 6.379  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.396      ; 6.507      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.239  ; 0.474        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.242  ; 0.477        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.242  ; 0.477        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.242  ; 0.477        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.246  ; 0.481        ; 0.235          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.268  ; 0.503        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.272  ; 0.507        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.272  ; 0.507        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.273  ; 0.508        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.274  ; 0.509        ; 0.235          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.446  ; 0.446        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.451  ; 0.451        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.459  ; 0.459        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.539  ; 0.539        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.547  ; 0.547        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.551  ; 0.551        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.094  ; 0.314        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.094  ; 0.314        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.094  ; 0.314        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.097  ; 0.317        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.097  ; 0.317        ; 0.220          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.366  ; 0.366        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.378  ; 0.378        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.378  ; 0.378        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.445  ; 0.445        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.483  ; 0.483        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.487  ; 0.675        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.487  ; 0.675        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.490  ; 0.678        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.490  ; 0.678        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.490  ; 0.678        ; 0.188          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.552  ; 0.552        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.616  ; 0.616        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.616  ; 0.616        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.627  ; 0.627        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.627  ; 0.627        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.630  ; 0.630        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.630  ; 0.630        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.630  ; 0.630        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.237  ; 0.457        ; 0.220          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.353  ; 0.541        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.482  ; 0.482        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.506  ; 0.506        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.518  ; 0.518        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                      ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.143  ; 0.363        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; 0.144  ; 0.364        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.144  ; 0.364        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.144  ; 0.364        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.144  ; 0.364        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.145  ; 0.365        ; 0.220          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; 0.412  ; 0.412        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.414  ; 0.414        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.425  ; 0.425        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.443  ; 0.631        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.443  ; 0.631        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; 0.443  ; 0.631        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.443  ; 0.631        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.444  ; 0.632        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; 0.444  ; 0.632        ; 0.188          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.572  ; 0.572        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.572  ; 0.572        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.583  ; 0.583        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.584  ; 0.584        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
; 0.584  ; 0.584        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                       ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; 0.143 ; 0.143        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ;
; 0.143 ; 0.143        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ;
; 0.144 ; 0.144        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ;
; 0.144 ; 0.144        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ;
; 0.145 ; 0.145        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ;
; 0.164 ; 0.164        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ;
; 0.175 ; 0.175        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ;
; 0.176 ; 0.176        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; 0.177 ; 0.177        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ;
; 0.177 ; 0.177        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; 0.177 ; 0.177        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; 0.181 ; 0.181        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[2]|datad                               ;
; 0.181 ; 0.181        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[4]|datad                               ;
; 0.182 ; 0.182        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[6]|datad                               ;
; 0.182 ; 0.182        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[7]|datad                               ;
; 0.183 ; 0.183        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[3]|datad                               ;
; 0.196 ; 0.196        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ;
; 0.197 ; 0.197        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ;
; 0.197 ; 0.197        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ;
; 0.197 ; 0.197        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ;
; 0.197 ; 0.197        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ;
; 0.198 ; 0.198        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ;
; 0.198 ; 0.198        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ;
; 0.198 ; 0.198        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ;
; 0.201 ; 0.201        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ;
; 0.204 ; 0.204        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[1]|dataa                               ;
; 0.205 ; 0.205        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ;
; 0.205 ; 0.205        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[0]|dataa                               ;
; 0.205 ; 0.205        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[5]|dataa                               ;
; 0.213 ; 0.213        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[7]|datad                        ;
; 0.214 ; 0.214        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[5]|datad                        ;
; 0.214 ; 0.214        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst5~clkctrl|inclk[0]                       ;
; 0.214 ; 0.214        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst5~clkctrl|outclk                         ;
; 0.215 ; 0.215        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[2]|datad                        ;
; 0.215 ; 0.215        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[3]|datad                        ;
; 0.215 ; 0.215        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[6]|datad                        ;
; 0.217 ; 0.217        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[4]|datac                        ;
; 0.234 ; 0.234        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[3]|datad                                ;
; 0.235 ; 0.235        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[6]|datad                                ;
; 0.235 ; 0.235        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[7]|datad                                ;
; 0.236 ; 0.236        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[1]|datad                                ;
; 0.236 ; 0.236        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[2]|datad                                ;
; 0.236 ; 0.236        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[4]|datad                                ;
; 0.239 ; 0.239        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[5]|datad                                ;
; 0.240 ; 0.240        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ;
; 0.243 ; 0.243        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|inclk[0]                             ;
; 0.243 ; 0.243        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|outclk                               ;
; 0.250 ; 0.250        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[0]|dataa                                ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|inclk[0]                       ;
; 0.267 ; 0.267        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|outclk                         ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ;
; 0.284 ; 0.284        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[4]                                    ;
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[0]                                    ;
; 0.294 ; 0.294        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[6]                                    ;
; 0.298 ; 0.298        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ;
; 0.310 ; 0.310        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[4]|datac                               ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ;
; 0.316 ; 0.316        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[2]|datad                               ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ;
; 0.319 ; 0.319        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ;
; 0.320 ; 0.320        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ;
; 0.322 ; 0.322        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[0]|datad                               ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[3]|datac                               ;
; 0.325 ; 0.325        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[7]|datac                               ;
; 0.326 ; 0.326        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[5]|datab                               ;
; 0.327 ; 0.327        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[6]|datac                               ;
; 0.328 ; 0.328        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[7]                                    ;
; 0.328 ; 0.328        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[1]|datac                               ;
; 0.329 ; 0.329        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[4]|datad                                     ;
; 0.330 ; 0.330        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[2]                                    ;
; 0.330 ; 0.330        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[5]                                    ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[0]|datad                                     ;
; 0.332 ; 0.332        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[6]|datad                                     ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[1]                                    ;
; 0.335 ; 0.335        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[3]                                    ;
; 0.336 ; 0.336        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[7]|datac                                     ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[2]|datac                                     ;
; 0.338 ; 0.338        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[5]|datac                                     ;
; 0.343 ; 0.343        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[1]|datac                                     ;
; 0.343 ; 0.343        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[3]|datac                                     ;
; 0.346 ; 0.346        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst4~clkctrl|inclk[0]                       ;
; 0.346 ; 0.346        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst4~clkctrl|outclk                         ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ;
; 0.358 ; 0.358        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ;
; 0.358 ; 0.358        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst10~clkctrl|inclk[0]                            ;
; 0.358 ; 0.358        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst10~clkctrl|outclk                              ;
; 0.359 ; 0.359        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ;
; 0.364 ; 0.364        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ;
; 0.385 ; 0.385        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ;
; 0.393 ; 0.393        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[1]|datac                        ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[1]|datad                        ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[3]|datad                        ;
; 0.397 ; 0.397        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[7]|datad                        ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst6|datab                                        ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 6.755 ; 6.712 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 5.365 ; 5.267 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 5.441 ; 5.341 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 5.206 ; 5.216 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 5.340 ; 5.281 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 5.754 ; 5.734 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 5.998 ; 5.949 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 6.755 ; 6.712 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 5.881 ; 5.748 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 3.360 ; 3.508 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 5.731 ; 5.952 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 6.240 ; 6.356 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 8.494 ; 8.405 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 8.494 ; 8.405 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 7.150 ; 7.127 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 5.158 ; 5.240 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 6.012 ; 5.867 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 5.957 ; 5.923 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 6.049 ; 5.989 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 7.065 ; 7.033 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 5.740 ; 5.687 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 5.397 ; 5.418 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 3.943 ; 3.917 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 4.037 ; 4.010 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 4.240 ; 4.296 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 4.612 ; 4.525 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 5.390 ; 5.309 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 4.411 ; 4.484 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 5.397 ; 5.418 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 4.564 ; 4.525 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -4.486 ; -4.448 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -4.594 ; -4.481 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -4.688 ; -4.568 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -4.486 ; -4.471 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -4.531 ; -4.448 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -4.966 ; -4.930 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -5.240 ; -5.195 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -5.846 ; -5.791 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -5.004 ; -4.857 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.866 ; -1.057 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -4.840 ; -4.931 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -5.269 ; -5.370 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -2.075 ; -1.957 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -2.911 ; -2.793 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -2.075 ; -1.957 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -2.376 ; -2.415 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -3.021 ; -2.811 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -2.611 ; -2.594 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -2.420 ; -2.449 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -3.318 ; -3.255 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -2.465 ; -2.391 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -3.124 ; -3.080 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -3.124 ; -3.080 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -3.235 ; -3.185 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -3.453 ; -3.482 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -3.727 ; -3.616 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -4.511 ; -4.416 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -3.611 ; -3.683 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -4.437 ; -4.443 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -3.635 ; -3.578 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 20.383 ; 20.256 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 19.282 ; 19.154 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 19.660 ; 19.513 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 19.587 ; 19.212 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 18.996 ; 18.825 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 18.741 ; 18.464 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 19.590 ; 19.232 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 19.402 ; 19.037 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 20.383 ; 20.256 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 14.181 ; 13.742 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 22.826 ; 22.399 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 21.767 ; 21.445 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 21.827 ; 21.339 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 20.295 ; 19.962 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 22.184 ; 21.729 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 21.002 ; 20.848 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 22.826 ; 22.399 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 21.720 ; 21.580 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 20.293 ; 20.016 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.098 ; 12.021 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 19.038 ; 18.709 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 25.828 ; 25.773 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.594 ; 11.483 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 11.528 ; 11.464 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 12.529 ; 12.173 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 10.970 ; 10.892 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 10.938 ; 10.731 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 11.797 ; 11.555 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 12.128 ; 11.794 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 13.120 ; 12.767 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 11.527 ; 11.261 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 12.796 ; 12.835 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 14.246 ; 13.947 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 13.959 ; 13.751 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 12.739 ; 12.476 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 14.246 ; 13.947 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 13.570 ; 13.172 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 12.747 ; 12.535 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 13.736 ; 13.337 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 10.822 ; 10.466 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 9.874  ; 9.627  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 11.722 ; 11.364 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 13.198 ; 12.782 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 11.960 ; 11.786 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 12.545 ; 12.248 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 9.576  ; 9.368  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 9.818  ; 9.692  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 9.317  ; 9.149  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 9.295  ; 9.119  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 9.598  ; 9.364  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 13.345 ; 12.887 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 11.466 ; 11.272 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 11.922 ; 11.689 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 11.210 ; 11.056 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 11.678 ; 11.569 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 12.147 ; 11.892 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 12.018 ; 11.706 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 14.146 ; 13.707 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 15.834 ; 15.819 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 16.366 ; 15.981 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 14.132 ; 14.407 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 14.363 ; 14.024 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 13.234 ; 12.891 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 13.444 ; 13.010 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 12.938 ; 12.659 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 13.153 ; 12.850 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 12.114 ; 11.970 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 13.007 ; 12.590 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 13.137 ; 12.880 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 14.363 ; 14.024 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.467 ; 11.416 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 13.669 ; 13.620 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 14.400 ; 14.558 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 14.812 ; 14.881 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 20.892 ; 20.852 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 12.935 ; 13.167 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 13.507 ; 13.814 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 14.930 ; 15.194 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 12.510 ; 12.775 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 20.892 ; 20.852 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 15.315 ; 14.915 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 11.205 ; 11.551 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 4.352  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 22.397 ; 22.311 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 14.000 ; 13.768 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 15.844 ; 15.368 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 15.488 ; 15.111 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 14.162 ; 13.895 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 22.397 ; 22.311 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 4.133  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 8.966  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 7.455  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.503  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 8.966  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.908  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 6.726  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 7.701  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 9.533  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 8.288  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 9.533  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 9.260  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 8.295  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 8.271  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 18.533 ; 18.464 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 16.594 ; 16.466 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 17.293 ; 17.146 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 17.499 ; 17.131 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 16.893 ; 16.722 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 17.366 ; 17.089 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 17.814 ; 17.326 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 17.920 ; 17.555 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 18.533 ; 18.464 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 13.051 ; 12.667 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.672 ; 10.348 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 13.051 ; 12.667 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 9.844  ; 9.512  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 10.853 ; 10.481 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 9.809  ; 9.649  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 10.311 ; 10.106 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.869 ; 10.480 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.694 ; 10.421 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 21.050 ; 20.493 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 19.079 ; 18.757 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 19.460 ; 18.972 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 18.207 ; 17.881 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 20.081 ; 19.626 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 19.627 ; 19.473 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 21.050 ; 20.493 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 20.238 ; 20.098 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 18.443 ; 18.224 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 11.584 ; 11.257 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 9.966  ; 9.878  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 11.253 ; 11.064 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.818 ; 10.579 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 11.584 ; 11.242 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 10.566 ; 10.371 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 11.536 ; 11.252 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 9.776  ; 9.608  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 11.386 ; 11.257 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 11.121 ; 11.047 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 11.121 ; 11.047 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 9.125  ; 8.920  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 9.334  ; 9.130  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 8.766  ; 8.647  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 9.498  ; 9.214  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 9.722  ; 9.465  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 9.230  ; 8.981  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 9.348  ; 9.134  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 12.320 ; 11.997 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 9.552  ; 9.417  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 11.222 ; 11.172 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 9.135  ; 8.978  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 9.997  ; 9.788  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 9.504  ; 9.301  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 10.755 ; 10.450 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 10.669 ; 10.273 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 12.320 ; 11.997 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 17.086 ; 16.757 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 24.346 ; 24.030 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 12.593 ; 12.121 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 8.467  ; 8.318  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 7.431  ; 7.294  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 12.126 ; 11.660 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 10.646 ; 10.299 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 10.548 ; 10.499 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 10.286 ; 10.004 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 12.593 ; 12.121 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 9.801  ; 9.682  ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 8.942  ; 8.921  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 9.273  ; 9.162  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 11.050 ; 10.396 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 12.734 ; 12.627 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 10.762 ; 10.709 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 10.688 ; 10.576 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 9.913  ; 9.809  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 10.371 ; 10.239 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 11.929 ; 11.833 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 10.070 ; 9.821  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 12.734 ; 12.627 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 10.995 ; 10.699 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 11.985 ; 11.867 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 14.733 ; 14.413 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 12.368 ; 12.298 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 13.224 ; 12.804 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 14.733 ; 14.413 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 12.331 ; 12.204 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 11.686 ; 11.425 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 11.797 ; 11.681 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.138 ; 11.038 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 11.944 ; 11.695 ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 12.547 ; 12.049 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 13.419 ; 13.023 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 11.000 ; 10.875 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 13.419 ; 13.023 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 10.662 ; 10.319 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 11.725 ; 11.409 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 9.695  ; 9.679  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 11.329 ; 11.073 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 10.418 ; 10.228 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 10.936 ; 10.745 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 10.320 ; 10.483 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 19.410 ; 19.370 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 14.245 ; 14.477 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 13.816 ; 14.379 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 14.018 ; 14.334 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 12.457 ; 12.919 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 19.410 ; 19.370 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 7.200  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 20.915 ; 20.829 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 15.310 ; 15.078 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 16.409 ; 15.677 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 14.628 ; 14.199 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 14.306 ; 13.842 ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 20.915 ; 20.829 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 8.723  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 7.262  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.683  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 8.723  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.665  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 6.616  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 6.120  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 13.907 ; 13.405 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 12.507 ; 12.247 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 13.907 ; 13.405 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 13.304 ; 12.876 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 12.471 ; 12.168 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 10.043 ; 9.833  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 11.845 ; 11.521 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 8.596  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 7.090  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 7.456  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 8.596  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.472  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 6.482  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 5.913  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 9.317  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.923  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 9.317  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 8.777  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.857  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 7.901  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 15.486 ; 14.984 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.869 ; 13.745 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 14.813 ; 14.283 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 12.576 ; 12.227 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 13.946 ; 13.523 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 13.809 ; 13.545 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 15.486 ; 14.984 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 13.009 ; 12.929 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 12.020 ; 11.788 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 12.616 ; 12.108 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 10.849 ; 10.608 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 11.554 ; 11.450 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 12.003 ; 11.906 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 11.371 ; 11.359 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 11.401 ; 11.359 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 11.550 ; 11.200 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 12.616 ; 12.108 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.520 ; 10.290 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.554  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 7.364  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 13.187 ; 13.028 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 14.871 ; 14.874 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 14.357 ; 14.362 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 14.384 ; 13.993 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 13.580 ; 13.556 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 14.405 ; 14.055 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 14.116 ; 13.814 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 13.187 ; 13.028 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 14.261 ; 14.210 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 13.119 ; 12.890 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 13.389 ; 12.907 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 15.769 ; 15.470 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 14.318 ; 13.735 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 13.402 ; 12.907 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 16.172 ; 15.437 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 15.291 ; 14.867 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 14.676 ; 14.128 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 15.233 ; 14.920 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 13.389 ; 13.054 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 11.690 ; 11.372 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 13.551 ; 13.376 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 18.347 ; 18.550 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.003 ; 10.712 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 11.019 ; 10.707 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 11.874 ; 11.396 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 10.232 ; 10.204 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 10.384 ; 10.147 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 10.932 ; 10.810 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 11.250 ; 11.038 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 12.646 ; 12.087 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 10.676 ; 10.531 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 12.206 ; 12.091 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 9.014  ; 8.844  ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 13.494 ; 13.293 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 12.322 ; 12.069 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 13.769 ; 13.482 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 13.120 ; 12.737 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 12.330 ; 12.126 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 13.277 ; 12.893 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 10.482 ; 10.140 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 9.570  ; 9.331  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 11.345 ; 11.000 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 12.760 ; 12.360 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 11.573 ; 11.404 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 12.134 ; 11.847 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 9.285  ; 9.083  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 9.517  ; 9.395  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 9.035  ; 8.872  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 9.014  ; 8.844  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 9.305  ; 9.079  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 12.901 ; 12.461 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 11.098 ; 10.910 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 11.535 ; 11.311 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 10.851 ; 10.703 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 11.302 ; 11.196 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 11.752 ; 11.505 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 11.628 ; 11.327 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 13.254 ; 12.820 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 14.469 ; 14.277 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 14.976 ; 14.430 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 12.787 ; 13.051 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 11.724 ; 11.584 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 12.796 ; 12.466 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 12.997 ; 12.580 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 12.514 ; 12.246 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 12.719 ; 12.426 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 11.724 ; 11.584 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 12.578 ; 12.177 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 12.701 ; 12.454 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 13.882 ; 13.556 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.006 ; 10.743 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 12.914 ; 12.588 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 13.317 ; 13.743 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 13.803 ; 13.859 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 11.609 ; 11.807 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 11.893 ; 12.044 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 12.083 ; 12.315 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 13.542 ; 13.645 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 11.609 ; 11.807 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 11.650 ; 11.995 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 14.179 ; 14.020 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 10.448 ; 10.754 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 4.272  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 12.841 ; 12.691 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 12.841 ; 12.691 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 14.259 ; 13.865 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 13.928 ; 13.718 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 13.076 ; 12.851 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 13.417 ; 12.924 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 4.060  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 6.489  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 7.167  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.293  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 8.621  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.648  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 6.489  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 7.487  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 7.911  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.964  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 9.237  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 8.904  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 7.917  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 7.911  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 11.945 ; 11.696 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 13.044 ; 13.013 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 13.429 ; 13.245 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 12.487 ; 12.146 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 12.756 ; 12.508 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 11.945 ; 11.696 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 12.964 ; 12.567 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 12.184 ; 11.887 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 12.573 ; 12.514 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 9.512  ; 9.224  ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.340 ; 10.029 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 12.678 ; 12.313 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 9.544  ; 9.224  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 10.512 ; 10.153 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 9.512  ; 9.359  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 9.992  ; 9.793  ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.531 ; 10.157 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.359 ; 10.095 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 9.984  ; 10.072 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 12.012 ; 11.942 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 12.090 ; 11.803 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 11.074 ; 10.933 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 12.631 ; 12.422 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 11.185 ; 11.328 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 12.800 ; 12.559 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 14.004 ; 13.887 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 9.984  ; 10.072 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 9.480  ; 9.319  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 9.661  ; 9.576  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 10.899 ; 10.717 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.477 ; 10.247 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 11.217 ; 10.887 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 10.236 ; 10.048 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 11.170 ; 10.897 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 9.480  ; 9.319  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 11.027 ; 10.902 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 8.487  ; 8.372  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 10.807 ; 10.738 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 8.832  ; 8.633  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 9.032  ; 8.835  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 8.487  ; 8.372  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 9.189  ; 8.915  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 9.405  ; 9.157  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 8.932  ; 8.692  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 9.045  ; 8.839  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 8.863  ; 8.711  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 9.265  ; 9.134  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 10.924 ; 10.879 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 8.863  ; 8.711  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 9.692  ; 9.489  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 9.218  ; 9.023  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 10.411 ; 10.117 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 10.330 ; 9.948  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 11.977 ; 11.670 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 12.945 ; 12.723 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 17.323 ; 17.323 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 7.229  ; 7.098  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 8.224  ; 8.081  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 7.229  ; 7.098  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 11.737 ; 11.290 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 10.314 ; 9.979  ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 10.223 ; 10.175 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 9.971  ; 9.700  ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 12.183 ; 11.729 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 9.504  ; 9.389  ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 7.549  ; 7.392  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 7.857  ; 7.591  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 10.512 ; 10.013 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 9.611  ; 9.512  ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 10.405 ; 10.354 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 10.355 ; 10.247 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 9.611  ; 9.512  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 10.049 ; 9.921  ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 11.601 ; 11.512 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 9.760  ; 9.520  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 12.319 ; 12.216 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 10.647 ; 10.361 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 9.293  ; 9.382  ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 10.789 ; 10.692 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 11.968 ; 11.899 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 12.792 ; 12.388 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 14.295 ; 13.991 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 11.932 ; 11.811 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 11.315 ; 11.064 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 11.386 ; 11.274 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 10.789 ; 10.692 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 11.560 ; 11.320 ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 9.551  ; 9.100  ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 9.404  ; 9.388  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.623 ; 10.503 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 12.985 ; 12.608 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 10.328 ; 9.997  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 11.352 ; 11.049 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 9.404  ; 9.388  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 10.940 ; 10.694 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 10.096 ; 9.914  ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 10.595 ; 10.411 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 7.660  ; 7.917  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 6.343  ; 12.499 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 7.030  ; 13.097 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 7.088  ; 13.147 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 8.492  ; 13.853 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 6.455  ; 12.499 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 6.343  ; 13.084 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 7.005  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 13.768 ; 7.617  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 13.894 ; 7.828  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 15.091 ; 8.870  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 14.136 ; 8.668  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 13.768 ; 7.697  ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 14.506 ; 7.617  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 6.384  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 7.061  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.384  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 8.465  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.492  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 6.384  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 5.970  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 7.761  ; 9.521  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 7.858  ; 11.788 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 9.328  ; 12.898 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 8.748  ; 12.394 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 7.761  ; 11.710 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 9.724  ; 9.521  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 7.806  ; 11.091 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 6.214  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 6.900  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 7.172  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 8.343  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.306  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 6.214  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 5.770  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 7.488  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.698  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 8.954  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 8.519  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.548  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 7.488  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 11.621 ; 11.396 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.450 ; 13.329 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 14.279 ; 13.762 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 12.138 ; 11.792 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 13.423 ; 13.020 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 13.341 ; 13.086 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 14.951 ; 14.468 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 12.629 ; 12.555 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 11.621 ; 11.396 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 10.184 ; 9.963  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 10.497 ; 10.265 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 11.176 ; 11.075 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 11.608 ; 11.514 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 11.000 ; 10.989 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 11.027 ; 10.986 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 11.170 ; 10.833 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 12.193 ; 11.704 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.184 ; 9.963  ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.346  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 7.163  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 15.142 ;        ;        ; 15.034 ;
; IN[1]      ; BUS[1]      ; 13.539 ;        ;        ; 13.379 ;
; IN[2]      ; BUS[2]      ; 13.413 ;        ;        ; 13.280 ;
; IN[3]      ; BUS[3]      ; 15.489 ;        ;        ; 15.065 ;
; IN[4]      ; BUS[4]      ; 15.569 ;        ;        ; 15.429 ;
; IN[5]      ; BUS[5]      ; 14.457 ;        ;        ; 14.309 ;
; IN[6]      ; BUS[6]      ; 16.028 ;        ;        ; 15.984 ;
; IN[7]      ; BUS[7]      ; 13.385 ;        ;        ; 13.260 ;
; RST        ; uA[0]       ;        ; 9.850  ; 10.134 ;        ;
; RST        ; uA[1]       ;        ; 11.322 ; 11.867 ;        ;
; RST        ; uA[2]       ;        ; 10.468 ; 10.906 ;        ;
; RST        ; uA[3]       ;        ; 10.044 ; 10.393 ;        ;
; RST        ; uA[5]       ;        ; 9.465  ; 9.848  ;        ;
; SWA        ; SE[1]       ;        ; 11.851 ; 11.914 ;        ;
; SWA        ; uA[0]       ; 12.684 ;        ;        ; 12.747 ;
; SWB        ; SE[2]       ; 12.593 ; 12.900 ; 12.702 ; 13.016 ;
; SWB        ; uA[1]       ; 14.930 ; 14.454 ; 15.046 ; 14.563 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 14.568 ;        ;        ; 14.457 ;
; IN[1]      ; BUS[1]      ; 12.999 ;        ;        ; 12.811 ;
; IN[2]      ; BUS[2]      ; 12.963 ;        ;        ; 12.802 ;
; IN[3]      ; BUS[3]      ; 14.846 ;        ;        ; 14.414 ;
; IN[4]      ; BUS[4]      ; 15.007 ;        ;        ; 14.854 ;
; IN[5]      ; BUS[5]      ; 13.983 ;        ;        ; 13.840 ;
; IN[6]      ; BUS[6]      ; 15.423 ;        ;        ; 15.370 ;
; IN[7]      ; BUS[7]      ; 12.824 ;        ;        ; 12.683 ;
; RST        ; uA[0]       ;        ; 9.496  ; 9.776  ;        ;
; RST        ; uA[1]       ;        ; 10.906 ; 11.437 ;        ;
; RST        ; uA[2]       ;        ; 10.096 ; 10.505 ;        ;
; RST        ; uA[3]       ;        ; 9.689  ; 10.023 ;        ;
; RST        ; uA[5]       ;        ; 9.134  ; 9.500  ;        ;
; SWA        ; SE[1]       ;        ; 11.503 ; 11.560 ;        ;
; SWA        ; uA[0]       ; 12.300 ;        ;        ; 12.358 ;
; SWB        ; SE[2]       ; 12.215 ; 12.510 ; 12.316 ; 12.619 ;
; SWB        ; uA[1]       ; 14.454 ; 13.997 ; 14.563 ; 14.098 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 19.797 ; 19.797 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 19.814 ; 19.814 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 20.735 ; 20.735 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 20.571 ; 20.571 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 20.172 ; 20.172 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 19.982 ; 19.982 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 19.951 ; 19.951 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 19.797 ; 19.797 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 20.218 ; 20.218 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 15.592 ; 15.592 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 15.609 ; 15.609 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 16.530 ; 16.530 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 16.366 ; 16.366 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 15.967 ; 15.967 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 15.777 ; 15.777 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 15.746 ; 15.746 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 15.592 ; 15.592 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 16.013 ; 16.013 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 12.977 ; 13.043 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 13.003 ; 13.063 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.877 ; 13.943 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 13.731 ; 13.791 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 13.347 ; 13.407 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 13.164 ; 13.224 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 13.135 ; 13.195 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 12.977 ; 13.043 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 13.392 ; 13.452 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 11.352 ; 11.418 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 11.378 ; 11.438 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 12.252 ; 12.318 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 12.106 ; 12.166 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 11.722 ; 11.782 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 11.539 ; 11.599 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 11.510 ; 11.570 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 11.352 ; 11.418 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 11.767 ; 11.827 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 18.919    ; 19.056    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 18.960    ; 19.091    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 19.792    ; 19.929    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 19.667    ; 19.798    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 19.280    ; 19.411    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 19.118    ; 19.249    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 19.111    ; 19.242    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 18.919    ; 19.056    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 19.315    ; 19.446    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 14.948    ; 15.085    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 14.989    ; 15.120    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 15.821    ; 15.958    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 15.696    ; 15.827    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 15.309    ; 15.440    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 15.147    ; 15.278    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 15.140    ; 15.271    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 14.948    ; 15.085    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 15.344    ; 15.475    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 12.772    ; 12.772    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 12.815    ; 12.815    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.610    ; 13.610    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 13.495    ; 13.495    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 13.122    ; 13.122    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 12.967    ; 12.967    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 12.961    ; 12.961    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 12.772    ; 12.772    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 13.156    ; 13.156    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 11.114    ; 11.114    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 11.157    ; 11.157    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 11.952    ; 11.952    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 11.837    ; 11.837    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 11.464    ; 11.464    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 11.309    ; 11.309    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 11.303    ; 11.303    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 11.114    ; 11.114    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 11.498    ; 11.498    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                     ;
+-----------+-----------------+------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name       ; Note ;
+-----------+-----------------+------------------+------+
; 66.19 MHz ; 66.19 MHz       ; STEP:inst1|inst  ;      ;
; 83.39 MHz ; 83.39 MHz       ; STEP:inst1|inst1 ;      ;
; 301.2 MHz ; 301.2 MHz       ; STEP:inst1|inst3 ;      ;
+-----------+-----------------+------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------+
; Slow 1200mV 0C Model Setup Summary         ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst  ; -14.108 ; -42.879       ;
; STEP:inst1|inst1 ; -14.015 ; -715.868      ;
; STEP:inst1|inst3 ; -10.009 ; -77.475       ;
; STEP:inst1|inst2 ; -2.469  ; -13.956       ;
; CLK              ; -0.060  ; -0.060        ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 0C Model Hold Summary         ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst  ; -0.478 ; -0.478        ;
; CLK              ; -0.433 ; -1.283        ;
; STEP:inst1|inst1 ; 0.594  ; 0.000         ;
; STEP:inst1|inst3 ; 0.702  ; 0.000         ;
; STEP:inst1|inst2 ; 2.111  ; 0.000         ;
+------------------+--------+---------------+


+--------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary      ;
+------------------+---------+---------------+
; Clock            ; Slack   ; End Point TNS ;
+------------------+---------+---------------+
; STEP:inst1|inst2 ; -10.694 ; -33.801       ;
+------------------+---------+---------------+


+-------------------------------------------+
; Slow 1200mV 0C Model Removal Summary      ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -2.324 ; -3.963        ;
+------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------+--------+----------------------+
; Clock            ; Slack  ; End Point TNS        ;
+------------------+--------+----------------------+
; STEP:inst1|inst  ; -3.201 ; -16.005              ;
; CLK              ; -3.000 ; -10.437              ;
; STEP:inst1|inst3 ; -1.487 ; -11.896              ;
; STEP:inst1|inst2 ; -1.487 ; -9.073               ;
; STEP:inst1|inst1 ; -0.075 ; -1.364               ;
+------------------+--------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -14.108 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -2.218     ; 12.929     ;
; -13.221 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.066     ; 10.694     ;
; -13.191 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.936     ; 10.794     ;
; -13.183 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.065     ; 10.657     ;
; -13.044 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.067     ; 10.516     ;
; -12.826 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.915     ; 10.450     ;
; -12.824 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.935     ; 10.428     ;
; -12.747 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.328     ; 9.958      ;
; -12.684 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.064     ; 10.159     ;
; -12.588 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.079     ; 10.048     ;
; -12.585 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.327     ; 9.797      ;
; -12.402 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.759     ; 10.182     ;
; -12.272 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.072     ; 13.239     ;
; -12.179 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.745     ; 9.973      ;
; -12.089 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.917     ; 9.711      ;
; -12.021 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.756     ; 9.804      ;
; -11.478 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.067     ; 8.950      ;
; -11.469 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.004     ; 11.004     ;
; -11.439 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.874     ; 11.104     ;
; -11.431 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.003     ; 10.967     ;
; -11.292 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.005     ; 10.826     ;
; -11.288 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.917     ; 8.910      ;
; -11.190 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.065     ; 12.164     ;
; -11.074 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.853     ; 10.760     ;
; -11.072 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.873     ; 10.738     ;
; -10.995 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.266     ; 10.268     ;
; -10.932 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.002     ; 10.469     ;
; -10.836 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.017     ; 10.358     ;
; -10.833 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.265     ; 10.107     ;
; -10.650 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.697     ; 10.492     ;
; -10.427 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.683     ; 10.283     ;
; -10.337 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.855     ; 10.021     ;
; -10.269 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.694     ; 10.114     ;
; -10.062 ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.995     ; 9.606      ;
; -9.989  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.866     ; 9.662      ;
; -9.980  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.997     ; 9.522      ;
; -9.950  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.867     ; 9.622      ;
; -9.942  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.996     ; 9.485      ;
; -9.846  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.259     ; 9.126      ;
; -9.803  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.998     ; 9.344      ;
; -9.750  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.005     ; 9.284      ;
; -9.618  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.258     ; 8.899      ;
; -9.603  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.010     ; 9.132      ;
; -9.585  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.846     ; 9.278      ;
; -9.568  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.855     ; 9.252      ;
; -9.432  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.676     ; 9.295      ;
; -9.417  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.690     ; 9.266      ;
; -9.188  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.687     ; 9.040      ;
; -8.965  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.848     ; 8.656      ;
; -8.462  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.998     ; 8.003      ;
; -8.441  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.848     ; 8.132      ;
; -8.176  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.067     ; 9.148      ;
; -7.495  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.070     ; 8.464      ;
; -7.314  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.205     ; 6.648      ;
; -7.296  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.205     ; 6.630      ;
; -7.287  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.274     ; 4.552      ;
; -7.204  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.212     ; 6.531      ;
; -6.711  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.192     ; 6.058      ;
; -6.583  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.254     ; 3.868      ;
; -6.415  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.183     ; 5.771      ;
; -6.381  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.420     ; 3.500      ;
; -6.333  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.245     ; 3.627      ;
; -6.298  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.358     ; 5.479      ;
; -6.075  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.298     ; 4.316      ;
; -5.956  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.212     ; 5.283      ;
; -5.895  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 1.992      ; 8.926      ;
; -5.859  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.300     ; 4.098      ;
; -5.854  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 1.999      ; 8.892      ;
; -5.828  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.274     ; 3.093      ;
; -5.680  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.475     ; 3.744      ;
; -5.545  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.191     ; 4.893      ;
; -5.430  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -3.253     ; 2.716      ;
; -5.297  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.291     ; 3.545      ;
; -5.262  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.307     ; 3.494      ;
; -5.081  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.584      ; 7.204      ;
; -5.014  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.191     ; 4.362      ;
; -5.008  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 1.282      ; 6.829      ;
; -4.757  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.507     ; 3.789      ;
; -4.638  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.133     ; 3.044      ;
; -4.592  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.113     ; 3.018      ;
; -4.587  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.196     ; 3.930      ;
; -4.576  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.192     ; 3.923      ;
; -4.475  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.181     ; 3.833      ;
; -4.315  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.175     ; 3.679      ;
; -4.311  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.569     ; 3.781      ;
; -4.250  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.196     ; 3.593      ;
; -4.229  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -3.631     ; 1.637      ;
; -4.225  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -3.630     ; 1.634      ;
; -4.183  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -3.633     ; 1.589      ;
; -4.165  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.540     ; 3.164      ;
; -4.142  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.568     ; 3.613      ;
; -4.027  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -2.291     ; 2.275      ;
; -4.016  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.469     ; 3.086      ;
; -3.964  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.569     ; 3.434      ;
; -3.957  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.569     ; 3.427      ;
; -3.856  ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.539     ; 2.856      ;
; -3.842  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -3.631     ; 1.250      ;
; -3.836  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -3.631     ; 1.244      ;
; -3.802  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.187     ; 3.154      ;
; -3.798  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -3.634     ; 1.203      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -14.015 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.817     ; 11.136     ;
; -13.330 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.528     ; 11.228     ;
; -11.964 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.516      ; 11.873     ;
; -11.963 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.499      ; 11.840     ;
; -11.821 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.517      ; 11.740     ;
; -11.771 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.657      ; 12.130     ;
; -11.725 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.903      ; 11.840     ;
; -11.687 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.798      ; 11.904     ;
; -11.633 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.841      ; 12.051     ;
; -11.622 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.851      ; 12.050     ;
; -11.610 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.794      ; 11.831     ;
; -11.609 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.796      ; 11.828     ;
; -11.587 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.845      ; 12.001     ;
; -11.585 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.344      ; 11.469     ;
; -11.581 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.499      ; 11.446     ;
; -11.570 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.660      ; 11.697     ;
; -11.528 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.565      ; 11.674     ;
; -11.510 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.798      ; 11.751     ;
; -11.500 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.860      ; 11.907     ;
; -11.496 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.659      ; 11.680     ;
; -11.490 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.823      ; 12.061     ;
; -11.429 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.850      ; 11.848     ;
; -11.415 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.568      ; 11.566     ;
; -11.404 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.347      ; 11.431     ;
; -11.387 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.904      ; 11.543     ;
; -11.313 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.839      ; 11.734     ;
; -11.302 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.860      ; 11.695     ;
; -11.297 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.851      ; 11.731     ;
; -11.273 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.841      ; 11.850     ;
; -11.265 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.672      ; 11.432     ;
; -11.232 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.850      ; 11.830     ;
; -11.232 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.104      ; 11.612     ;
; -11.206 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.851      ; 11.805     ;
; -11.202 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.832      ; 11.615     ;
; -11.153 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.819     ; 8.272      ;
; -11.124 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.849      ; 11.556     ;
; -11.114 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.498      ; 10.994     ;
; -11.091 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.660      ; 11.244     ;
; -11.035 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.798      ; 11.253     ;
; -11.013 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.845      ; 11.419     ;
; -10.997 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.851      ; 11.420     ;
; -10.992 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.678     ; 7.752      ;
; -10.944 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.152      ; 11.718     ;
; -10.933 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.151      ; 11.224     ;
; -10.932 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.658      ; 11.315     ;
; -10.852 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.829      ; 11.428     ;
; -10.848 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.903      ; 12.182     ;
; -10.806 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.358     ; 7.886      ;
; -10.791 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.798      ; 11.038     ;
; -10.788 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.850      ; 11.220     ;
; -10.783 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.842      ; 11.190     ;
; -10.725 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.091      ; 11.079     ;
; -10.705 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.334      ; 10.722     ;
; -10.681 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.844      ; 11.073     ;
; -10.668 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.827      ; 11.072     ;
; -10.661 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.837      ; 11.244     ;
; -10.614 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.752      ; 11.936     ;
; -10.611 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.000      ; 11.363     ;
; -10.556 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.823      ; 11.125     ;
; -10.551 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.838      ; 11.125     ;
; -10.548 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.732      ; 11.850     ;
; -10.512 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.912      ; 11.849     ;
; -10.506 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.389     ; 8.043      ;
; -10.425 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.837      ; 10.831     ;
; -10.333 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.069     ; 8.190      ;
; -10.322 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.374     ; 7.874      ;
; -10.317 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -1.530     ; 8.213      ;
; -10.315 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -2.245     ; 7.996      ;
; -10.212 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 2.048      ; 11.880     ;
; -10.112 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.903      ; 11.769     ;
; -9.959  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.910      ; 11.304     ;
; -9.751  ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.347     ; 9.282      ;
; -9.698  ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.504     ; 9.234      ;
; -9.669  ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.349     ; 9.198      ;
; -9.660  ; ALU_MD:inst7|inst8[4]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.503     ; 9.197      ;
; -9.631  ; ALU_MD:inst7|inst8[4]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.348     ; 9.161      ;
; -9.534  ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.074     ; 9.338      ;
; -9.529  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.919      ; 10.994     ;
; -9.524  ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.230     ; 9.334      ;
; -9.521  ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.505     ; 9.056      ;
; -9.495  ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.075     ; 9.298      ;
; -9.492  ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.350     ; 9.020      ;
; -9.475  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.048     ; 9.346      ;
; -9.470  ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.186      ; 9.408      ;
; -9.440  ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.186      ; 9.338      ;
; -9.426  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.009     ; 9.499      ;
; -9.421  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.005     ; 9.493      ;
; -9.410  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.003      ; 9.496      ;
; -9.410  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.005      ; 9.492      ;
; -9.402  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.081      ; 9.402      ;
; -9.401  ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.185      ; 9.298      ;
; -9.396  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.121      ; 9.599      ;
; -9.393  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.050     ; 9.262      ;
; -9.388  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.008     ; 9.462      ;
; -9.380  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.133      ; 9.596      ;
; -9.374  ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.196      ; 9.282      ;
; -9.372  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.004      ; 9.459      ;
; -9.363  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.080      ; 9.362      ;
; -9.361  ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.195      ; 9.308      ;
; -9.355  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.049     ; 9.225      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                           ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -10.009 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.837      ; 11.848     ;
; -9.902  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.837      ; 11.741     ;
; -9.823  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.837      ; 11.662     ;
; -9.809  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.837      ; 11.648     ;
; -9.735  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.837      ; 11.574     ;
; -9.714  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.837      ; 11.553     ;
; -9.325  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.837      ; 11.164     ;
; -9.158  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.837      ; 10.997     ;
; -8.970  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.011     ; 9.461      ;
; -8.940  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.119      ; 9.561      ;
; -8.793  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.012     ; 9.283      ;
; -8.575  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.140      ; 9.217      ;
; -8.573  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.120      ; 9.195      ;
; -8.556  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.273     ; 8.785      ;
; -8.546  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.011     ; 9.037      ;
; -8.516  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.119      ; 9.137      ;
; -8.508  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.010     ; 9.000      ;
; -8.502  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.009     ; 8.995      ;
; -8.457  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.120      ; 9.079      ;
; -8.445  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.010     ; 8.937      ;
; -8.438  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.011     ; 8.929      ;
; -8.433  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.009     ; 8.926      ;
; -8.429  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.120      ; 9.051      ;
; -8.420  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.011     ; 8.911      ;
; -8.408  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.119      ; 9.029      ;
; -8.400  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.010     ; 8.892      ;
; -8.390  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.119      ; 9.011      ;
; -8.382  ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.010     ; 8.874      ;
; -8.369  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.012     ; 8.859      ;
; -8.328  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.272     ; 8.558      ;
; -8.305  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.024     ; 8.783      ;
; -8.299  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.009     ; 8.792      ;
; -8.276  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.120      ; 8.898      ;
; -8.261  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.012     ; 8.751      ;
; -8.257  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.009     ; 8.750      ;
; -8.243  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.012     ; 8.733      ;
; -8.233  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.024     ; 8.711      ;
; -8.226  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.120      ; 8.848      ;
; -8.220  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.009     ; 8.713      ;
; -8.151  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.140      ; 8.793      ;
; -8.132  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.296      ; 8.930      ;
; -8.093  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.012     ; 8.583      ;
; -8.078  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.024     ; 8.556      ;
; -8.069  ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.012     ; 8.559      ;
; -8.060  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.296      ; 8.858      ;
; -8.043  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.024     ; 8.521      ;
; -8.043  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.140      ; 8.685      ;
; -8.041  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.120      ; 8.663      ;
; -8.025  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.140      ; 8.667      ;
; -7.964  ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.273     ; 8.193      ;
; -7.937  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.272     ; 8.167      ;
; -7.917  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.024     ; 8.395      ;
; -7.905  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.296      ; 8.703      ;
; -7.901  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.009     ; 8.394      ;
; -7.898  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.140      ; 8.540      ;
; -7.898  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.299      ; 8.699      ;
; -7.894  ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.009     ; 8.387      ;
; -7.887  ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.120      ; 8.509      ;
; -7.875  ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.140      ; 8.517      ;
; -7.872  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.310      ; 8.684      ;
; -7.857  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.296      ; 8.655      ;
; -7.850  ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.011     ; 8.341      ;
; -7.820  ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.119      ; 8.441      ;
; -7.805  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.024     ; 8.283      ;
; -7.802  ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.272     ; 8.032      ;
; -7.753  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.024     ; 8.231      ;
; -7.746  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.310      ; 8.558      ;
; -7.739  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.296      ; 8.537      ;
; -7.675  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.138      ; 8.315      ;
; -7.619  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.296      ; 8.417      ;
; -7.567  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.296      ; 8.365      ;
; -7.504  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.310      ; 8.316      ;
; -7.502  ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.310      ; 8.314      ;
; -7.392  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.138      ; 8.032      ;
; -7.306  ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.138      ; 7.946      ;
; -7.238  ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.299      ; 8.039      ;
; -7.172  ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.012     ; 7.662      ;
; -7.151  ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.138      ; 7.791      ;
; -7.135  ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.024     ; 7.613      ;
; -6.949  ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; 0.296      ; 7.747      ;
; -6.889  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.835      ; 8.726      ;
; -6.856  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.835      ; 8.693      ;
; -6.712  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.835      ; 8.549      ;
; -6.660  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.835      ; 8.497      ;
; -6.296  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.835      ; 8.133      ;
; -6.270  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.835      ; 8.107      ;
; -6.143  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 6.426      ;
; -6.125  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 6.408      ;
; -6.071  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.835      ; 7.908      ;
; -6.065  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.835      ; 7.902      ;
; -5.970  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 6.253      ;
; -5.952  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 6.235      ;
; -5.705  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 5.988      ;
; -5.688  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 5.971      ;
; -5.670  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 5.953      ;
; -5.647  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 5.930      ;
; -5.497  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 5.780      ;
; -5.479  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 5.762      ;
; -5.417  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 5.700      ;
; -5.399  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.219     ; 5.682      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -2.469 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.183      ; 4.654      ;
; -2.468 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.182      ; 4.652      ;
; -2.455 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.183      ; 4.640      ;
; -2.417 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.183      ; 4.602      ;
; -2.079 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.186      ; 4.267      ;
; -2.068 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 1.185      ; 4.255      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.060 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 4.735      ; 5.527      ;
; -0.057 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 4.735      ; 5.524      ;
; 0.032  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 4.724      ; 5.924      ;
; 0.083  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 4.735      ; 5.384      ;
; 0.120  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 4.735      ; 5.347      ;
; 0.131  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 4.724      ; 5.825      ;
; 0.452  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 4.724      ; 5.004      ;
; 0.529  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 4.724      ; 4.927      ;
; 0.553  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 4.724      ; 4.903      ;
; 0.587  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 4.735      ; 5.380      ;
; 0.600  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 4.735      ; 5.367      ;
; 0.614  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 4.724      ; 5.342      ;
; 0.641  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 4.735      ; 5.326      ;
; 0.684  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 4.735      ; 4.783      ;
; 0.748  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 4.735      ; 5.219      ;
; 0.788  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 4.735      ; 5.179      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -0.478 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 3.854      ; 3.866      ;
; -0.379 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 3.854      ; 3.965      ;
; -0.321 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 3.854      ; 3.523      ;
; -0.217 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 3.854      ; 3.627      ;
; 0.427  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 1.706      ; 2.623      ;
; 0.440  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.706      ; 2.636      ;
; 0.863  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.706      ; 2.559      ;
; 0.935  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 1.706      ; 2.631      ;
; 1.570  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.563     ; 0.757      ;
; 1.576  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.566     ; 0.760      ;
; 1.796  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.796     ; 0.750      ;
; 1.804  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.792     ; 0.762      ;
; 1.805  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.796     ; 0.759      ;
; 1.816  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.796     ; 0.770      ;
; 1.832  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.796     ; 0.786      ;
; 1.850  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.794     ; 0.806      ;
; 2.274  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.186     ; 1.338      ;
; 2.621  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.185     ; 1.686      ;
; 2.654  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.829     ; 2.075      ;
; 2.705  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.829     ; 2.126      ;
; 2.736  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.829     ; 2.157      ;
; 2.739  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.829     ; 2.160      ;
; 2.802  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.829     ; 2.223      ;
; 2.896  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.829     ; 2.317      ;
; 3.054  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.829     ; 1.975      ;
; 3.112  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.536      ; 4.398      ;
; 3.152  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.825      ; 4.727      ;
; 3.177  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.829     ; 2.598      ;
; 3.243  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.830     ; 2.163      ;
; 3.251  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.829     ; 2.672      ;
; 3.342  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.834     ; 2.258      ;
; 3.440  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.841     ; 2.349      ;
; 3.614  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.836     ; 2.528      ;
; 3.778  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.833     ; 2.695      ;
; 3.820  ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.143     ; 2.427      ;
; 3.889  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.183     ; 2.956      ;
; 3.911  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.183     ; 2.978      ;
; 3.991  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.074      ; 4.295      ;
; 4.007  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.083     ; 2.674      ;
; 4.060  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.182     ; 3.128      ;
; 4.102  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.144     ; 2.708      ;
; 4.127  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.226      ; 6.583      ;
; 4.139  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 2.218      ; 6.587      ;
; 4.149  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.895     ; 2.004      ;
; 4.175  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.331     ; 1.094      ;
; 4.175  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.334     ; 1.091      ;
; 4.175  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.183     ; 3.242      ;
; 4.184  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.331     ; 1.103      ;
; 4.198  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.829     ; 3.119      ;
; 4.252  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.842     ; 3.160      ;
; 4.253  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.821     ; 3.182      ;
; 4.326  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.843     ; 3.233      ;
; 4.362  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.837     ; 3.275      ;
; 4.422  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.096     ; 3.076      ;
; 4.471  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.333     ; 1.388      ;
; 4.478  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.330     ; 1.398      ;
; 4.482  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -3.331     ; 1.401      ;
; 4.508  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.724     ; 2.534      ;
; 4.554  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.326     ; 3.978      ;
; 4.647  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.744     ; 2.653      ;
; 4.672  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.491     ; 3.931      ;
; 4.690  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.837     ; 3.603      ;
; 4.812  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.652     ; 3.910      ;
; 4.923  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.070      ; 5.223      ;
; 4.946  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.490     ; 4.206      ;
; 4.994  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.509     ; 4.235      ;
; 5.057  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.911     ; 2.896      ;
; 5.216  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.852     ; 4.114      ;
; 5.221  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.852     ; 4.119      ;
; 5.234  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.895     ; 3.089      ;
; 5.248  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.652     ; 4.346      ;
; 5.275  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.336     ; 4.689      ;
; 5.387  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.650     ; 4.487      ;
; 5.398  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.339     ; 4.809      ;
; 5.409  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.839     ; 4.320      ;
; 5.487  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.896     ; 4.341      ;
; 5.504  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.491     ; 4.763      ;
; 5.540  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.651     ; 4.639      ;
; 5.550  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -2.040     ; 3.260      ;
; 5.566  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.904     ; 3.412      ;
; 5.594  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.664     ; 4.680      ;
; 5.604  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.860     ; 4.494      ;
; 5.682  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -2.987     ; 2.445      ;
; 5.728  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.902     ; 3.576      ;
; 5.807  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.895     ; 4.662      ;
; 5.886  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.832     ; 4.804      ;
; 5.890  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -3.008     ; 2.632      ;
; 5.913  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.649     ; 5.014      ;
; 5.924  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.499     ; 5.175      ;
; 5.942  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.000     ; 4.692      ;
; 5.990  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.508     ; 5.232      ;
; 6.016  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.498     ; 5.268      ;
; 6.028  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.080      ; 6.338      ;
; 6.094  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.660     ; 5.184      ;
; 6.121  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.334     ; 5.537      ;
; 6.193  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -2.980     ; 2.963      ;
; 6.195  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.841     ; 5.104      ;
; 6.257  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.660     ; 5.347      ;
; 6.300  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.499     ; 5.551      ;
; 6.309  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.344     ; 5.715      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                       ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.433 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 4.924      ; 4.956      ;
; -0.388 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 4.924      ; 5.001      ;
; -0.314 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 4.924      ; 4.575      ;
; -0.293 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 4.924      ; 5.096      ;
; -0.253 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 4.924      ; 5.136      ;
; -0.241 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 4.924      ; 5.148      ;
; -0.239 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 4.912      ; 5.138      ;
; -0.160 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 4.912      ; 4.717      ;
; -0.137 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 4.912      ; 4.740      ;
; -0.063 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 4.912      ; 4.814      ;
; 0.224  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 4.912      ; 5.601      ;
; 0.235  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 4.924      ; 5.124      ;
; 0.271  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 4.924      ; 5.160      ;
; 0.319  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 4.912      ; 5.696      ;
; 0.404  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 4.924      ; 5.293      ;
; 0.408  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 4.924      ; 5.297      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.594 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.321      ; 1.915      ;
; 0.637 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 4.143      ; 4.780      ;
; 0.807 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.489      ; 1.816      ;
; 0.860 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.854      ; 4.714      ;
; 0.882 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.316      ; 2.198      ;
; 0.966 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.975      ; 4.941      ;
; 0.974 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.314      ; 1.808      ;
; 1.032 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.298      ; 2.330      ;
; 1.048 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.686      ; 4.734      ;
; 1.071 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.312      ; 1.903      ;
; 1.121 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.959      ; 5.080      ;
; 1.204 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.848      ; 4.052      ;
; 1.209 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.670      ; 4.879      ;
; 1.217 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.968      ; 5.185      ;
; 1.254 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.137      ; 4.391      ;
; 1.257 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.781      ; 5.038      ;
; 1.275 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.174      ; 2.449      ;
; 1.290 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.918      ; 4.208      ;
; 1.320 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.207      ; 4.527      ;
; 1.321 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.512      ; 4.833      ;
; 1.357 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.492      ; 4.849      ;
; 1.368 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.679      ; 5.047      ;
; 1.413 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.801      ; 5.214      ;
; 1.416 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.321      ; 2.257      ;
; 1.425 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.476      ; 2.901      ;
; 1.427 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.304      ; 2.731      ;
; 1.455 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.677      ; 5.132      ;
; 1.471 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.208      ; 4.679      ;
; 1.475 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.959      ; 5.434      ;
; 1.475 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.966      ; 5.441      ;
; 1.480 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.670      ; 5.150      ;
; 1.548 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.857      ; 4.405      ;
; 1.554 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.123      ; 2.677      ;
; 1.565 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.839      ; 4.404      ;
; 1.573 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.852      ; 4.425      ;
; 1.613 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.834      ; 4.447      ;
; 1.624 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.293      ; 2.917      ;
; 1.641 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.554      ; 1.715      ;
; 1.643 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.178      ; 1.821      ;
; 1.649 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.305      ; 2.474      ;
; 1.650 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.521      ; 1.691      ;
; 1.651 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.306      ; 2.957      ;
; 1.671 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.313      ; 2.984      ;
; 1.681 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.298      ; 2.979      ;
; 1.694 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.919      ; 4.613      ;
; 1.698 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.568      ; 4.266      ;
; 1.711 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.047      ; 2.758      ;
; 1.715 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.550      ; 4.265      ;
; 1.723 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.563      ; 4.286      ;
; 1.740 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.560      ; 4.300      ;
; 1.741 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.849      ; 4.590      ;
; 1.743 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.179      ; 1.922      ;
; 1.763 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.545      ; 4.308      ;
; 1.771 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.050      ; 1.821      ;
; 1.772 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.926      ; 4.698      ;
; 1.800 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.049      ; 1.849      ;
; 1.811 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.483      ; 1.814      ;
; 1.831 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.154      ; 1.985      ;
; 1.841 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.365      ; 2.206      ;
; 1.843 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.514      ; 4.357      ;
; 1.863 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.225      ; 4.088      ;
; 1.872 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.050      ; 1.922      ;
; 1.889 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.864      ; 4.753      ;
; 1.893 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 3.175      ; 5.068      ;
; 1.897 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.553      ; 1.970      ;
; 1.912 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.169      ; 2.081      ;
; 1.920 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.182      ; 2.102      ;
; 1.922 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.377      ; 4.299      ;
; 1.922 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.186      ; 2.108      ;
; 1.924 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.666      ; 4.590      ;
; 1.928 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.147      ; 2.595      ;
; 1.933 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.127      ; 2.580      ;
; 1.935 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.202      ; 2.137      ;
; 1.940 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.168      ; 2.108      ;
; 1.942 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.190      ; 2.132      ;
; 1.942 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.272      ; 1.734      ;
; 1.948 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.843      ; 4.791      ;
; 1.955 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.208      ; 2.163      ;
; 1.966 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.305      ; 2.791      ;
; 1.974 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.127      ; 3.101      ;
; 1.978 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.389      ; 4.367      ;
; 1.995 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.637      ; 4.632      ;
; 1.998 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.808      ; 4.806      ;
; 2.003 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.862      ; 4.865      ;
; 2.026 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.849      ; 4.875      ;
; 2.026 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.678      ; 4.704      ;
; 2.029 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.833      ; 2.862      ;
; 2.038 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.191      ; 2.229      ;
; 2.041 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.207      ; 2.248      ;
; 2.044 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.886      ; 4.930      ;
; 2.045 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.304      ; 3.349      ;
; 2.055 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; -0.310     ; 1.745      ;
; 2.059 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.210      ; 1.789      ;
; 2.090 ; ALU_MD:inst7|inst7[7]                                                                                   ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.643      ; 3.733      ;
; 2.093 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.574      ; 4.667      ;
; 2.094 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.573      ; 4.667      ;
; 2.094 ; ALU_MD:inst7|inst7[4]                                                                                   ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.824      ; 3.918      ;
; 2.097 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.554      ; 4.651      ;
; 2.108 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.560      ; 4.668      ;
; 2.112 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.575      ; 4.687      ;
+-------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.702 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 0.973      ;
; 0.707 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 0.978      ;
; 0.712 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 0.983      ;
; 0.713 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 0.984      ;
; 0.713 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 0.984      ;
; 0.730 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.001      ;
; 0.730 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.001      ;
; 1.023 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.294      ;
; 1.024 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.295      ;
; 1.024 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.295      ;
; 1.032 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.303      ;
; 1.035 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.306      ;
; 1.036 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.307      ;
; 1.040 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.311      ;
; 1.041 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.312      ;
; 1.048 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.319      ;
; 1.064 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.335      ;
; 1.117 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.388      ;
; 1.131 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.402      ;
; 1.132 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.403      ;
; 1.145 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.416      ;
; 1.146 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.417      ;
; 1.146 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.417      ;
; 1.158 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.429      ;
; 1.162 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.433      ;
; 1.163 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.434      ;
; 1.170 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.441      ;
; 1.239 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.510      ;
; 1.254 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.525      ;
; 1.267 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.538      ;
; 1.268 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.539      ;
; 1.280 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.551      ;
; 1.284 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.555      ;
; 1.376 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.647      ;
; 1.389 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.660      ;
; 1.704 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.076      ; 1.975      ;
; 1.728 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.869      ; 4.312      ;
; 1.776 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.580      ; 4.071      ;
; 2.036 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.869      ; 4.620      ;
; 2.259 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.580      ; 4.554      ;
; 2.381 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.869      ; 4.965      ;
; 2.392 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.208      ; 2.315      ;
; 2.411 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.214      ; 2.340      ;
; 2.443 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.869      ; 5.027      ;
; 2.464 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.580      ; 4.759      ;
; 2.466 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.270      ; 5.951      ;
; 2.466 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.270      ; 5.951      ;
; 2.466 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.270      ; 5.951      ;
; 2.466 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.270      ; 5.951      ;
; 2.466 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.270      ; 5.951      ;
; 2.466 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.270      ; 5.951      ;
; 2.466 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.270      ; 5.951      ;
; 2.466 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 3.270      ; 5.951      ;
; 2.484 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.099     ; 2.100      ;
; 2.492 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.869      ; 5.076      ;
; 2.507 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.215      ; 2.437      ;
; 2.569 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.580      ; 4.864      ;
; 2.592 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.580      ; 4.887      ;
; 2.608 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.203      ; 2.526      ;
; 2.612 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.869      ; 5.196      ;
; 2.671 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.039     ; 2.347      ;
; 2.674 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.100     ; 2.289      ;
; 2.702 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.580      ; 4.997      ;
; 2.722 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.869      ; 5.306      ;
; 2.763 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.580      ; 5.058      ;
; 2.789 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.211      ; 2.715      ;
; 2.795 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.210      ; 2.720      ;
; 2.824 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.202      ; 2.741      ;
; 2.879 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.869      ; 5.463      ;
; 2.961 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 2.580      ; 5.256      ;
; 3.031 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.223      ; 2.969      ;
; 3.039 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.201      ; 2.955      ;
; 3.046 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.207      ; 2.968      ;
; 3.106 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.052     ; 2.769      ;
; 3.209 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.215      ; 3.139      ;
; 3.311 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.700     ; 2.326      ;
; 3.317 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.851     ; 2.181      ;
; 3.403 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.207      ; 3.325      ;
; 3.450 ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.553      ; 3.718      ;
; 3.519 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.680     ; 2.554      ;
; 3.590 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.392      ; 3.697      ;
; 3.781 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.192      ; 3.688      ;
; 3.786 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.192      ; 3.693      ;
; 3.957 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.554      ; 4.226      ;
; 3.988 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.708      ; 4.411      ;
; 4.007 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.718      ; 4.440      ;
; 4.012 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.851     ; 2.876      ;
; 4.053 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.192      ; 3.960      ;
; 4.062 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.705      ; 4.482      ;
; 4.076 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.553      ; 4.344      ;
; 4.082 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.192      ; 3.989      ;
; 4.122 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.996     ; 2.841      ;
; 4.200 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.148      ; 4.063      ;
; 4.250 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.860     ; 3.105      ;
; 4.258 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.380      ; 4.353      ;
; 4.259 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.392      ; 4.366      ;
; 4.379 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.149      ; 4.243      ;
; 4.382 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.192      ; 4.289      ;
; 4.387 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.192      ; 4.294      ;
; 4.441 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.858     ; 3.298      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 2.111 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.571      ; 3.897      ;
; 2.137 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.572      ; 3.924      ;
; 2.388 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.569      ; 4.172      ;
; 2.422 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.568      ; 4.205      ;
; 2.423 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.569      ; 4.207      ;
; 2.430 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 1.569      ; 4.214      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -10.694 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.185      ; 12.881     ;
; -9.807  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.337      ; 10.646     ;
; -9.777  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.467      ; 10.746     ;
; -9.769  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.338      ; 10.609     ;
; -9.630  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.336      ; 10.468     ;
; -9.412  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.488      ; 10.402     ;
; -9.410  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.468      ; 10.380     ;
; -9.333  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.075      ; 9.910      ;
; -9.270  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.339      ; 10.111     ;
; -9.174  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.324      ; 10.000     ;
; -9.171  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.076      ; 9.749      ;
; -8.988  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.644      ; 10.134     ;
; -8.765  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.658      ; 9.925      ;
; -8.675  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.486      ; 9.663      ;
; -8.607  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.647      ; 9.756      ;
; -8.064  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.336      ; 8.902      ;
; -7.874  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.486      ; 8.862      ;
; -6.491  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.126      ; 7.119      ;
; -6.142  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.147      ; 6.791      ;
; -5.585  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.020     ; 6.067      ;
; -5.387  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.127      ; 6.016      ;
; -5.329  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.156      ; 5.987      ;
; -5.201  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 3.331      ; 9.534      ;
; -5.145  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 3.331      ; 9.478      ;
; -4.818  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 3.330      ; 9.150      ;
; -4.795  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.148      ; 5.445      ;
; -4.688  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 3.331      ; 9.021      ;
; -3.987  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 3.333      ; 8.322      ;
; 0.338   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 5.037      ; 5.441      ;
; 0.417   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 5.037      ; 5.362      ;
; 0.446   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 5.036      ; 5.832      ;
; 0.458   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 5.037      ; 5.821      ;
; 0.462   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 5.036      ; 5.316      ;
; 0.552   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 5.037      ; 5.227      ;
; 0.568   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 5.037      ; 5.211      ;
; 0.583   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 5.037      ; 5.696      ;
; 0.623   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 5.037      ; 5.156      ;
; 0.626   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 5.037      ; 5.653      ;
; 0.630   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 5.036      ; 5.648      ;
; 0.645   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 5.036      ; 5.133      ;
; 0.651   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 5.037      ; 5.628      ;
; 0.810   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 5.037      ; 5.469      ;
; 0.837   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 5.037      ; 4.942      ;
; 0.878   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 5.037      ; 5.401      ;
; 2.184   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 5.039      ; 3.597      ;
; 2.293   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 5.039      ; 3.488      ;
; 2.597   ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 5.039      ; 3.684      ;
; 2.701   ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 5.039      ; 3.580      ;
+---------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -2.324 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 5.269      ; 3.380      ;
; -2.245 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 5.269      ; 3.479      ;
; -1.975 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 5.269      ; 3.249      ;
; -1.871 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 5.269      ; 3.353      ;
; -0.552 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 5.267      ; 5.150      ;
; -0.531 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 5.267      ; 4.691      ;
; -0.492 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 5.267      ; 5.210      ;
; -0.424 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 5.267      ; 5.298      ;
; -0.411 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 5.267      ; 4.811      ;
; -0.364 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 5.267      ; 5.358      ;
; -0.300 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 5.267      ; 5.422      ;
; -0.295 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 5.266      ; 4.926      ;
; -0.285 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 5.266      ; 5.416      ;
; -0.259 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 5.267      ; 4.963      ;
; -0.223 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 5.267      ; 4.999      ;
; -0.205 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 5.266      ; 5.516      ;
; -0.199 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 5.267      ; 5.503      ;
; -0.188 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 5.266      ; 5.033      ;
; -0.151 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 5.267      ; 5.071      ;
; -0.139 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 5.267      ; 5.083      ;
; 2.465  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 3.633      ; 6.313      ;
; 3.762  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 3.630      ; 7.607      ;
; 3.817  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 3.631      ; 7.663      ;
; 3.820  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 3.631      ; 7.666      ;
; 4.026  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 3.631      ; 7.872      ;
; 4.099  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.916      ; 4.730      ;
; 4.239  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.755      ; 4.709      ;
; 4.250  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.917      ; 4.882      ;
; 4.294  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.081      ; 5.090      ;
; 4.339  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.574      ; 4.628      ;
; 4.466  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.916      ; 5.097      ;
; 4.552  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.755      ; 5.022      ;
; 4.553  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.071      ; 5.339      ;
; 4.590  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.581      ; 4.886      ;
; 4.603  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.898      ; 5.216      ;
; 4.723  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.571      ; 6.509      ;
; 4.749  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 1.068      ; 5.532      ;
; 4.765  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.511      ; 4.991      ;
; 4.769  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.512      ; 4.996      ;
; 4.804  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.553      ; 5.072      ;
; 4.824  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.756      ; 5.295      ;
; 4.841  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.758      ; 5.314      ;
; 4.942  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.743      ; 5.400      ;
; 4.953  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.412      ; 5.080      ;
; 4.957  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.899      ; 5.571      ;
; 5.105  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.757      ; 5.577      ;
; 5.395  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.572      ; 5.682      ;
; 5.555  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.552      ; 5.822      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.166  ; 0.396        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.167  ; 0.397        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.167  ; 0.397        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.167  ; 0.397        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.249  ; 0.479        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.282  ; 0.512        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.358  ; 0.358        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.367  ; 0.597        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.367  ; 0.597        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.367  ; 0.597        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.369  ; 0.599        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.433  ; 0.433        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.564  ; 0.564        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.636  ; 0.636        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.636  ; 0.636        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.646  ; 0.646        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.646  ; 0.646        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; -0.001 ; 0.215        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -0.001 ; 0.215        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.001  ; 0.217        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.001  ; 0.217        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.001  ; 0.217        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.269  ; 0.269        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.269  ; 0.269        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.271  ; 0.271        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.271  ; 0.271        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.271  ; 0.271        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.280  ; 0.280        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.280  ; 0.280        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.388  ; 0.388        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.434  ; 0.434        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.586  ; 0.770        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.586  ; 0.770        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.586  ; 0.770        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.588  ; 0.772        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.588  ; 0.772        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.606  ; 0.606        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.710  ; 0.710        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.710  ; 0.710        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.719  ; 0.719        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.719  ; 0.719        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.719  ; 0.719        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.721  ; 0.721        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.721  ; 0.721        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.082  ; 0.298        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.352  ; 0.352        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.365  ; 0.365        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.365  ; 0.365        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.509  ; 0.693        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.509  ; 0.693        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.509  ; 0.693        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.509  ; 0.693        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.509  ; 0.693        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.509  ; 0.693        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.509  ; 0.693        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.509  ; 0.693        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
; 0.630  ; 0.630        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.630  ; 0.630        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.642  ; 0.642        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; -0.026 ; 0.190        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; -0.025 ; 0.191        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; -0.025 ; 0.191        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; -0.025 ; 0.191        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; -0.025 ; 0.191        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; -0.025 ; 0.191        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.244  ; 0.244        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
; 0.245  ; 0.245        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.245  ; 0.245        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
; 0.245  ; 0.245        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.245  ; 0.245        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.245  ; 0.245        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.257  ; 0.257        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.257  ; 0.257        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.612  ; 0.796        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; 0.612  ; 0.796        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.612  ; 0.796        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.612  ; 0.796        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.613  ; 0.797        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.613  ; 0.797        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; 0.734  ; 0.734        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.734  ; 0.734        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.745  ; 0.745        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
; 0.745  ; 0.745        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.745  ; 0.745        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.745  ; 0.745        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.746  ; 0.746        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.746  ; 0.746        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                         ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; -0.075 ; -0.075       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ;
; -0.075 ; -0.075       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ;
; -0.075 ; -0.075       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ;
; -0.072 ; -0.072       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ;
; -0.070 ; -0.070       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ;
; -0.049 ; -0.049       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; -0.048 ; -0.048       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; -0.046 ; -0.046       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ;
; -0.040 ; -0.040       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ;
; -0.040 ; -0.040       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ;
; -0.039 ; -0.039       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ;
; -0.029 ; -0.029       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ;
; -0.029 ; -0.029       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[2]|datad                               ;
; -0.029 ; -0.029       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[4]|datad                               ;
; -0.029 ; -0.029       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[7]|datad                               ;
; -0.028 ; -0.028       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ;
; -0.027 ; -0.027       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ;
; -0.027 ; -0.027       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ;
; -0.027 ; -0.027       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ;
; -0.027 ; -0.027       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ;
; -0.026 ; -0.026       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ;
; -0.026 ; -0.026       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[3]|datad                               ;
; -0.026 ; -0.026       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[6]|datad                               ;
; -0.020 ; -0.020       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[0]|dataa                               ;
; -0.020 ; -0.020       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[1]|dataa                               ;
; -0.020 ; -0.020       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[5]|dataa                               ;
; -0.017 ; -0.017       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[4]|datac                               ;
; -0.015 ; -0.015       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ;
; -0.015 ; -0.015       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ;
; -0.009 ; -0.009       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ;
; -0.007 ; -0.007       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ;
; -0.003 ; -0.003       ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[7]|datad                        ;
; -0.002 ; -0.002       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[5]|datad                        ;
; -0.002 ; -0.002       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[6]|datad                        ;
; -0.001 ; -0.001       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[2]|datad                        ;
; -0.001 ; -0.001       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[3]|datad                        ;
; -0.001 ; -0.001       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[2]|datad                               ;
; -0.001 ; -0.001       ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[5]|datab                               ;
; 0.000  ; 0.000        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[0]|datad                               ;
; 0.007  ; 0.007        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[4]|datac                        ;
; 0.007  ; 0.007        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[3]|datac                               ;
; 0.007  ; 0.007        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[7]|datac                               ;
; 0.009  ; 0.009        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ;
; 0.009  ; 0.009        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[1]|datac                               ;
; 0.009  ; 0.009        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[6]|datac                               ;
; 0.017  ; 0.017        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[3]|datad                                ;
; 0.018  ; 0.018        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[7]|datad                                ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[2]|datad                                ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[4]|datad                                ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[5]|datad                                ;
; 0.019  ; 0.019        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[6]|datad                                ;
; 0.020  ; 0.020        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[1]|datad                                ;
; 0.021  ; 0.021        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[0]|dataa                                ;
; 0.026  ; 0.026        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst5~clkctrl|inclk[0]                       ;
; 0.026  ; 0.026        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst5~clkctrl|outclk                         ;
; 0.053  ; 0.053        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|inclk[0]                             ;
; 0.053  ; 0.053        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|outclk                               ;
; 0.055  ; 0.055        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst4~clkctrl|inclk[0]                       ;
; 0.055  ; 0.055        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst4~clkctrl|outclk                         ;
; 0.070  ; 0.070        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|inclk[0]                       ;
; 0.070  ; 0.070        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst3~clkctrl|outclk                         ;
; 0.100  ; 0.100        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[4]                                    ;
; 0.102  ; 0.102        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[0]                                    ;
; 0.102  ; 0.102        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[6]                                    ;
; 0.137  ; 0.137        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[2]                                    ;
; 0.137  ; 0.137        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[5]                                    ;
; 0.137  ; 0.137        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ;
; 0.137  ; 0.137        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ;
; 0.138  ; 0.138        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ;
; 0.140  ; 0.140        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[7]                                    ;
; 0.141  ; 0.141        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[1]                                    ;
; 0.141  ; 0.141        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst7[3]                                    ;
; 0.142  ; 0.142        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ;
; 0.143  ; 0.143        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ;
; 0.143  ; 0.143        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ;
; 0.143  ; 0.143        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ;
; 0.143  ; 0.143        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ;
; 0.146  ; 0.146        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[4]|datad                                     ;
; 0.148  ; 0.148        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[0]|datad                                     ;
; 0.148  ; 0.148        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[6]|datad                                     ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[2]|datac                                     ;
; 0.153  ; 0.153        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[5]|datac                                     ;
; 0.156  ; 0.156        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[7]|datac                                     ;
; 0.157  ; 0.157        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[1]|datac                                     ;
; 0.157  ; 0.157        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst7|inst7[3]|datac                                     ;
; 0.183  ; 0.183        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[3]|datad                        ;
; 0.183  ; 0.183        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[7]|datad                        ;
; 0.184  ; 0.184        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[1]|datad                        ;
; 0.188  ; 0.188        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[0]|datad                        ;
; 0.189  ; 0.189        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[2]|datad                        ;
; 0.189  ; 0.189        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[4]|datad                        ;
; 0.189  ; 0.189        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[5]|datad                        ;
; 0.189  ; 0.189        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[6]|datad                        ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 6.387 ; 5.914 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 5.085 ; 4.598 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 5.160 ; 4.682 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 4.922 ; 4.583 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 5.046 ; 4.647 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 5.456 ; 5.048 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 5.691 ; 5.215 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 6.387 ; 5.914 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 5.588 ; 5.009 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 3.081 ; 3.531 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 5.315 ; 5.267 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 5.894 ; 5.724 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 8.050 ; 7.571 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 8.050 ; 7.571 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 6.717 ; 6.357 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 4.990 ; 4.708 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 5.844 ; 5.291 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 5.790 ; 5.320 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 5.880 ; 5.373 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 6.823 ; 6.329 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 5.570 ; 5.098 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 5.093 ; 4.675 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 3.693 ; 3.308 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 3.789 ; 3.413 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 3.971 ; 3.655 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 4.346 ; 3.883 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 5.093 ; 4.581 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 4.131 ; 3.829 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 5.063 ; 4.675 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 4.298 ; 3.838 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -4.261 ; -3.891 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -4.377 ; -3.891 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -4.467 ; -3.989 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -4.261 ; -3.914 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -4.302 ; -3.894 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -4.730 ; -4.320 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -4.987 ; -4.536 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -5.546 ; -5.077 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -4.777 ; -4.203 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.763 ; -1.235 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -4.573 ; -4.356 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -4.894 ; -4.725 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -2.254 ; -1.758 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -2.948 ; -2.463 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -2.254 ; -1.758 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -2.507 ; -2.170 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -3.136 ; -2.558 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -2.752 ; -2.340 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -2.569 ; -2.189 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -3.410 ; -2.912 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -2.599 ; -2.101 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -2.942 ; -2.555 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -2.942 ; -2.555 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -3.053 ; -2.673 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -3.249 ; -2.925 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -3.531 ; -3.062 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -4.283 ; -3.773 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -3.391 ; -3.108 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -4.177 ; -3.790 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -3.441 ; -2.981 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 19.229 ; 18.805 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 18.199 ; 17.810 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 18.583 ; 18.190 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 18.576 ; 17.913 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 17.933 ; 17.577 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 17.682 ; 17.202 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 18.487 ; 17.955 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 18.301 ; 17.719 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 19.229 ; 18.805 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 13.425 ; 12.694 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 21.628 ; 20.797 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 20.689 ; 20.025 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 20.680 ; 19.833 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 19.198 ; 18.611 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 21.052 ; 20.184 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 19.822 ; 19.397 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 21.628 ; 20.797 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 20.553 ; 20.202 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 19.160 ; 18.565 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 11.488 ; 11.193 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 17.879 ; 17.326 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 24.132 ; 24.241 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.016 ; 10.738 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 10.840 ; 10.719 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 11.954 ; 11.344 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 10.387 ; 10.200 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 10.361 ; 10.014 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 11.155 ; 10.705 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 11.490 ; 10.898 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 12.515 ; 11.844 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 10.916 ; 10.422 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 12.133 ; 11.917 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 13.456 ; 12.925 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 13.190 ; 12.699 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 11.996 ; 11.571 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 13.456 ; 12.925 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 12.837 ; 12.174 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 12.011 ; 11.626 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 13.020 ; 12.316 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 10.261 ; 9.717  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 9.321  ; 8.967  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 11.163 ; 10.508 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 12.448 ; 11.848 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 11.240 ; 10.955 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 11.809 ; 11.356 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 9.030  ; 8.747  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 9.244  ; 9.034  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 8.778  ; 8.551  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 8.756  ; 8.530  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 9.055  ; 8.756  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 12.603 ; 11.935 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 10.761 ; 10.494 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 11.196 ; 10.868 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 10.508 ; 10.308 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 10.974 ; 10.742 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 11.437 ; 11.045 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 11.307 ; 10.880 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 13.419 ; 12.790 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 14.897 ; 14.695 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 15.441 ; 14.861 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 13.186 ; 13.540 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 13.579 ; 12.967 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 12.508 ; 11.938 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 12.694 ; 12.062 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 12.221 ; 11.730 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 12.434 ; 11.888 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 11.388 ; 11.114 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 12.318 ; 11.664 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 12.370 ; 11.938 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 13.579 ; 12.967 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 10.873 ; 10.678 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 12.768 ; 12.734 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 13.429 ; 13.725 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 13.929 ; 13.875 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 19.536 ; 19.560 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 12.081 ; 12.499 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 12.659 ; 13.109 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 13.795 ; 14.350 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 11.667 ; 12.030 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 19.536 ; 19.560 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 14.511 ; 13.861 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 10.376 ; 10.934 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 4.326  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 21.044 ; 20.816 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 13.280 ; 12.887 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 15.102 ; 14.312 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 14.609 ; 14.022 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 13.351 ; 12.898 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 21.044 ; 20.816 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 3.933  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 8.622  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 7.235  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.282  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 8.622  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.691  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 6.567  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 7.525  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 9.275  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 8.016  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 9.275  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 8.881  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 8.012  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 8.051  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 17.476 ; 17.081 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 15.676 ; 15.287 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 16.259 ; 15.866 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 16.524 ; 15.840 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 15.915 ; 15.559 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 16.417 ; 15.937 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 16.775 ; 16.028 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 16.914 ; 16.332 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 17.476 ; 17.081 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 12.456 ; 11.718 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.082 ; 9.498  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 12.456 ; 11.718 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 9.232  ; 8.753  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 10.200 ; 9.621  ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 9.165  ; 8.884  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 9.675  ; 9.290  ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.224 ; 9.624  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.045 ; 9.590  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 19.916 ; 18.870 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 18.166 ; 17.502 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 18.356 ; 17.509 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 17.146 ; 16.538 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 19.034 ; 18.166 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 18.557 ; 18.132 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 19.916 ; 18.870 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 19.166 ; 18.815 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 17.407 ; 16.841 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 10.891 ; 10.316 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 9.295  ; 9.063  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 10.564 ; 10.118 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.133 ; 9.689  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 10.891 ; 10.316 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 9.886  ; 9.510  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 10.874 ; 10.314 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 9.118  ; 8.840  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 10.702 ; 10.306 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 10.476 ; 10.274 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 10.476 ; 10.274 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 8.476  ; 8.206  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 8.679  ; 8.402  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 8.127  ; 7.976  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 8.884  ; 8.483  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 9.075  ; 8.706  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 8.603  ; 8.266  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 8.700  ; 8.406  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 11.675 ; 11.131 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 8.944  ; 8.667  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 10.552 ; 10.438 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 8.506  ; 8.290  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 9.325  ; 9.014  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 8.870  ; 8.583  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 10.069 ; 9.574  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 10.017 ; 9.431  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 11.675 ; 11.131 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 16.078 ; 15.476 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 22.745 ; 22.424 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 11.780 ; 11.215 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 8.109  ; 7.739  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 7.105  ; 6.815  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 11.411 ; 10.744 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 9.993  ; 9.465  ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 9.874  ; 9.669  ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 9.643  ; 9.201  ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 11.780 ; 11.215 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 9.177  ; 8.911  ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 8.428  ; 8.402  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 8.765  ; 8.599  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 10.664 ; 9.565  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 12.006 ; 11.569 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 10.052 ; 9.851  ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 10.019 ; 9.720  ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 9.262  ; 9.016  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 9.693  ; 9.428  ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 11.244 ; 11.031 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 9.427  ; 9.030  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 12.006 ; 11.569 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 10.351 ; 9.822  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 11.194 ; 10.909 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 13.787 ; 13.396 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 11.497 ; 11.253 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 12.425 ; 11.673 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 13.787 ; 13.396 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 11.486 ; 11.171 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 10.891 ; 10.434 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 10.954 ; 10.689 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 10.321 ; 10.133 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 11.141 ; 10.702 ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 11.758 ; 11.090 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 12.683 ; 12.078 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 10.288 ; 9.988  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 12.683 ; 12.078 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 9.998  ; 9.470  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 11.078 ; 10.443 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 9.039  ; 8.927  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 10.672 ; 10.155 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 9.754  ; 9.392  ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 10.280 ; 9.863  ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 9.516  ; 9.778  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 18.149 ; 18.173 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 13.254 ; 13.672 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 12.690 ; 13.550 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 12.828 ; 13.500 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 11.444 ; 12.171 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 18.149 ; 18.173 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 6.721  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 19.657 ; 19.429 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 14.453 ; 14.060 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 15.543 ; 14.343 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 13.759 ; 13.055 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 13.492 ; 12.675 ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 19.657 ; 19.429 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 8.395  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 7.051  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.450  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 8.395  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.464  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 6.463  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 5.998  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 13.296 ; 12.502 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 11.891 ; 11.494 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 13.296 ; 12.502 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 12.671 ; 12.057 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 11.888 ; 11.375 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 9.567  ; 9.262  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 11.323 ; 10.772 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 8.040  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 6.621  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 6.991  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 8.040  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.111  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 6.049  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 5.548  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 8.644  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.427  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 8.644  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 8.267  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.342  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 7.329  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 14.816 ; 13.877 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.307 ; 12.903 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 14.178 ; 13.229 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 12.015 ; 11.362 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 13.377 ; 12.520 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 13.182 ; 12.577 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 14.816 ; 13.877 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 12.472 ; 12.158 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 11.507 ; 10.945 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 12.118 ; 11.245 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 10.328 ; 9.917  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 11.016 ; 10.665 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 11.438 ; 11.116 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.839 ; 10.603 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 10.846 ; 10.577 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 11.050 ; 10.457 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 12.118 ; 11.245 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.044 ; 9.635  ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.338  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 6.898  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 12.316 ; 12.045 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 13.925 ; 13.699 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 13.478 ; 13.260 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 13.630 ; 12.922 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 12.714 ; 12.522 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 13.467 ; 12.941 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 13.208 ; 12.765 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 12.316 ; 12.045 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 13.370 ; 13.127 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 12.320 ; 12.026 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 12.701 ; 11.897 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 15.009 ; 14.353 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.620 ; 12.645 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 12.760 ; 11.897 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 15.459 ; 14.173 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 14.555 ; 13.712 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 13.900 ; 13.015 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 14.555 ; 13.855 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 12.701 ; 11.998 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 11.028 ; 10.509 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 12.698 ; 12.365 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 16.874 ; 17.369 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 10.464 ; 9.924  ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 10.476 ; 9.915  ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 11.333 ; 10.529 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 9.603  ; 9.560  ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 9.776  ; 9.431  ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 10.284 ; 10.098 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 10.606 ; 10.283 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 12.001 ; 11.128 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 10.057 ; 9.830  ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 11.579 ; 11.176 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 8.499  ; 8.280  ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 12.758 ; 12.285 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 11.611 ; 11.202 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 13.013 ; 12.503 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 12.418 ; 11.782 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 11.625 ; 11.256 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 12.592 ; 11.915 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 9.945  ; 9.423  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 9.041  ; 8.700  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 10.810 ; 10.179 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 12.043 ; 11.465 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 10.883 ; 10.608 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 11.429 ; 10.992 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 8.762  ; 8.489  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 8.968  ; 8.764  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 8.519  ; 8.300  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 8.499  ; 8.280  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 8.785  ; 8.497  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 12.191 ; 11.549 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 10.423 ; 10.165 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 10.841 ; 10.525 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 10.180 ; 9.986  ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 10.628 ; 10.404 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 11.072 ; 10.694 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 10.948 ; 10.536 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 12.564 ; 11.858 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 13.660 ; 13.162 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 14.181 ; 13.320 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 11.837 ; 12.164 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 11.027 ; 10.764 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 12.101 ; 11.552 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 12.278 ; 11.670 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 11.827 ; 11.356 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 12.030 ; 11.503 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 11.027 ; 10.764 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 11.918 ; 11.289 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 11.966 ; 11.550 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 13.130 ; 12.543 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 10.339 ; 9.954  ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 12.189 ; 11.651 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 12.303 ; 13.022 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 12.938 ; 12.911 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 10.746 ; 11.102 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 11.006 ; 11.335 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 11.199 ; 11.569 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 12.594 ; 12.865 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 10.813 ; 11.102 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 10.746 ; 11.404 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 13.331 ; 13.045 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 9.710  ; 10.181 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 4.247  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 12.082 ; 11.779 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 12.082 ; 11.779 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 13.478 ; 12.780 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 13.115 ; 12.814 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 12.313 ; 11.911 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 12.771 ; 11.890 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 3.868  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 6.343  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 6.959  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.082  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 8.299  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.449  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 6.343  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 7.319  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 7.660  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.706  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 8.991  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 8.549  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 7.660  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 7.710  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 11.179 ; 10.709 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 12.159 ; 11.945 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 12.604 ; 12.103 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 11.760 ; 11.091 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 11.895 ; 11.417 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 11.179 ; 10.709 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 12.112 ; 11.484 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 11.371 ; 10.869 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 11.797 ; 11.462 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 8.896  ; 8.495  ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 9.775  ; 9.214  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 12.107 ; 11.403 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 8.957  ; 8.495  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 9.885  ; 9.328  ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 8.896  ; 8.626  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 9.383  ; 9.012  ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 9.912  ; 9.336  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 9.737  ; 9.299  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 9.401  ; 9.415  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 11.446 ; 11.233 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 11.456 ; 10.963 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 10.458 ; 10.069 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 12.004 ; 11.469 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 10.525 ; 10.416 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 12.115 ; 11.635 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 13.323 ; 12.908 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 9.401  ; 9.415  ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 8.851  ; 8.583  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 9.019  ; 8.795  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 10.239 ; 9.810  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 9.822  ; 9.395  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 10.552 ; 10.000 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 9.585  ; 9.223  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 10.537 ; 9.999  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 8.851  ; 8.583  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 10.370 ; 9.990  ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 7.878  ; 7.732  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 10.191 ; 10.000 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 8.213  ; 7.952  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 8.409  ; 8.142  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 7.878  ; 7.732  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 8.605  ; 8.218  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 8.788  ; 8.432  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 8.334  ; 8.009  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 8.427  ; 8.144  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 8.259  ; 8.050  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 8.680  ; 8.413  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 10.280 ; 10.174 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 8.259  ; 8.050  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 9.045  ; 8.746  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 8.608  ; 8.331  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 9.751  ; 9.276  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 9.703  ; 9.139  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 11.358 ; 10.839 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 11.994 ; 11.611 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 15.928 ; 16.055 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 6.918  ; 6.639  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 7.883  ; 7.527  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 6.918  ; 6.639  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 11.051 ; 10.411 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 9.688  ; 9.180  ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 9.576  ; 9.379  ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 9.355  ; 8.930  ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 11.403 ; 10.859 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 8.906  ; 8.650  ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 7.146  ; 6.963  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 7.526  ; 7.053  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 10.107 ; 9.269  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 8.986  ; 8.750  ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 9.724  ; 9.531  ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 9.712  ; 9.425  ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 8.986  ; 8.750  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 9.399  ; 9.143  ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 10.943 ; 10.742 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 9.143  ; 8.761  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 11.621 ; 11.201 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 10.027 ; 9.519  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 8.784  ; 8.791  ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 10.006 ; 9.825  ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 11.133 ; 10.897 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 12.026 ; 11.304 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 13.388 ; 13.015 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 11.124 ; 10.821 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 10.553 ; 10.114 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 10.581 ; 10.327 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 10.006 ; 9.825  ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 10.791 ; 10.369 ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 9.091  ; 8.461  ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 8.774  ; 8.667  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 9.943  ; 9.654  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 12.282 ; 11.704 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 9.691  ; 9.184  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 10.731 ; 10.122 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 8.774  ; 8.667  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 10.312 ; 9.815  ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 9.460  ; 9.112  ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 9.965  ; 9.565  ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 7.182  ; 7.542  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 5.910  ; 11.781 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 6.556  ; 12.322 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 6.659  ; 12.380 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 7.929  ; 13.052 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 6.082  ; 11.781 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 5.910  ; 12.187 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 6.545  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 12.992 ; 7.054  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 13.069 ; 7.329  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 14.289 ; 8.240  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 13.302 ; 8.149  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 12.992 ; 7.180  ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 13.554 ; 7.054  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 6.244  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 6.859  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.163  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 8.151  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.301  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 6.244  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 5.852  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 7.512  ; 8.976  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 7.606  ; 11.088 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 9.072  ; 12.052 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 8.401  ; 11.629 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 7.512  ; 10.970 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 9.269  ; 8.976  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 7.611  ; 10.392 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 5.806  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 6.449  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 6.731  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 7.809  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 5.962  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 5.806  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 5.419  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 6.950  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.222  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 8.312  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 8.029  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.060  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 6.950  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 11.132 ; 10.589 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 12.915 ; 12.525 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 13.668 ; 12.755 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 11.598 ; 10.967 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 12.885 ; 12.060 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 12.744 ; 12.160 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 14.312 ; 13.410 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 12.117 ; 11.818 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 11.132 ; 10.589 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 9.730  ; 9.337  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 10.000 ; 9.604  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 10.662 ; 10.325 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 11.069 ; 10.759 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 10.492 ; 10.266 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 10.497 ; 10.238 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 10.693 ; 10.122 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 11.718 ; 10.878 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 9.730  ; 9.337  ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.140  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 6.716  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 14.491 ;        ;        ; 13.839 ;
; IN[1]      ; BUS[1]      ; 12.875 ;        ;        ; 12.223 ;
; IN[2]      ; BUS[2]      ; 12.764 ;        ;        ; 12.106 ;
; IN[3]      ; BUS[3]      ; 14.817 ;        ;        ; 13.718 ;
; IN[4]      ; BUS[4]      ; 14.836 ;        ;        ; 14.079 ;
; IN[5]      ; BUS[5]      ; 13.773 ;        ;        ; 13.051 ;
; IN[6]      ; BUS[6]      ; 15.311 ;        ;        ; 14.692 ;
; IN[7]      ; BUS[7]      ; 12.754 ;        ;        ; 12.038 ;
; RST        ; uA[0]       ;        ; 9.229  ; 9.845  ;        ;
; RST        ; uA[1]       ;        ; 10.507 ; 11.577 ;        ;
; RST        ; uA[2]       ;        ; 9.784  ; 10.586 ;        ;
; RST        ; uA[3]       ;        ; 9.348  ; 10.128 ;        ;
; RST        ; uA[5]       ;        ; 8.809  ; 9.637  ;        ;
; SWA        ; SE[1]       ;        ; 11.220 ; 10.903 ;        ;
; SWA        ; uA[0]       ; 12.001 ;        ;        ; 11.709 ;
; SWB        ; SE[2]       ; 11.803 ; 12.253 ; 11.627 ; 12.083 ;
; SWB        ; uA[1]       ; 14.246 ; 13.456 ; 14.076 ; 13.280 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 13.953 ;        ;        ; 13.322 ;
; IN[1]      ; BUS[1]      ; 12.366 ;        ;        ; 11.714 ;
; IN[2]      ; BUS[2]      ; 12.339 ;        ;        ; 11.684 ;
; IN[3]      ; BUS[3]      ; 14.215 ;        ;        ; 13.132 ;
; IN[4]      ; BUS[4]      ; 14.309 ;        ;        ; 13.564 ;
; IN[5]      ; BUS[5]      ; 13.323 ;        ;        ; 12.636 ;
; IN[6]      ; BUS[6]      ; 14.743 ;        ;        ; 14.139 ;
; IN[7]      ; BUS[7]      ; 12.228 ;        ;        ; 11.521 ;
; RST        ; uA[0]       ;        ; 8.916  ; 9.505  ;        ;
; RST        ; uA[1]       ;        ; 10.138 ; 11.167 ;        ;
; RST        ; uA[2]       ;        ; 9.451  ; 10.211 ;        ;
; RST        ; uA[3]       ;        ; 9.032  ; 9.776  ;        ;
; RST        ; uA[5]       ;        ; 8.514  ; 9.304  ;        ;
; SWA        ; SE[1]       ;        ; 10.897 ; 10.591 ;        ;
; SWA        ; uA[0]       ; 11.644 ;        ;        ; 11.364 ;
; SWB        ; SE[2]       ; 11.456 ; 11.889 ; 11.287 ; 11.725 ;
; SWB        ; uA[1]       ; 13.798 ; 13.037 ; 13.634 ; 12.868 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------------+
; Output Enable Times                                                            ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 18.440 ; 18.440 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 18.453 ; 18.453 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 19.360 ; 19.360 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 19.182 ; 19.182 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 18.796 ; 18.796 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 18.599 ; 18.599 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 18.570 ; 18.570 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 18.440 ; 18.440 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 18.843 ; 18.843 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 14.334 ; 14.334 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 14.347 ; 14.347 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 15.254 ; 15.254 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 15.076 ; 15.076 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 14.690 ; 14.690 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 14.493 ; 14.493 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 14.464 ; 14.464 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 14.334 ; 14.334 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 14.737 ; 14.737 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                    ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 12.221 ; 12.214 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 12.241 ; 12.237 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 13.104 ; 13.097 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 12.942 ; 12.938 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 12.570 ; 12.566 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 12.382 ; 12.378 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 12.354 ; 12.350 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 12.221 ; 12.214 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 12.616 ; 12.612 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 10.753 ; 10.746 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 10.773 ; 10.769 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 11.636 ; 11.629 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 11.474 ; 11.470 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 11.102 ; 11.098 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 10.914 ; 10.910 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 10.886 ; 10.882 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 10.753 ; 10.746 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 11.148 ; 11.144 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 17.064    ; 17.197    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 17.106    ; 17.227    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 17.847    ; 17.980    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 17.739    ; 17.860    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 17.401    ; 17.522    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 17.267    ; 17.388    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 17.262    ; 17.383    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 17.064    ; 17.197    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 17.424    ; 17.545    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 13.271    ; 13.404    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 13.313    ; 13.434    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 14.054    ; 14.187    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 13.946    ; 14.067    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 13.608    ; 13.729    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 13.474    ; 13.595    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 13.469    ; 13.590    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 13.271    ; 13.404    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 13.631    ; 13.752    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 11.738    ; 11.738    ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 11.777    ; 11.777    ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 12.489    ; 12.489    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 12.386    ; 12.386    ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 12.061    ; 12.061    ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 11.932    ; 11.932    ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 11.927    ; 11.927    ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 11.738    ; 11.738    ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 12.083    ; 12.083    ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 10.233    ; 10.233    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 10.272    ; 10.272    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 10.984    ; 10.984    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 10.881    ; 10.881    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 10.556    ; 10.556    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 10.427    ; 10.427    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 10.422    ; 10.422    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 10.233    ; 10.233    ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 10.578    ; 10.578    ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------+
; Fast 1200mV 0C Model Setup Summary        ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst  ; -6.090 ; -17.745       ;
; STEP:inst1|inst1 ; -5.760 ; -279.278      ;
; STEP:inst1|inst3 ; -4.007 ; -30.309       ;
; STEP:inst1|inst2 ; -0.429 ; -2.172        ;
; CLK              ; 0.064  ; 0.000         ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Hold Summary         ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst  ; -0.497 ; -0.497        ;
; CLK              ; -0.331 ; -1.104        ;
; STEP:inst1|inst1 ; -0.105 ; -0.105        ;
; STEP:inst1|inst3 ; 0.303  ; 0.000         ;
; STEP:inst1|inst2 ; 0.749  ; 0.000         ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary     ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -4.404 ; -15.114       ;
+------------------+--------+---------------+


+-------------------------------------------+
; Fast 1200mV 0C Model Removal Summary      ;
+------------------+--------+---------------+
; Clock            ; Slack  ; End Point TNS ;
+------------------+--------+---------------+
; STEP:inst1|inst2 ; -1.255 ; -3.102        ;
+------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------------+--------+----------------------+
; Clock            ; Slack  ; End Point TNS        ;
+------------------+--------+----------------------+
; CLK              ; -3.000 ; -8.705               ;
; STEP:inst1|inst3 ; -1.000 ; -8.000               ;
; STEP:inst1|inst2 ; -1.000 ; -6.000               ;
; STEP:inst1|inst  ; -1.000 ; -5.000               ;
; STEP:inst1|inst1 ; 0.183  ; 0.000                ;
+------------------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -6.090 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.793     ; 4.806      ;
; -6.014 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.797     ; 4.726      ;
; -5.982 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.747     ; 4.744      ;
; -5.973 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.794     ; 4.688      ;
; -5.938 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.793     ; 4.654      ;
; -5.934 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.732     ; 4.711      ;
; -5.931 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.923     ; 4.517      ;
; -5.905 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.746     ; 4.668      ;
; -5.900 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.809     ; 4.600      ;
; -5.819 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -1.135     ; 5.693      ;
; -5.816 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.924     ; 4.401      ;
; -5.809 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.672     ; 4.646      ;
; -5.671 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.659     ; 4.521      ;
; -5.616 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.734     ; 4.391      ;
; -5.577 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.668     ; 4.418      ;
; -5.407 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.795     ; 4.121      ;
; -5.376 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.731     ; 4.154      ;
; -5.235 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.745     ; 4.999      ;
; -5.159 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.749     ; 4.919      ;
; -5.127 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.699     ; 4.937      ;
; -5.118 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.746     ; 4.881      ;
; -5.083 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.745     ; 4.847      ;
; -5.079 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.684     ; 4.904      ;
; -5.056 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.875     ; 4.690      ;
; -5.050 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.698     ; 4.861      ;
; -5.025 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.761     ; 4.773      ;
; -4.961 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.876     ; 4.594      ;
; -4.934 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.624     ; 4.819      ;
; -4.904 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.047     ; 5.866      ;
; -4.816 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.611     ; 4.714      ;
; -4.748 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.686     ; 4.571      ;
; -4.722 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.620     ; 4.611      ;
; -4.646 ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.740     ; 4.415      ;
; -4.619 ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.871     ; 4.257      ;
; -4.570 ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.744     ; 4.335      ;
; -4.552 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.747     ; 4.314      ;
; -4.551 ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.740     ; 4.320      ;
; -4.538 ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.694     ; 4.353      ;
; -4.529 ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.741     ; 4.297      ;
; -4.521 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.683     ; 4.347      ;
; -4.518 ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.693     ; 4.334      ;
; -4.490 ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.679     ; 4.320      ;
; -4.449 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.042     ; 5.416      ;
; -4.421 ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.870     ; 4.060      ;
; -4.336 ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.756     ; 4.089      ;
; -4.294 ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.615     ; 4.188      ;
; -4.245 ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.619     ; 4.135      ;
; -4.227 ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.606     ; 4.130      ;
; -4.133 ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.681     ; 3.961      ;
; -3.881 ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.742     ; 3.648      ;
; -3.850 ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.678     ; 3.681      ;
; -3.495 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.889     ; 3.115      ;
; -3.480 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.889     ; 3.100      ;
; -3.467 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.942     ; 2.034      ;
; -3.460 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.894     ; 3.075      ;
; -3.211 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.873     ; 2.847      ;
; -3.159 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.921     ; 1.747      ;
; -3.105 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.869     ; 2.745      ;
; -3.081 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.995     ; 1.595      ;
; -3.078 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.917     ; 1.670      ;
; -3.074 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.947     ; 2.636      ;
; -3.012 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.044     ; 3.977      ;
; -2.929 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.462     ; 1.976      ;
; -2.905 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.894     ; 2.520      ;
; -2.853 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.942     ; 1.420      ;
; -2.825 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.464     ; 1.870      ;
; -2.798 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.561     ; 1.746      ;
; -2.772 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.872     ; 2.409      ;
; -2.753 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; -0.043     ; 3.719      ;
; -2.703 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.920     ; 1.292      ;
; -2.615 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.461     ; 1.663      ;
; -2.570 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.469     ; 1.610      ;
; -2.358 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.871     ; 1.996      ;
; -2.320 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.394     ; 1.435      ;
; -2.259 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.380     ; 1.388      ;
; -2.225 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.037     ; 1.697      ;
; -2.188 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.711      ; 3.408      ;
; -2.170 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.871     ; 1.808      ;
; -2.164 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.885     ; 1.788      ;
; -2.142 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; 0.541      ; 3.192      ;
; -2.110 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.863     ; 1.756      ;
; -2.088 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.876     ; 1.721      ;
; -2.039 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 1.005      ; 4.053      ;
; -2.023 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.459     ; 1.073      ;
; -2.016 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.874     ; 1.651      ;
; -1.985 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.053     ; 1.441      ;
; -1.954 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.010     ; 1.453      ;
; -1.873 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 1.000        ; 1.010      ; 3.892      ;
; -1.862 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -1.052     ; 1.319      ;
; -1.819 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.866     ; 1.462      ;
; -1.771 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.884     ; 1.396      ;
; -1.632 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.884     ; 1.257      ;
; -1.589 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.867     ; 1.231      ;
; -1.558 ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.738     ; 1.829      ;
; -1.531 ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.786     ; 0.754      ;
; -1.524 ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.786     ; 0.747      ;
; -1.517 ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -0.738     ; 1.788      ;
; -1.512 ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 1.000        ; -1.788     ; 0.733      ;
; -1.504 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.868     ; 1.145      ;
; -1.428 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.500        ; -0.875     ; 1.062      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst1'                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -5.760 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.836     ; 4.735      ;
; -5.616 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.673     ; 4.941      ;
; -4.773 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.498      ; 5.244      ;
; -4.753 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.486      ; 5.197      ;
; -4.704 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.499      ; 5.177      ;
; -4.691 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[1]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.557      ; 5.377      ;
; -4.642 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.680      ; 5.197      ;
; -4.636 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.631      ; 5.262      ;
; -4.605 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.483      ; 5.040      ;
; -4.602 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.668      ; 5.339      ;
; -4.598 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.510     ; 3.399      ;
; -4.597 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.626      ; 5.221      ;
; -4.595 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[3]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.559      ; 5.181      ;
; -4.593 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.423      ; 5.056      ;
; -4.591 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.680      ; 5.340      ;
; -4.586 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.628      ; 5.210      ;
; -4.586 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.560      ; 5.168      ;
; -4.579 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.838     ; 3.552      ;
; -4.571 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.683      ; 5.306      ;
; -4.559 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.514      ; 5.143      ;
; -4.526 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.631      ; 5.164      ;
; -4.516 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.700      ; 5.267      ;
; -4.507 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.657      ; 5.318      ;
; -4.507 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.373     ; 3.445      ;
; -4.495 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[6]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.681      ; 5.078      ;
; -4.481 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.687      ; 5.221      ;
; -4.443 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.668      ; 5.182      ;
; -4.432 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.679      ; 5.182      ;
; -4.413 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.347     ; 3.564      ;
; -4.402 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.700      ; 5.148      ;
; -4.388 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.818      ; 5.123      ;
; -4.387 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.679      ; 5.214      ;
; -4.380 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.668      ; 5.202      ;
; -4.371 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.484      ; 4.820      ;
; -4.366 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.676      ; 5.112      ;
; -4.357 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.562      ; 4.953      ;
; -4.344 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.693      ; 5.097      ;
; -4.342 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.631      ; 4.968      ;
; -4.342 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.516      ; 4.929      ;
; -4.341 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.427      ; 4.883      ;
; -4.336 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.557      ; 5.035      ;
; -4.324 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.210     ; 3.612      ;
; -4.306 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.683      ; 5.040      ;
; -4.293 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.694      ; 5.041      ;
; -4.290 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.284     ; 3.504      ;
; -4.282 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -1.331     ; 3.449      ;
; -4.267 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.573      ; 4.886      ;
; -4.262 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.631      ; 4.903      ;
; -4.253 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.668      ; 4.992      ;
; -4.232 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.679      ; 4.963      ;
; -4.227 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.842      ; 5.162      ;
; -4.225 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|inst7[4]                                    ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.414      ; 4.760      ;
; -4.202 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.669      ; 5.025      ;
; -4.193 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.675      ; 5.022      ;
; -4.179 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; -0.675     ; 3.502      ;
; -4.170 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.247      ; 5.409      ;
; -4.131 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.662      ; 4.862      ;
; -4.123 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.693      ; 4.860      ;
; -4.118 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.750      ; 5.028      ;
; -4.113 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.685      ; 4.952      ;
; -4.100 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.680      ; 4.928      ;
; -4.098 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.657      ; 4.909      ;
; -4.055 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.685      ; 4.793      ;
; -4.011 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.841      ; 4.754      ;
; -3.992 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.171      ; 5.216      ;
; -3.986 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.252      ; 5.224      ;
; -3.948 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 0.803      ; 4.683      ;
; -3.902 ; ALU_MD:inst7|inst8[4]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.172     ; 4.188      ;
; -3.876 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.185      ; 5.114      ;
; -3.875 ; ALU_MD:inst7|inst8[4]                                                                                                 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.175     ; 4.152      ;
; -3.848 ; ALU_MD:inst7|inst8[6]                                                                                                 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.306     ; 3.994      ;
; -3.842 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.331      ; 5.254      ;
; -3.831 ; ALU_MD:inst7|inst8[4]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.235     ; 4.136      ;
; -3.826 ; ALU_MD:inst7|inst8[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.172     ; 4.112      ;
; -3.826 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.176     ; 4.108      ;
; -3.802 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.027     ; 4.282      ;
; -3.799 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.179     ; 4.072      ;
; -3.788 ; ALU_MD:inst7|inst8[4]                                                                                                 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.024     ; 4.286      ;
; -3.785 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.027     ; 4.253      ;
; -3.785 ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.173     ; 4.070      ;
; -3.775 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.158     ; 4.124      ;
; -3.766 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.249      ; 5.177      ;
; -3.761 ; ALU_MD:inst7|inst8[6]                                                                                                 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.155     ; 4.128      ;
; -3.758 ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst7[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.176     ; 4.034      ;
; -3.755 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.239     ; 4.056      ;
; -3.754 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.052     ; 4.224      ;
; -3.751 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.010      ; 4.330      ;
; -3.740 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.022      ; 4.331      ;
; -3.735 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0.500        ; 1.250      ; 4.976      ;
; -3.726 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.031     ; 4.202      ;
; -3.717 ; ALU_MD:inst7|inst8[4]                                                                                                 ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; 0.096      ; 4.188      ;
; -3.714 ; ALU_MD:inst7|inst8[3]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.236     ; 4.018      ;
; -3.712 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.028     ; 4.206      ;
; -3.711 ; ALU_MD:inst7|inst7[3]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.043     ; 4.126      ;
; -3.710 ; ALU_MD:inst7|inst7[1]                                                                                                 ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.042     ; 4.126      ;
; -3.709 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.027     ; 4.177      ;
; -3.709 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.031     ; 4.173      ;
; -3.706 ; ALU_MD:inst7|inst7[2]                                                                                                 ; ALU_MD:inst7|inst8[7]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.037     ; 4.191      ;
; -3.705 ; ALU_MD:inst7|inst8[5]                                                                                                 ; ALU_MD:inst7|inst7[6]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.365     ; 3.880      ;
; -3.695 ; ALU_MD:inst7|inst8[2]                                                                                                 ; ALU_MD:inst7|inst7[3]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 1.000        ; -0.163     ; 4.006      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -4.007 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.289     ; 4.205      ;
; -3.980 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.420     ; 4.047      ;
; -3.943 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.293     ; 4.137      ;
; -3.931 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.293     ; 4.125      ;
; -3.911 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.243     ; 4.155      ;
; -3.902 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.290     ; 4.099      ;
; -3.899 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.243     ; 4.143      ;
; -3.890 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.290     ; 4.087      ;
; -3.886 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.289     ; 4.084      ;
; -3.867 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.289     ; 4.065      ;
; -3.863 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.228     ; 4.122      ;
; -3.851 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.228     ; 4.110      ;
; -3.843 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.289     ; 4.041      ;
; -3.838 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.369      ; 5.194      ;
; -3.834 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.242     ; 4.079      ;
; -3.810 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.289     ; 4.008      ;
; -3.810 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.293     ; 4.004      ;
; -3.810 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.242     ; 4.055      ;
; -3.808 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.369      ; 5.164      ;
; -3.795 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.289     ; 3.993      ;
; -3.782 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 3.850      ;
; -3.779 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.289     ; 3.977      ;
; -3.778 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.243     ; 4.022      ;
; -3.777 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.242     ; 4.022      ;
; -3.769 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.290     ; 3.966      ;
; -3.768 ; ALU_MD:inst7|inst8[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.289     ; 3.966      ;
; -3.762 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.242     ; 4.007      ;
; -3.755 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.369      ; 5.111      ;
; -3.748 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.369      ; 5.104      ;
; -3.746 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.293     ; 3.940      ;
; -3.742 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.242     ; 3.987      ;
; -3.740 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.369      ; 5.096      ;
; -3.737 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.369      ; 5.093      ;
; -3.730 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.228     ; 3.989      ;
; -3.724 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.289     ; 3.922      ;
; -3.703 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.293     ; 3.897      ;
; -3.671 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.243     ; 3.915      ;
; -3.668 ; ALU_MD:inst7|inst8[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.293     ; 3.862      ;
; -3.666 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.228     ; 3.925      ;
; -3.662 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.290     ; 3.859      ;
; -3.655 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.164     ; 3.978      ;
; -3.653 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 3.721      ;
; -3.632 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.305     ; 3.814      ;
; -3.627 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.305     ; 3.809      ;
; -3.627 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.289     ; 3.825      ;
; -3.623 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.228     ; 3.882      ;
; -3.622 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.305     ; 3.804      ;
; -3.605 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.305     ; 3.787      ;
; -3.599 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.305     ; 3.781      ;
; -3.595 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.305     ; 3.777      ;
; -3.594 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.242     ; 3.839      ;
; -3.588 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.155     ; 3.920      ;
; -3.588 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.228     ; 3.847      ;
; -3.572 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.168     ; 3.891      ;
; -3.566 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.168     ; 3.885      ;
; -3.565 ; ALU_MD:inst7|inst8[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.419     ; 3.633      ;
; -3.547 ; ALU_MD:inst7|inst7[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.243     ; 3.791      ;
; -3.541 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.369      ; 4.897      ;
; -3.538 ; ALU_MD:inst7|inst8[3]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.290     ; 3.735      ;
; -3.533 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.168     ; 3.852      ;
; -3.531 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.168     ; 3.850      ;
; -3.516 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.168     ; 3.835      ;
; -3.505 ; ALU_MD:inst7|inst8[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.420     ; 3.572      ;
; -3.505 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.305     ; 3.687      ;
; -3.504 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.168     ; 3.823      ;
; -3.494 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.230     ; 3.751      ;
; -3.483 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.155     ; 3.815      ;
; -3.482 ; ALU_MD:inst7|inst7[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.242     ; 3.727      ;
; -3.474 ; ALU_MD:inst7|inst8[1]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.289     ; 3.672      ;
; -3.450 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.168     ; 3.769      ;
; -3.403 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.155     ; 3.735      ;
; -3.352 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.155     ; 3.684      ;
; -3.338 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.230     ; 3.595      ;
; -3.327 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.230     ; 3.584      ;
; -3.288 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.369      ; 4.644      ;
; -3.242 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.291     ; 3.438      ;
; -3.242 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.164     ; 3.565      ;
; -3.211 ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.227     ; 3.471      ;
; -3.126 ; ALU_MD:inst7|inst8[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.305     ; 3.308      ;
; -3.035 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.168     ; 3.354      ;
; -2.899 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.948      ;
; -2.884 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.933      ;
; -2.806 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.855      ;
; -2.791 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.840      ;
; -2.648 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.697      ;
; -2.644 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.693      ;
; -2.643 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.692      ;
; -2.629 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.678      ;
; -2.628 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.677      ;
; -2.591 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.640      ;
; -2.563 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.612      ;
; -2.548 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.597      ;
; -2.482 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.531      ;
; -2.467 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -0.438     ; 2.516      ;
; -2.448 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.367      ; 3.802      ;
; -2.371 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.367      ; 3.725      ;
; -2.361 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.367      ; 3.715      ;
; -2.351 ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.018     ; 1.820      ;
; -2.323 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 1.000        ; 0.367      ; 3.677      ;
; -2.270 ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0.500        ; -1.011     ; 1.746      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; -0.429 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 0.539      ; 1.955      ;
; -0.428 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 0.540      ; 1.955      ;
; -0.427 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 0.539      ; 1.953      ;
; -0.410 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 0.540      ; 1.937      ;
; -0.244 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 0.543      ; 1.774      ;
; -0.234 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 1.000        ; 0.541      ; 1.762      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                     ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; 0.064 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 2.217      ; 2.735      ;
; 0.105 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.500        ; 2.217      ; 2.694      ;
; 0.106 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 2.217      ; 2.693      ;
; 0.188 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 2.228      ; 2.622      ;
; 0.223 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.500        ; 2.228      ; 2.587      ;
; 0.251 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.500        ; 2.228      ; 2.559      ;
; 0.296 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.500        ; 2.228      ; 2.514      ;
; 0.325 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.500        ; 2.228      ; 2.485      ;
; 0.709 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 2.228      ; 2.601      ;
; 0.721 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 2.228      ; 2.589      ;
; 0.776 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 1.000        ; 2.228      ; 2.534      ;
; 0.791 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 2.228      ; 2.519      ;
; 0.822 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 1.000        ; 2.217      ; 2.477      ;
; 0.909 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 1.000        ; 2.217      ; 2.390      ;
; 0.940 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 1.000        ; 2.217      ; 2.359      ;
; 1.007 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 1.000        ; 2.228      ; 2.303      ;
+-------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst'                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                               ; Launch Clock     ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+
; -0.497 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 1.895      ; 1.627      ;
; -0.454 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 1.895      ; 1.670      ;
; 0.058  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; 0.000        ; 0.803      ; 1.090      ;
; 0.095  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; 0.803      ; 1.127      ;
; 0.183  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 1.895      ; 1.807      ;
; 0.243  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 1.895      ; 1.867      ;
; 0.702  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.803      ; 1.234      ;
; 0.712  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; -0.500       ; 0.803      ; 1.244      ;
; 1.026  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -0.543     ; 0.607      ;
; 1.177  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.365     ; 0.936      ;
; 1.203  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.365     ; 0.962      ;
; 1.206  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -0.541     ; 0.789      ;
; 1.222  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.365     ; 0.981      ;
; 1.223  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.365     ; 0.982      ;
; 1.236  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.365     ; 0.995      ;
; 1.245  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.514     ; 0.355      ;
; 1.245  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.512     ; 0.357      ;
; 1.315  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.365     ; 1.074      ;
; 1.351  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.624     ; 0.351      ;
; 1.354  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.629     ; 0.349      ;
; 1.362  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.629     ; 0.357      ;
; 1.366  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.629     ; 0.361      ;
; 1.372  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.629     ; 0.367      ;
; 1.379  ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.626     ; 0.377      ;
; 1.458  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.365     ; 1.217      ;
; 1.499  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst3 ; STEP:inst1|inst ; 0.000        ; -0.365     ; 1.258      ;
; 1.636  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 1.139      ; 2.879      ;
; 1.649  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 1.135      ; 2.888      ;
; 1.689  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.049      ; 1.842      ;
; 1.768  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.677      ; 2.069      ;
; 1.774  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; 0.840      ; 2.238      ;
; 1.854  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -0.540     ; 1.438      ;
; 1.861  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -0.540     ; 1.445      ;
; 1.907  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -0.539     ; 1.492      ;
; 1.953  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.681     ; 0.896      ;
; 1.958  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -0.539     ; 1.543      ;
; 1.990  ; uPC:inst6|uA_reg:inst9|inst4~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.632     ; 0.482      ;
; 1.993  ; uPC:inst6|uA_reg:inst9|inst5~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.632     ; 0.485      ;
; 2.001  ; uPC:inst6|uA_reg:inst9|inst2                                                                                          ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.635     ; 0.490      ;
; 2.024  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.676     ; 0.972      ;
; 2.028  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.043      ; 2.175      ;
; 2.107  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.675     ; 1.056      ;
; 2.131  ; uPC:inst6|uA_reg:inst9|inst3~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.633     ; 0.622      ;
; 2.142  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.689     ; 1.077      ;
; 2.151  ; uPC:inst6|uA_reg:inst9|inst1~_emulated                                                                                ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.631     ; 0.644      ;
; 2.151  ; uPC:inst6|uA_reg:inst9|inst~_emulated                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst2 ; STEP:inst1|inst ; 0.000        ; -1.631     ; 0.644      ;
; 2.240  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.689     ; 1.175      ;
; 2.309  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.675     ; 1.258      ;
; 2.332  ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.837     ; 1.119      ;
; 2.394  ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.799     ; 1.219      ;
; 2.467  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.838     ; 1.253      ;
; 2.488  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.683     ; 1.429      ;
; 2.502  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.671     ; 1.455      ;
; 2.522  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.681     ; 1.465      ;
; 2.530  ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.243     ; 0.911      ;
; 2.541  ; ALU_MD:inst7|inst7[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.410     ; 1.755      ;
; 2.567  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.051      ; 2.722      ;
; 2.569  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.679     ; 1.514      ;
; 2.593  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.690     ; 1.527      ;
; 2.629  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.814     ; 1.439      ;
; 2.656  ; ALU_MD:inst7|inst7[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.479     ; 1.801      ;
; 2.725  ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.679     ; 1.670      ;
; 2.741  ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.167     ; 1.198      ;
; 2.764  ; ALU_MD:inst7|inst7[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.480     ; 1.908      ;
; 2.777  ; ALU_MD:inst7|inst8[7]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.556     ; 1.845      ;
; 2.778  ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.181     ; 1.221      ;
; 2.793  ; ALU_MD:inst7|inst7[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.495     ; 1.922      ;
; 2.798  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.047      ; 2.949      ;
; 2.918  ; ALU_MD:inst7|inst8[2]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.558     ; 1.984      ;
; 2.920  ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst  ; STEP:inst1|inst ; 0.000        ; 0.049      ; 3.073      ;
; 2.970  ; ALU_MD:inst7|inst7[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.419     ; 2.175      ;
; 2.975  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.696     ; 1.903      ;
; 2.977  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.696     ; 1.905      ;
; 2.986  ; ALU_MD:inst7|inst8[4]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.553     ; 2.057      ;
; 2.996  ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.253     ; 1.367      ;
; 3.028  ; ALU_MD:inst7|inst7[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.423     ; 2.229      ;
; 3.039  ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.245     ; 1.418      ;
; 3.062  ; ALU_MD:inst7|inst8[6]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.677     ; 2.009      ;
; 3.077  ; ALU_MD:inst7|inst8[3]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.555     ; 2.146      ;
; 3.095  ; ALU_MD:inst7|inst7[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.482     ; 2.237      ;
; 3.113  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.679     ; 2.058      ;
; 3.130  ; ALU_MD:inst7|inst8[0]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.569     ; 2.185      ;
; 3.174  ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.327     ; 1.471      ;
; 3.207  ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.248     ; 1.583      ;
; 3.219  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.484     ; 2.359      ;
; 3.231  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.483     ; 2.372      ;
; 3.244  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.700     ; 2.168      ;
; 3.245  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.771     ; 1.098      ;
; 3.248  ; ALU_MD:inst7|inst8[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.553     ; 2.319      ;
; 3.266  ; ALU_MD:inst7|inst8[5]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.676     ; 2.214      ;
; 3.270  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.414     ; 2.480      ;
; 3.292  ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                                                                                    ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.246     ; 1.670      ;
; 3.302  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.560     ; 2.366      ;
; 3.308  ; ALU_MD:inst7|inst7[1]                                                                                                 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.494     ; 2.438      ;
; 3.339  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.750     ; 2.213      ;
; 3.371  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.676     ; 2.319      ;
; 3.373  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.562     ; 2.435      ;
; 3.380  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -1.792     ; 1.212      ;
; 3.400  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.423     ; 2.601      ;
; 3.407  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; STEP:inst1|inst1 ; STEP:inst1|inst ; -0.500       ; -0.486     ; 2.545      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                       ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; Slack  ; From Node        ; To Node          ; Launch Clock     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+
; -0.331 ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 2.323      ; 2.211      ;
; -0.261 ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 2.311      ; 2.269      ;
; -0.232 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; 0.000        ; 2.311      ; 2.298      ;
; -0.148 ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 2.311      ; 2.382      ;
; -0.132 ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; 0.000        ; 2.323      ; 2.410      ;
; -0.116 ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; 0.000        ; 2.323      ; 2.426      ;
; -0.063 ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; 0.000        ; 2.323      ; 2.479      ;
; -0.053 ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; 0.000        ; 2.323      ; 2.489      ;
; 0.343  ; STEP:inst1|inst3 ; STEP:inst1|inst  ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 2.323      ; 2.385      ;
; 0.371  ; STEP:inst1|inst  ; STEP:inst1|inst  ; STEP:inst1|inst  ; CLK         ; -0.500       ; 2.323      ; 2.413      ;
; 0.415  ; STEP:inst1|inst2 ; STEP:inst1|inst  ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 2.323      ; 2.457      ;
; 0.442  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 2.323      ; 2.484      ;
; 0.467  ; STEP:inst1|inst3 ; STEP:inst1|inst6 ; STEP:inst1|inst3 ; CLK         ; -0.500       ; 2.323      ; 2.509      ;
; 0.560  ; STEP:inst1|inst  ; STEP:inst1|inst1 ; STEP:inst1|inst  ; CLK         ; -0.500       ; 2.311      ; 2.590      ;
; 0.560  ; STEP:inst1|inst2 ; STEP:inst1|inst3 ; STEP:inst1|inst2 ; CLK         ; -0.500       ; 2.311      ; 2.590      ;
; 0.600  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; STEP:inst1|inst1 ; CLK         ; -0.500       ; 2.311      ; 2.630      ;
+--------+------------------+------------------+------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst1'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                  ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; -0.105 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.315      ; 2.210      ;
; 0.013  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.152      ; 2.165      ;
; 0.109  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.223      ; 2.332      ;
; 0.125  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.060      ; 2.185      ;
; 0.141  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.110      ; 0.771      ;
; 0.153  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.702      ; 0.855      ;
; 0.176  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.052      ; 2.228      ;
; 0.185  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.215      ; 2.400      ;
; 0.235  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.134      ; 2.369      ;
; 0.239  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.218      ; 2.457      ;
; 0.257  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.971      ; 2.228      ;
; 0.271  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.764      ; 2.035      ;
; 0.277  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.985      ; 2.262      ;
; 0.279  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.013      ; 0.812      ;
; 0.289  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.601      ; 1.890      ;
; 0.295  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.148      ; 2.443      ;
; 0.297  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.806      ; 2.103      ;
; 0.307  ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.708      ; 1.015      ;
; 0.311  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.643      ; 1.954      ;
; 0.323  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.055      ; 2.378      ;
; 0.335  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.216      ; 2.551      ;
; 0.337  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.011      ; 0.868      ;
; 0.340  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.213      ; 2.553      ;
; 0.348  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.053      ; 2.401      ;
; 0.356  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.807      ; 2.163      ;
; 0.361  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 2.050      ; 2.411      ;
; 0.368  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.686      ; 1.054      ;
; 0.451  ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.637      ; 1.088      ;
; 0.467  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.638      ; 2.105      ;
; 0.472  ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.792      ; 1.264      ;
; 0.474  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.644      ; 2.118      ;
; 0.487  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.475      ; 1.962      ;
; 0.490  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.622      ; 2.112      ;
; 0.495  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.018      ; 1.033      ;
; 0.502  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.603      ; 2.105      ;
; 0.513  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.598      ; 2.111      ;
; 0.516  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.630      ; 2.146      ;
; 0.523  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.440      ; 1.963      ;
; 0.529  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.459      ; 1.988      ;
; 0.538  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.467      ; 2.005      ;
; 0.559  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.435      ; 1.994      ;
; 0.570  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.697      ; 1.267      ;
; 0.575  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.791      ; 2.366      ;
; 0.577  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.624      ; 2.201      ;
; 0.580  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.628      ; 2.208      ;
; 0.602  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.602      ; 0.724      ;
; 0.607  ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.619      ; 1.226      ;
; 0.607  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.010      ; 1.137      ;
; 0.615  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.586      ; 0.721      ;
; 0.616  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.433      ; 2.049      ;
; 0.630  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst7[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.270      ; 1.900      ;
; 0.630  ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.704      ; 1.334      ;
; 0.646  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.498      ; 2.144      ;
; 0.650  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.617      ; 2.267      ;
; 0.655  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.638      ; 2.293      ;
; 0.656  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.454      ; 2.110      ;
; 0.659  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.628      ; 2.287      ;
; 0.661  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.629      ; 2.290      ;
; 0.665  ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.699      ; 1.364      ;
; 0.668  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[2]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.335      ; 2.003      ;
; 0.677  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.466      ; 2.143      ;
; 0.678  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.475      ; 2.153      ;
; 0.688  ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.684      ; 1.372      ;
; 0.690  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.570      ; 2.260      ;
; 0.695  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.461      ; 2.156      ;
; 0.698  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.465      ; 2.163      ;
; 0.699  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.347      ; 2.046      ;
; 0.700  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst8[0]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.510      ; 2.210      ;
; 0.708  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.609      ; 2.317      ;
; 0.712  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.943      ; 1.175      ;
; 0.715  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.074      ; 0.789      ;
; 0.720  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.613      ; 2.333      ;
; 0.724  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.559      ; 0.803      ;
; 0.725  ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.564      ; 1.289      ;
; 0.726  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.592      ; 2.318      ;
; 0.728  ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.686      ; 1.414      ;
; 0.736  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.929      ; 1.185      ;
; 0.738  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.447      ; 2.185      ;
; 0.741  ; ALU_MD:inst7|inst7[4]                                                                                   ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.973      ; 1.714      ;
; 0.742  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.450      ; 2.192      ;
; 0.746  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 0.601      ; 0.867      ;
; 0.748  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.620      ; 2.368      ;
; 0.751  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.610      ; 2.361      ;
; 0.761  ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.027      ; 0.788      ;
; 0.762  ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ; STEP:inst1|inst3 ; STEP:inst1|inst1 ; -0.500       ; 1.008      ; 1.290      ;
; 0.766  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|inst7[5]                                    ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.435      ; 2.201      ;
; 0.768  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.082      ; 0.850      ;
; 0.770  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.609      ; 2.379      ;
; 0.770  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.457      ; 2.227      ;
; 0.777  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.425      ; 2.202      ;
; 0.784  ; ALU_MD:inst7|inst7[7]                                                                                   ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.896      ; 1.680      ;
; 0.785  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.588      ; 2.373      ;
; 0.787  ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.026      ; 0.813      ;
; 0.792  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.446      ; 2.238      ;
; 0.808  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.407      ; 2.215      ;
; 0.814  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.621      ; 2.435      ;
; 0.817  ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.027      ; 0.844      ;
; 0.820  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[0] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.451      ; 2.271      ;
; 0.820  ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                      ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 0.613      ; 1.433      ;
; 0.822  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0.000        ; 1.666      ; 2.488      ;
+--------+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst3'                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                 ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+
; 0.303 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.425      ;
; 0.305 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.427      ;
; 0.307 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.429      ;
; 0.308 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.430      ;
; 0.308 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.430      ;
; 0.315 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.437      ;
; 0.317 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.439      ;
; 0.452 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.574      ;
; 0.456 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.579      ;
; 0.462 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.584      ;
; 0.463 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.585      ;
; 0.465 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.587      ;
; 0.466 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.588      ;
; 0.466 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.588      ;
; 0.475 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.597      ;
; 0.478 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.600      ;
; 0.515 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.637      ;
; 0.518 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.640      ;
; 0.519 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.641      ;
; 0.520 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.642      ;
; 0.522 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.644      ;
; 0.528 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.651      ;
; 0.531 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.653      ;
; 0.532 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.654      ;
; 0.541 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.663      ;
; 0.581 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.703      ;
; 0.585 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.707      ;
; 0.588 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.710      ;
; 0.594 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.716      ;
; 0.595 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.717      ;
; 0.597 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.719      ;
; 0.651 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.773      ;
; 0.660 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.782      ;
; 0.801 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7]               ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 0.000        ; 0.038      ; 0.923      ;
; 0.816 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.609      ; 2.529      ;
; 0.816 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.609      ; 2.529      ;
; 0.816 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.609      ; 2.529      ;
; 0.816 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.609      ; 2.529      ;
; 0.816 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.609      ; 2.529      ;
; 0.816 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.609      ; 2.529      ;
; 0.816 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.609      ; 2.529      ;
; 0.816 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 1.609      ; 2.529      ;
; 1.083 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.310      ; 1.997      ;
; 1.111 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.147      ; 1.862      ;
; 1.206 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.310      ; 2.120      ;
; 1.324 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.147      ; 2.075      ;
; 1.392 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.310      ; 2.306      ;
; 1.419 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.147      ; 2.170      ;
; 1.435 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.310      ; 2.349      ;
; 1.436 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.147      ; 2.187      ;
; 1.456 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.310      ; 2.370      ;
; 1.478 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.147      ; 2.229      ;
; 1.501 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.310      ; 2.415      ;
; 1.573 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.147      ; 2.324      ;
; 1.575 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.310      ; 2.489      ;
; 1.585 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.147      ; 2.336      ;
; 1.628 ; ALU_MD:inst7|REG0_2:inst2|inst[3]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.206     ; 1.026      ;
; 1.628 ; ALU_MD:inst7|REG0_2:inst2|inst2[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.219     ; 1.013      ;
; 1.655 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[0]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.310      ; 2.569      ;
; 1.671 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[1]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 1.147      ; 2.422      ;
; 1.675 ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.367     ; 0.912      ;
; 1.699 ; ALU_MD:inst7|REG0_2:inst2|inst2[4]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.211     ; 1.092      ;
; 1.737 ; ALU_MD:inst7|REG0_2:inst2|inst[0]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.329     ; 1.012      ;
; 1.746 ; ALU_MD:inst7|REG0_2:inst2|inst2[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.219     ; 1.131      ;
; 1.762 ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.368     ; 0.998      ;
; 1.783 ; ALU_MD:inst7|REG0_2:inst2|inst[5]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.213     ; 1.174      ;
; 1.828 ; ALU_MD:inst7|REG0_2:inst2|inst[2]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.205     ; 1.227      ;
; 1.853 ; ALU_MD:inst7|REG0_2:inst2|inst[4]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.205     ; 1.252      ;
; 1.890 ; ALU_MD:inst7|REG0_2:inst2|inst[7]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.201     ; 1.293      ;
; 1.927 ; ALU_MD:inst7|REG0_2:inst2|inst[1]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.209     ; 1.322      ;
; 1.939 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.561      ; 2.604      ;
; 1.968 ; ALU_MD:inst7|REG0_2:inst2|inst2[6]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.220     ; 1.352      ;
; 1.987 ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.344     ; 1.247      ;
; 2.014 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.561      ; 2.679      ;
; 2.041 ; ALU_MD:inst7|REG0_2:inst2|inst2[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.211     ; 1.434      ;
; 2.044 ; ALU_MD:inst7|inst7[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.009     ; 1.639      ;
; 2.061 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.561      ; 2.726      ;
; 2.100 ; ALU_MD:inst7|REG0_2:inst2|inst[6]                                                                                     ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.209     ; 1.495      ;
; 2.111 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.561      ; 2.776      ;
; 2.121 ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.711     ; 1.014      ;
; 2.134 ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.773     ; 0.965      ;
; 2.165 ; ALU_MD:inst7|inst8[7]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.086     ; 1.683      ;
; 2.189 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.561      ; 2.854      ;
; 2.198 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.561      ; 2.863      ;
; 2.250 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.561      ; 2.915      ;
; 2.260 ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.697     ; 1.167      ;
; 2.283 ; ALU_MD:inst7|inst7[2]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.010     ; 1.877      ;
; 2.287 ; ALU_MD:inst7|inst7[4]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.060      ; 1.951      ;
; 2.318 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.226     ; 1.696      ;
; 2.320 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.226     ; 1.698      ;
; 2.335 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.559      ; 2.998      ;
; 2.345 ; ALU_MD:inst7|inst7[6]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.051      ; 2.000      ;
; 2.371 ; ALU_MD:inst7|inst7[0]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; 0.047      ; 2.022      ;
; 2.379 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.559      ; 3.042      ;
; 2.390 ; ALU_MD:inst7|inst7[5]                                                                                                 ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.012     ; 1.982      ;
; 2.421 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.226     ; 1.799      ;
; 2.427 ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                                                                                    ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ; STEP:inst1|inst1 ; STEP:inst1|inst3 ; -0.500       ; -0.775     ; 1.256      ;
; 2.431 ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ; STEP:inst1|inst  ; STEP:inst1|inst3 ; 0.000        ; 0.559      ; 3.094      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'STEP:inst1|inst2'                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                ; Launch Clock    ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+
; 0.749 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.740      ; 1.593      ;
; 0.761 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst2           ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.742      ; 1.607      ;
; 0.897 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.739      ; 1.740      ;
; 0.911 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.739      ; 1.754      ;
; 0.915 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.738      ; 1.757      ;
; 0.921 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst ; STEP:inst1|inst2 ; 0.000        ; 0.738      ; 1.763      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+-----------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'STEP:inst1|inst2'                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -4.404 ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.117     ; 4.774      ;
; -4.328 ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.121     ; 4.694      ;
; -4.296 ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.071     ; 4.712      ;
; -4.287 ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.118     ; 4.656      ;
; -4.278 ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.247     ; 4.518      ;
; -4.252 ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.117     ; 4.622      ;
; -4.248 ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.056     ; 4.679      ;
; -4.247 ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.133     ; 4.601      ;
; -4.219 ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.070     ; 4.636      ;
; -4.166 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 0.541      ; 5.694      ;
; -4.156 ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.004      ; 4.647      ;
; -4.130 ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.248     ; 4.369      ;
; -3.985 ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.017      ; 4.489      ;
; -3.963 ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.058     ; 4.392      ;
; -3.890 ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 0.008      ; 4.385      ;
; -3.735 ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.119     ; 4.103      ;
; -3.704 ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.055     ; 4.136      ;
; -3.018 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.268     ; 3.237      ;
; -2.856 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.246     ; 3.097      ;
; -2.632 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.321     ; 2.798      ;
; -2.550 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.267     ; 2.770      ;
; -2.516 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.243     ; 2.760      ;
; -2.320 ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; -0.245     ; 2.562      ;
; -1.587 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.632      ; 4.206      ;
; -1.580 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.632      ; 4.199      ;
; -1.417 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.631      ; 4.035      ;
; -1.357 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.631      ; 3.975      ;
; -1.056 ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 1.000        ; 1.633      ; 3.676      ;
; 0.288  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 2.434      ; 2.738      ;
; 0.313  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 2.435      ; 2.714      ;
; 0.339  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 2.435      ; 2.688      ;
; 0.385  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 2.434      ; 2.641      ;
; 0.387  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 2.434      ; 2.639      ;
; 0.397  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 2.435      ; 2.630      ;
; 0.466  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 2.435      ; 2.561      ;
; 0.514  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 2.434      ; 2.512      ;
; 1.010  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 2.435      ; 2.517      ;
; 1.045  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 2.435      ; 2.482      ;
; 1.052  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 2.434      ; 2.474      ;
; 1.104  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 2.434      ; 2.422      ;
; 1.117  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 2.435      ; 2.410      ;
; 1.121  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 2.435      ; 2.406      ;
; 1.132  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 2.434      ; 2.394      ;
; 1.211  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 2.434      ; 2.315      ;
; 1.237  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.500        ; 2.436      ; 1.791      ;
; 1.300  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.500        ; 2.436      ; 1.728      ;
; 1.908  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 1.000        ; 2.436      ; 1.620      ;
; 1.953  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 1.000        ; 2.436      ; 1.575      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'STEP:inst1|inst2'                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                ; Launch Clock     ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+
; -1.255 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 2.548      ; 1.482      ;
; -1.232 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 2.548      ; 1.525      ;
; -0.650 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 2.548      ; 1.607      ;
; -0.590 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 2.548      ; 1.667      ;
; -0.527 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 2.546      ; 2.208      ;
; -0.483 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 2.546      ; 2.272      ;
; -0.447 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 2.547      ; 2.309      ;
; -0.437 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 2.546      ; 2.298      ;
; -0.436 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 2.547      ; 2.300      ;
; -0.414 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 2.546      ; 2.341      ;
; -0.392 ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 0.000        ; 2.547      ; 2.364      ;
; -0.390 ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 0.000        ; 2.547      ; 2.346      ;
; 0.121  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 2.546      ; 2.376      ;
; 0.173  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 2.547      ; 2.429      ;
; 0.196  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 2.546      ; 2.451      ;
; 0.248  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 2.547      ; 2.504      ;
; 0.265  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 2.547      ; 2.521      ;
; 0.276  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 2.546      ; 2.531      ;
; 0.312  ; STEP:inst1|inst2                                                                                                      ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst2 ; STEP:inst1|inst2 ; -0.500       ; 2.547      ; 2.568      ;
; 0.340  ; STEP:inst1|inst1                                                                                                      ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 2.546      ; 2.595      ;
; 0.851  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.788      ; 2.743      ;
; 1.477  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.786      ; 3.367      ;
; 1.503  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.787      ; 3.394      ;
; 1.542  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.786      ; 3.432      ;
; 1.579  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 1.787      ; 3.470      ;
; 1.960  ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst  ; STEP:inst1|inst2 ; 0.000        ; 0.740      ; 2.804      ;
; 2.423  ; ALU_MD:inst7|inst7[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.170      ; 2.197      ;
; 2.441  ; ALU_MD:inst7|inst7[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.169      ; 2.214      ;
; 2.483  ; ALU_MD:inst7|inst7[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.239      ; 2.326      ;
; 2.524  ; ALU_MD:inst7|inst8[7]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.093      ; 2.221      ;
; 2.595  ; ALU_MD:inst7|inst8[2]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.091      ; 2.290      ;
; 2.598  ; ALU_MD:inst7|inst7[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.167      ; 2.369      ;
; 2.622  ; ALU_MD:inst7|inst7[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.230      ; 2.456      ;
; 2.634  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6]                                                              ; uPC:inst6|uA_reg:inst9|inst5~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.027     ; 2.211      ;
; 2.663  ; ALU_MD:inst7|inst7[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.154      ; 2.421      ;
; 2.703  ; ALU_MD:inst7|inst7[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.226      ; 2.533      ;
; 2.729  ; ALU_MD:inst7|inst8[5]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.027     ; 2.306      ;
; 2.737  ; ALU_MD:inst7|inst8[6]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.028     ; 2.313      ;
; 2.744  ; ALU_MD:inst7|inst8[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.096      ; 2.444      ;
; 2.754  ; ALU_MD:inst7|inst8[3]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.094      ; 2.452      ;
; 2.768  ; ALU_MD:inst7|inst8[0]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.080      ; 2.452      ;
; 2.813  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7]                                                              ; uPC:inst6|uA_reg:inst9|inst1~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.025     ; 2.392      ;
; 2.818  ; ALU_MD:inst7|inst7[1]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.155      ; 2.577      ;
; 2.841  ; ALU_MD:inst7|inst8[4]                                                                                                 ; uPC:inst6|uA_reg:inst9|inst3~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; 0.096      ; 2.541      ;
; 2.875  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.048     ; 2.431      ;
; 2.920  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.099     ; 2.425      ;
; 3.152  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5]                                                              ; uPC:inst6|uA_reg:inst9|inst4~_emulated ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.028     ; 2.728      ;
; 3.263  ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2]                                                              ; uPC:inst6|uA_reg:inst9|inst~_emulated  ; STEP:inst1|inst1 ; STEP:inst1|inst2 ; -0.500       ; -0.049     ; 2.818      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------------+------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; -0.141 ; 0.043        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst              ;
; -0.141 ; 0.043        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; -0.141 ; 0.043        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; -0.141 ; 0.043        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; -0.141 ; 0.043        ; 0.184          ; Low Pulse Width  ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.039  ; 0.039        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.039  ; 0.039        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.039  ; 0.039        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.039  ; 0.039        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.039  ; 0.039        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst|clk               ;
; 0.047  ; 0.047        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.047  ; 0.047        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.057  ; 0.057        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.062  ; 0.062        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                  ;
; 0.738  ; 0.954        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst1             ;
; 0.738  ; 0.954        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst2             ;
; 0.738  ; 0.954        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst3             ;
; 0.739  ; 0.955        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst              ;
; 0.739  ; 0.955        ; 0.216          ; High Pulse Width ; CLK   ; Rise       ; STEP:inst1|inst6             ;
; 0.883  ; 0.883        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                  ;
; 0.938  ; 0.938        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|combout          ;
; 0.942  ; 0.942        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4|datad            ;
; 0.953  ; 0.953        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|inclk[0] ;
; 0.953  ; 0.953        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst4~clkctrl|outclk   ;
; 0.960  ; 0.960        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst1|clk              ;
; 0.960  ; 0.960        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst2|clk              ;
; 0.960  ; 0.960        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst3|clk              ;
; 0.961  ; 0.961        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst6|clk              ;
; 0.961  ; 0.961        ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; inst1|inst|clk               ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst3'                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.124  ; 0.308        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.124  ; 0.308        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.124  ; 0.308        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.124  ; 0.308        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.124  ; 0.308        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.124  ; 0.308        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.124  ; 0.308        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.124  ; 0.308        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.304  ; 0.304        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
; 0.311  ; 0.311        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.311  ; 0.311        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.442  ; 0.442        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
; 0.467  ; 0.683        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[0] ;
; 0.467  ; 0.683        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[1] ;
; 0.467  ; 0.683        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[2] ;
; 0.467  ; 0.683        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[3] ;
; 0.467  ; 0.683        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[4] ;
; 0.467  ; 0.683        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[5] ;
; 0.467  ; 0.683        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[6] ;
; 0.467  ; 0.683        ; 0.216          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; REGS_MD:inst4|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_k5j:auto_generated|counter_reg_bit[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst3 ; Rise       ; inst1|inst3|q                                                                                           ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|datab                                                                                       ;
; 0.557  ; 0.557        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4|combout                                                                                     ;
; 0.682  ; 0.682        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|inclk[0]                                                                            ;
; 0.682  ; 0.682        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst4~clkctrl|outclk                                                                              ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                  ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                  ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                  ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                  ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                  ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                  ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                  ;
; 0.689  ; 0.689        ; 0.000          ; High Pulse Width ; STEP:inst1|inst3 ; Rise       ; inst4|inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                  ;
+--------+--------------+----------------+------------------+------------------+------------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst2'                                                                       ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.112  ; 0.296        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.112  ; 0.296        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; 0.112  ; 0.296        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; 0.112  ; 0.296        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.112  ; 0.296        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.112  ; 0.296        ; 0.184          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.292  ; 0.292        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.292  ; 0.292        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
; 0.292  ; 0.292        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
; 0.292  ; 0.292        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.292  ; 0.292        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
; 0.292  ; 0.292        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.300  ; 0.300        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.300  ; 0.300        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.476  ; 0.692        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst~_emulated  ;
; 0.477  ; 0.693        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst1~_emulated ;
; 0.477  ; 0.693        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst2           ;
; 0.477  ; 0.693        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst3~_emulated ;
; 0.477  ; 0.693        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst4~_emulated ;
; 0.477  ; 0.693        ; 0.216          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; uPC:inst6|uA_reg:inst9|inst5~_emulated ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst2 ; Rise       ; inst1|inst2|q                          ;
; 0.691  ; 0.691        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|inclk[0]           ;
; 0.691  ; 0.691        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst1|inst2~clkctrl|outclk             ;
; 0.698  ; 0.698        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst~_emulated|clk         ;
; 0.699  ; 0.699        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst1~_emulated|clk        ;
; 0.699  ; 0.699        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst2|clk                  ;
; 0.699  ; 0.699        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst3~_emulated|clk        ;
; 0.699  ; 0.699        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst4~_emulated|clk        ;
; 0.699  ; 0.699        ; 0.000          ; High Pulse Width ; STEP:inst1|inst2 ; Rise       ; inst6|inst9|inst5~_emulated|clk        ;
+--------+--------------+----------------+------------------+------------------+------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.166  ; 0.396        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.167  ; 0.397        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.167  ; 0.397        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.168  ; 0.398        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.223  ; 0.453        ; 0.230          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.315  ; 0.545        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a6~porta_address_reg0 ;
; 0.371  ; 0.601        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_datain_reg0              ;
; 0.372  ; 0.602        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_address_reg0             ;
; 0.372  ; 0.602        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; RAM8:inst3|altsyncram:altsyncram_component|altsyncram_r1k1:auto_generated|ram_block1a0~porta_we_reg                   ;
; 0.373  ; 0.603        ; 0.230          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; uPC:inst6|uP_ROM:inst6|altsyncram:altsyncram_component|altsyncram_gqb1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.417  ; 0.417        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst ; Rise       ; inst1|inst|q                                                                                                          ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a6|clk0                                                     ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|inclk[0]                                                                                           ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst1|inst~clkctrl|outclk                                                                                             ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst3|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; STEP:inst1|inst ; Rise       ; inst6|inst6|altsyncram_component|auto_generated|ram_block1a0|clk0                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'STEP:inst1|inst1'                                                                                        ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock            ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+
; 0.183 ; 0.183        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[5]                       ;
; 0.200 ; 0.200        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[5]|datab                               ;
; 0.203 ; 0.203        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[4]                       ;
; 0.205 ; 0.205        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[1]                       ;
; 0.205 ; 0.205        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[6]                       ;
; 0.206 ; 0.206        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[3]                       ;
; 0.206 ; 0.206        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[4]|datac                               ;
; 0.207 ; 0.207        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[7]                       ;
; 0.208 ; 0.208        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[1]|datac                               ;
; 0.208 ; 0.208        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[6]|datac                               ;
; 0.209 ; 0.209        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[3]|datac                               ;
; 0.210 ; 0.210        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[7]|datac                               ;
; 0.212 ; 0.212        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[0]|datad                               ;
; 0.213 ; 0.213        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst1[2]|datad                               ;
; 0.217 ; 0.217        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[0]                       ;
; 0.218 ; 0.218        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst1[2]                       ;
; 0.239 ; 0.239        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst4~clkctrl|inclk[0]                       ;
; 0.239 ; 0.239        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst4~clkctrl|outclk                         ;
; 0.268 ; 0.268        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[5]|datab                                     ;
; 0.268 ; 0.268        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[6]|datab                                     ;
; 0.274 ; 0.274        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[4] ;
; 0.277 ; 0.277        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[5]                                    ;
; 0.277 ; 0.277        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[6]                                    ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[4]|datac                        ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[0]|datad                        ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[2]|datad                        ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[4]|datad                        ;
; 0.277 ; 0.277        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[6]|datad                        ;
; 0.278 ; 0.278        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[5]|datad                        ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[2]|datad                        ;
; 0.279 ; 0.279        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[3]|datad                        ;
; 0.280 ; 0.280        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[0]                        ;
; 0.280 ; 0.280        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[6]|datad                        ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[5]|datad                        ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst2|inst|latches[7]|datad                        ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[0]|datad                                     ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[1]|datad                                     ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[2]|datad                                     ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[3]|datad                                     ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[4]|datad                                     ;
; 0.281 ; 0.281        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst8[7]|datad                                     ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[0] ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[2] ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[4] ;
; 0.282 ; 0.282        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[6] ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[3]|datad                        ;
; 0.282 ; 0.282        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[7]|datad                        ;
; 0.283 ; 0.283        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[5] ;
; 0.283 ; 0.283        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst3|inst|latches[1]|datad                        ;
; 0.284 ; 0.284        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[2] ;
; 0.284 ; 0.284        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[3] ;
; 0.285 ; 0.285        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[6] ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[0]                       ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[5]                       ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[0]                                    ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[1]                                    ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[2]                                    ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[3]                                    ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[4]                                    ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|inst8[7]                                    ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[5] ;
; 0.286 ; 0.286        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst2|lpm_latch:inst|latches[7] ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[3] ;
; 0.287 ; 0.287        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[7] ;
; 0.288 ; 0.288        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst3|lpm_latch:inst|latches[1] ;
; 0.288 ; 0.288        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[0]|dataa                                ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[0]|dataa                               ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[1]|dataa                               ;
; 0.291 ; 0.291        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[5]|dataa                               ;
; 0.300 ; 0.300        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst2[1]                       ;
; 0.301 ; 0.301        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[6]|datad                                ;
; 0.302 ; 0.302        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[1]|datad                                ;
; 0.302 ; 0.302        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[2]|datad                                ;
; 0.302 ; 0.302        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[3]|datad                                ;
; 0.302 ; 0.302        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[4]|datad                                ;
; 0.302 ; 0.302        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[5]|datad                                ;
; 0.303 ; 0.303        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst[7]|datad                                ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[1] ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[3] ;
; 0.304 ; 0.304        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[6] ;
; 0.305 ; 0.305        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[4] ;
; 0.305 ; 0.305        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[5] ;
; 0.305 ; 0.305        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; REGS_MD:inst4|lpm_latch0:inst1|lpm_latch:inst|latches[7] ;
; 0.306 ; 0.306        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[6]                        ;
; 0.306 ; 0.306        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[3]|datad                               ;
; 0.307 ; 0.307        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[1]                        ;
; 0.307 ; 0.307        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[2]                        ;
; 0.307 ; 0.307        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[3]                        ;
; 0.307 ; 0.307        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[4]                        ;
; 0.307 ; 0.307        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[5]                        ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[1]|datac                        ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[3]|datac                        ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst1|inst|latches[6]|datac                        ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|inclk[0]                             ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst4|inst7~clkctrl|outclk                               ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst11~clkctrl|inclk[0]                            ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst11~clkctrl|outclk                              ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[6]|datad                               ;
; 0.307 ; 0.307        ; 0.000          ; Low Pulse Width  ; STEP:inst1|inst1 ; Rise       ; inst7|inst2|inst2[7]|datad                               ;
; 0.308 ; 0.308        ; 0.000          ; High Pulse Width ; STEP:inst1|inst1 ; Fall       ; ALU_MD:inst7|REG0_2:inst2|inst[7]                        ;
+-------+--------------+----------------+------------------+------------------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 2.836 ; 3.715 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 2.259 ; 3.042 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 2.267 ; 3.101 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 2.232 ; 3.032 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 2.241 ; 3.048 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 2.440 ; 3.295 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 2.513 ; 3.362 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 2.836 ; 3.715 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 2.459 ; 3.283 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 1.739 ; 1.834 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 2.570 ; 3.330 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 2.777 ; 3.499 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 3.573 ; 4.334 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 3.573 ; 4.334 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 2.968 ; 3.728 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 1.999 ; 2.792 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 2.299 ; 3.107 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 2.285 ; 3.164 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 2.315 ; 3.137 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 2.742 ; 3.608 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 2.228 ; 3.012 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 2.225 ; 3.076 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 1.615 ; 2.362 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 1.638 ; 2.420 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 1.771 ; 2.571 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 1.870 ; 2.658 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 2.215 ; 3.076 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 1.818 ; 2.621 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 2.225 ; 3.056 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 1.863 ; 2.644 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -1.886 ; -2.670 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -1.915 ; -2.680 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -1.941 ; -2.739 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -1.910 ; -2.688 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -1.886 ; -2.670 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -2.089 ; -2.923 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -2.181 ; -3.010 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -2.433 ; -3.292 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -2.072 ; -2.878 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.588 ; -0.674 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -2.084 ; -2.980 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -2.282 ; -2.997 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -0.517 ; -1.281 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -0.904 ; -1.657 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -0.517 ; -1.281 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -0.688 ; -1.474 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -0.912 ; -1.725 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -0.769 ; -1.588 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -0.645 ; -1.465 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -1.048 ; -1.876 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -0.680 ; -1.456 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -1.258 ; -1.989 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -1.258 ; -1.989 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -1.299 ; -2.047 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -1.429 ; -2.207 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -1.490 ; -2.257 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -1.835 ; -2.675 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -1.476 ; -2.261 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -1.808 ; -2.621 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -1.460 ; -2.226 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 8.828  ; 9.143  ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 8.249  ; 8.520  ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 8.496  ; 8.876  ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 8.410  ; 8.609  ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 8.211  ; 8.434  ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 8.103  ; 8.269  ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 8.474  ; 8.697  ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 8.295  ; 8.528  ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 8.828  ; 9.143  ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 6.057  ; 6.257  ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 9.758  ; 10.182 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 9.487  ; 9.797  ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 9.301  ; 9.696  ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 8.705  ; 8.927  ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 9.481  ; 9.848  ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 9.077  ; 9.443  ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 9.758  ; 10.182 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 9.635  ; 9.980  ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 8.689  ; 8.935  ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 5.242  ; 5.394  ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 8.185  ; 8.418  ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 11.816 ; 11.493 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 5.024  ; 5.135  ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 5.024  ; 5.063  ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 5.368  ; 5.469  ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 4.766  ; 4.862  ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 4.671  ; 4.846  ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 5.013  ; 5.245  ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 5.111  ; 5.353  ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 5.603  ; 5.695  ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 4.891  ; 5.128  ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 5.606  ; 5.841  ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 6.207  ; 6.479  ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 6.095  ; 6.359  ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 5.535  ; 5.703  ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 6.207  ; 6.479  ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 5.828  ; 6.037  ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 5.555  ; 5.727  ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 5.926  ; 6.124  ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 4.615  ; 4.784  ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.222  ; 4.330  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 4.981  ; 5.199  ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 5.714  ; 5.877  ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 5.223  ; 5.343  ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 5.429  ; 5.568  ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 4.113  ; 4.201  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 4.230  ; 4.357  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 4.002  ; 4.092  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 3.982  ; 4.075  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 4.106  ; 4.206  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 5.753  ; 5.919  ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 4.995  ; 5.073  ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 5.183  ; 5.295  ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 4.889  ; 4.964  ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 5.102  ; 5.215  ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.271  ; 5.408  ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 5.197  ; 5.300  ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 6.094  ; 6.269  ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 6.963  ; 7.115  ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 7.119  ; 7.215  ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 6.344  ; 6.224  ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 6.245  ; 6.495  ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 5.682  ; 5.866  ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 5.819  ; 5.985  ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 5.610  ; 5.795  ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 5.707  ; 5.877  ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 5.306  ; 5.447  ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 5.595  ; 5.727  ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 5.710  ; 5.888  ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 6.245  ; 6.495  ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 5.028  ; 5.086  ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 6.047  ; 6.076  ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 6.470  ; 6.399  ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 6.587  ; 6.731  ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 9.109  ; 9.116  ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 5.875  ; 5.676  ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 6.167  ; 5.960  ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 6.828  ; 6.502  ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 5.635  ; 5.495  ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 9.109  ; 9.116  ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.605  ; 6.860  ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 5.105  ; 4.879  ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.044  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 9.731  ; 9.772  ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 6.035  ; 6.297  ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 6.752  ; 7.044  ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 6.624  ; 6.910  ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 6.053  ; 6.247  ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 9.731  ; 9.772  ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 2.166  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 4.063  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 3.368  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 3.388  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 4.063  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 3.156  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 3.042  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 3.493  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 4.185  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.727  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 4.180  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 4.185  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 3.714  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 3.657  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 8.534  ; 8.919  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 7.587  ; 7.858  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 7.886  ; 8.173  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 7.929  ; 8.114  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 7.680  ; 7.925  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 7.848  ; 7.964  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 8.133  ; 8.346  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 8.121  ; 8.266  ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 8.534  ; 8.919  ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 6.313  ; 6.545  ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 5.050  ; 5.232  ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 6.313  ; 6.545  ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 4.695  ; 4.798  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 5.133  ; 5.258  ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 4.728  ; 4.865  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 4.939  ; 5.100  ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 5.144  ; 5.297  ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 5.077  ; 5.248  ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 9.461  ; 9.831  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 8.825  ; 9.135  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 8.691  ; 8.993  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 8.224  ; 8.432  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 8.950  ; 9.339  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 8.822  ; 9.138  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 9.417  ; 9.831  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 9.461  ; 9.718  ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 8.395  ; 8.711  ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 5.447  ; 5.704  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 4.819  ; 4.982  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 5.342  ; 5.591  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 5.140  ; 5.310  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 5.445  ; 5.704  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 5.059  ; 5.231  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 5.447  ; 5.679  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 4.717  ; 4.855  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 5.438  ; 5.690  ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 5.607  ; 5.806  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 5.607  ; 5.806  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 4.399  ; 4.494  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 4.513  ; 4.614  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 4.299  ; 4.365  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 4.553  ; 4.663  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 4.661  ; 4.806  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 4.458  ; 4.542  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 4.498  ; 4.599  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 6.047  ; 6.266  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 4.615  ; 4.745  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 5.643  ; 5.843  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 4.436  ; 4.512  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 4.810  ; 4.963  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 4.582  ; 4.692  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 5.098  ; 5.235  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 5.025  ; 5.170  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 6.047  ; 6.266  ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 7.802  ; 8.035  ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 11.489 ; 11.231 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 5.954  ; 6.177  ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.986  ; 4.274  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 3.543  ; 3.710  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 5.744  ; 5.974  ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 5.083  ; 5.214  ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 5.132  ; 5.338  ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 4.943  ; 5.090  ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 5.954  ; 6.177  ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 4.755  ; 4.895  ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 4.282  ; 4.330  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 4.382  ; 4.438  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 4.906  ; 5.157  ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 6.056  ; 6.428  ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.233  ; 5.440  ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.168  ; 5.374  ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 4.818  ; 4.978  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 5.028  ; 5.202  ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.993  ; 6.210  ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 4.839  ; 4.955  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 6.056  ; 6.428  ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 5.254  ; 5.435  ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 5.740  ; 5.916  ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 7.236  ; 7.508  ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.970  ; 6.214  ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 6.215  ; 6.447  ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 7.236  ; 7.508  ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 5.947  ; 6.174  ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 5.583  ; 5.733  ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.719  ; 5.885  ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.424  ; 5.573  ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 5.732  ; 5.891  ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 5.906  ; 6.044  ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 6.563  ; 6.804  ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 5.288  ; 5.487  ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 6.563  ; 6.804  ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 5.078  ; 5.212  ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 5.578  ; 5.817  ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 4.782  ; 4.938  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 5.395  ; 5.599  ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 5.035  ; 5.213  ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 5.262  ; 5.458  ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 5.142  ; 5.056  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 8.935  ; 8.854  ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 6.976  ; 6.777  ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 6.943  ; 6.615  ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 7.061  ; 6.651  ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 6.294  ; 6.026  ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 8.935  ; 8.854  ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 3.802  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 9.469  ; 9.598  ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 7.136  ; 7.398  ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 7.407  ; 7.820  ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.773  ; 7.143  ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 6.584  ; 6.906  ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 9.469  ; 9.598  ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 3.956  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 3.288  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 3.464  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 3.956  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 3.049  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 2.997  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 2.846  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 6.239  ; 6.505  ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 5.721  ; 5.955  ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 6.239  ; 6.505  ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 6.038  ; 6.288  ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 5.653  ; 5.859  ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 4.617  ; 4.727  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 5.375  ; 5.520  ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 4.275  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 3.573  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 3.774  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 4.275  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 3.264  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 3.242  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 3.085  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 4.651  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 3.995  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 4.651  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 4.357  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 3.876  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 3.905  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 6.869  ; 7.304  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 6.482  ; 6.789  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 6.547  ; 6.911  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 5.596  ; 5.860  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 6.158  ; 6.498  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 6.160  ; 6.523  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 6.869  ; 7.304  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 6.166  ; 6.468  ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 5.351  ; 5.609  ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 5.627  ; 5.847  ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 4.934  ; 5.105  ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 5.261  ; 5.527  ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 5.504  ; 5.813  ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 5.226  ; 5.519  ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 5.224  ; 5.492  ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 5.213  ; 5.392  ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 5.627  ; 5.847  ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 4.797  ; 4.972  ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 3.510  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 3.855  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 5.686 ; 5.792 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 6.513 ; 6.705 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 6.288 ; 6.490 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 6.126 ; 6.395 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 5.936 ; 6.032 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 6.157 ; 6.347 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 6.104 ; 6.241 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 5.686 ; 5.792 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 6.243 ; 6.482 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 5.684 ; 5.706 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 5.569 ; 5.830 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 6.930 ; 7.250 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 5.969 ; 6.313 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 5.569 ; 5.875 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.724 ; 7.195 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 6.415 ; 6.858 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 6.158 ; 6.543 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.667 ; 7.063 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 5.572 ; 5.830 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 4.917 ; 5.160 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 5.862 ; 5.994 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 8.644 ; 8.143 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 4.618 ; 4.828 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 4.625 ; 4.833 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 4.929 ; 5.147 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 4.435 ; 4.449 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 4.403 ; 4.534 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 4.712 ; 4.796 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 4.807 ; 4.899 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 5.230 ; 5.443 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 4.598 ; 4.684 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 5.215 ; 5.534 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 3.824 ; 3.914 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 5.854 ; 6.109 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 5.317 ; 5.479 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 5.962 ; 6.224 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 5.597 ; 5.800 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 5.336 ; 5.502 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 5.691 ; 5.881 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 4.434 ; 4.598 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.055 ; 4.160 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 4.784 ; 4.994 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 5.487 ; 5.644 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 5.016 ; 5.132 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 5.213 ; 5.347 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 3.951 ; 4.036 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 4.063 ; 4.186 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 3.843 ; 3.930 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 3.824 ; 3.914 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 3.943 ; 4.040 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 5.525 ; 5.685 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 4.797 ; 4.872 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 4.977 ; 5.085 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 4.695 ; 4.767 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 4.900 ; 5.008 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.061 ; 5.193 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 4.990 ; 5.090 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 5.646 ; 5.822 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 6.223 ; 6.511 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 6.371 ; 6.607 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 5.701 ; 5.593 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 5.096 ; 5.233 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 5.457 ; 5.633 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 5.588 ; 5.748 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 5.388 ; 5.568 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 5.480 ; 5.644 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 5.096 ; 5.233 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 5.372 ; 5.499 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 5.482 ; 5.653 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 5.998 ; 6.239 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 4.667 ; 4.827 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 5.532 ; 5.718 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 6.082 ; 5.859 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 6.085 ; 6.249 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 5.182 ; 5.027 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 5.326 ; 5.142 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 5.448 ; 5.253 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 6.124 ; 5.881 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 5.182 ; 5.066 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 5.251 ; 5.027 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.168 ; 6.290 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 4.732 ; 4.542 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.012 ;       ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 5.488 ; 5.731 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 5.488 ; 5.731 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 6.012 ; 6.288 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 6.000 ; 6.207 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 5.573 ; 5.734 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 5.588 ; 5.850 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;       ; 2.131 ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;       ; 2.944 ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;       ; 3.251 ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;       ; 3.303 ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;       ; 3.910 ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;       ; 3.041 ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;       ; 2.944 ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 3.403 ;       ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 3.505 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.597 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 4.062 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 4.029 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 3.548 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 3.505 ;       ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 5.508 ; 5.653 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 6.145 ; 6.352 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 6.203 ; 6.530 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 5.711 ; 5.899 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 5.905 ; 6.110 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 5.508 ; 5.653 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 5.980 ; 6.182 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 5.635 ; 5.825 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 5.879 ; 6.202 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 4.559 ; 4.659 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 4.901 ; 5.077 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 6.148 ; 6.373 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 4.559 ; 4.659 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 4.979 ; 5.099 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 4.594 ; 4.727 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 4.793 ; 4.948 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 4.992 ; 5.140 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 4.925 ; 5.090 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.696 ; 4.739 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.835 ; 5.963 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 5.546 ; 5.671 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 5.076 ; 5.168 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.762 ; 5.933 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 5.248 ; 5.394 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.848 ; 6.038 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 6.662 ; 6.882 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 4.696 ; 4.739 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 4.581 ; 4.714 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 4.678 ; 4.835 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 5.182 ; 5.423 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 4.986 ; 5.150 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 5.281 ; 5.530 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 4.909 ; 5.074 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 5.283 ; 5.507 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 4.581 ; 4.714 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 5.273 ; 5.517 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 4.165 ; 4.229 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 5.457 ; 5.651 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 4.260 ; 4.352 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 4.370 ; 4.467 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 4.165 ; 4.229 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 4.408 ; 4.514 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 4.512 ; 4.651 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 4.316 ; 4.397 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 4.354 ; 4.452 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 4.311 ; 4.384 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 4.483 ; 4.608 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 5.505 ; 5.700 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 4.311 ; 4.384 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 4.670 ; 4.818 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 4.450 ; 4.556 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 4.943 ; 5.075 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 4.874 ; 5.013 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 5.894 ; 6.106 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 5.978 ; 6.123 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 8.497 ; 8.116 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 3.454 ; 3.616 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.881 ; 4.158 ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 3.454 ; 3.616 ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 5.568 ; 5.789 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 4.931 ; 5.057 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 4.979 ; 5.178 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 4.799 ; 4.941 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 5.767 ; 5.982 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 4.617 ; 4.753 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 3.587 ; 3.667 ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 3.630 ; 3.809 ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 4.754 ; 4.885 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 4.679 ; 4.809 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.063 ; 5.263 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.014 ; 5.213 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 4.679 ; 4.833 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 4.879 ; 5.046 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.841 ; 6.052 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 4.698 ; 4.809 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 5.866 ; 6.225 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 5.093 ; 5.268 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 4.437 ; 4.544 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 5.261 ; 5.405 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.783 ; 6.018 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 6.020 ; 6.244 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 7.034 ; 7.298 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 5.761 ; 5.981 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 5.413 ; 5.558 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.528 ; 5.690 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.261 ; 5.405 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 5.554 ; 5.708 ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 4.378 ; 4.554 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 4.643 ; 4.794 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 5.113 ; 5.306 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 6.364 ; 6.599 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 4.923 ; 5.052 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 5.406 ; 5.637 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 4.643 ; 4.794 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 5.216 ; 5.413 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 4.884 ; 5.056 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 5.102 ; 5.292 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 3.804 ; 3.676 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 3.178 ; 5.837 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 3.547 ; 6.085 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 3.596 ; 6.125 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 4.228 ; 6.436 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 3.259 ; 5.837 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 3.178 ; 6.117 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;       ; 3.701 ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 6.344 ; 3.777 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 6.431 ; 3.952 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.884 ; 4.436 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.555 ; 4.311 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 6.344 ; 3.811 ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 6.678 ; 3.777 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;       ; 2.901 ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;       ; 3.208 ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;       ; 3.340 ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;       ; 3.846 ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;       ; 2.977 ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;       ; 2.901 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 2.782 ;       ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 3.462 ; 4.584 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 3.554 ; 5.732 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 4.099 ; 6.258 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 3.965 ; 6.053 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 3.484 ; 5.637 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 4.477 ; 4.584 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 3.462 ; 5.313 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 3.118 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 3.483 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 3.643 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 4.153 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 3.184 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 3.118 ;       ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;       ; 3.013 ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;       ; 3.717 ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;       ; 3.888 ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;       ; 4.483 ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;       ; 4.236 ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;       ; 3.736 ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;       ; 3.717 ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 5.182 ; 5.428 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 6.303 ; 6.599 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 6.324 ; 6.664 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 5.411 ; 5.658 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 5.938 ; 6.267 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 5.960 ; 6.309 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 6.641 ; 7.060 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 6.001 ; 6.294 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 5.182 ; 5.428 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 4.651 ; 4.821 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 4.781 ; 4.945 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 5.097 ; 5.353 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 5.330 ; 5.628 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 5.063 ; 5.345 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 5.059 ; 5.317 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 5.049 ; 5.221 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 5.445 ; 5.657 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 4.651 ; 4.821 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 3.421 ;       ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;       ; 3.752 ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 7.064 ;       ;       ; 8.019 ;
; IN[1]      ; BUS[1]      ; 6.098 ;       ;       ; 7.038 ;
; IN[2]      ; BUS[2]      ; 6.037 ;       ;       ; 6.968 ;
; IN[3]      ; BUS[3]      ; 6.841 ;       ;       ; 7.869 ;
; IN[4]      ; BUS[4]      ; 6.959 ;       ;       ; 8.058 ;
; IN[5]      ; BUS[5]      ; 6.517 ;       ;       ; 7.541 ;
; IN[6]      ; BUS[6]      ; 7.458 ;       ;       ; 8.515 ;
; IN[7]      ; BUS[7]      ; 5.977 ;       ;       ; 6.900 ;
; RST        ; uA[0]       ;       ; 5.025 ; 4.956 ;       ;
; RST        ; uA[1]       ;       ; 5.727 ; 5.604 ;       ;
; RST        ; uA[2]       ;       ; 5.350 ; 5.260 ;       ;
; RST        ; uA[3]       ;       ; 5.050 ; 4.999 ;       ;
; RST        ; uA[5]       ;       ; 4.767 ; 4.766 ;       ;
; SWA        ; SE[1]       ;       ; 5.469 ; 6.359 ;       ;
; SWA        ; uA[0]       ; 5.828 ;       ;       ; 6.781 ;
; SWB        ; SE[2]       ; 6.029 ; 5.815 ; 6.751 ; 6.544 ;
; SWB        ; uA[1]       ; 6.607 ; 6.906 ; 7.336 ; 7.628 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 6.813 ;       ;       ; 7.752 ;
; IN[1]      ; BUS[1]      ; 5.871 ;       ;       ; 6.770 ;
; IN[2]      ; BUS[2]      ; 5.843 ;       ;       ; 6.739 ;
; IN[3]      ; BUS[3]      ; 6.568 ;       ;       ; 7.566 ;
; IN[4]      ; BUS[4]      ; 6.714 ;       ;       ; 7.783 ;
; IN[5]      ; BUS[5]      ; 6.312 ;       ;       ; 7.310 ;
; IN[6]      ; BUS[6]      ; 7.192 ;       ;       ; 8.225 ;
; IN[7]      ; BUS[7]      ; 5.735 ;       ;       ; 6.633 ;
; RST        ; uA[0]       ;       ; 4.849 ; 4.797 ;       ;
; RST        ; uA[1]       ;       ; 5.521 ; 5.418 ;       ;
; RST        ; uA[2]       ;       ; 5.164 ; 5.081 ;       ;
; RST        ; uA[3]       ;       ; 4.873 ; 4.837 ;       ;
; RST        ; uA[5]       ;       ; 4.602 ; 4.613 ;       ;
; SWA        ; SE[1]       ;       ; 5.310 ; 6.183 ;       ;
; SWA        ; uA[0]       ; 5.656 ;       ;       ; 6.588 ;
; SWB        ; SE[2]       ; 5.851 ; 5.643 ; 6.559 ; 6.358 ;
; SWB        ; uA[1]       ; 6.402 ; 6.691 ; 7.117 ; 7.399 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------+
; Output Enable Times                                                          ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 9.147 ; 9.144 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 9.157 ; 9.153 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 9.535 ; 9.532 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 9.507 ; 9.503 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 9.315 ; 9.311 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 9.260 ; 9.256 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 9.251 ; 9.247 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 9.147 ; 9.144 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 9.334 ; 9.330 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 7.903 ; 7.900 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 7.913 ; 7.909 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 8.291 ; 8.288 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 8.263 ; 8.259 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 8.071 ; 8.067 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 8.016 ; 8.012 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 8.007 ; 8.003 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 7.903 ; 7.900 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 8.090 ; 8.086 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-------+-------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 5.672 ; 5.672 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 5.678 ; 5.678 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 6.044 ; 6.044 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 6.015 ; 6.015 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 5.829 ; 5.829 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 5.776 ; 5.776 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 5.769 ; 5.769 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 5.672 ; 5.672 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 5.849 ; 5.849 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 5.372 ; 5.372 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.378 ; 5.378 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 5.744 ; 5.744 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 5.715 ; 5.715 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.529 ; 5.529 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 5.476 ; 5.476 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.469 ; 5.469 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.372 ; 5.372 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 5.549 ; 5.549 ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Output Disable Times                                                                 ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 9.563     ; 9.563     ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 9.581     ; 9.581     ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 10.007    ; 10.007    ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 9.971     ; 9.971     ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 9.756     ; 9.756     ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 9.690     ; 9.690     ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 9.688     ; 9.688     ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 9.563     ; 9.563     ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 9.780     ; 9.780     ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 8.222     ; 8.222     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 8.240     ; 8.240     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 8.666     ; 8.666     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 8.630     ; 8.630     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 8.415     ; 8.415     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 8.349     ; 8.349     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 8.347     ; 8.347     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 8.222     ; 8.222     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 8.439     ; 8.439     ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


+--------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                         ;
+-----------+------------------+-----------+-----------+------------+------------------+
; Data Port ; Clock Port       ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-----------+-----------+------------+------------------+
; BUS[*]    ; STEP:inst1|inst  ; 5.868     ; 5.934     ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 5.882     ; 5.940     ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 6.294     ; 6.360     ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 6.256     ; 6.314     ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.050     ; 6.108     ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 5.986     ; 6.044     ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 5.985     ; 6.043     ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 5.868     ; 5.934     ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 6.073     ; 6.131     ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst1 ; 5.544     ; 5.610     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.558     ; 5.616     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 5.970     ; 6.036     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 5.932     ; 5.990     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.726     ; 5.784     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 5.662     ; 5.720     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.661     ; 5.719     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 5.544     ; 5.610     ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 5.749     ; 5.807     ; Fall       ; STEP:inst1|inst1 ;
+-----------+------------------+-----------+-----------+------------+------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+-------------------+----------+--------+----------+---------+---------------------+
; Clock             ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack  ; -15.226  ; -0.657 ; -11.612  ; -2.521  ; -3.201              ;
;  CLK              ; -0.099   ; -0.534 ; N/A      ; N/A     ; -3.000              ;
;  STEP:inst1|inst  ; -15.226  ; -0.657 ; N/A      ; N/A     ; -3.201              ;
;  STEP:inst1|inst1 ; -14.917  ; -0.105 ; N/A      ; N/A     ; -0.075              ;
;  STEP:inst1|inst2 ; -2.801   ; 0.749  ; -11.612  ; -2.521  ; -1.487              ;
;  STEP:inst1|inst3 ; -10.742  ; 0.303  ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS   ; -901.1   ; -2.039 ; -36.733  ; -4.597  ; -48.775             ;
;  CLK              ; -0.099   ; -1.382 ; N/A      ; N/A     ; -10.437             ;
;  STEP:inst1|inst  ; -46.461  ; -0.657 ; N/A      ; N/A     ; -16.005             ;
;  STEP:inst1|inst1 ; -755.142 ; -0.105 ; N/A      ; N/A     ; -1.364              ;
;  STEP:inst1|inst2 ; -15.939  ; 0.000  ; -36.733  ; -4.597  ; -9.073              ;
;  STEP:inst1|inst3 ; -83.459  ; 0.000  ; N/A      ; N/A     ; -11.896             ;
+-------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------+
; Setup Times                                                                  ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; 6.755 ; 6.712 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; 5.365 ; 5.267 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; 5.441 ; 5.341 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; 5.206 ; 5.216 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; 5.340 ; 5.281 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; 5.754 ; 5.734 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; 5.998 ; 5.949 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; 6.755 ; 6.712 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; 5.881 ; 5.748 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; 3.360 ; 3.531 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; 5.731 ; 5.952 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; 6.240 ; 6.356 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; 8.494 ; 8.405 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; 8.494 ; 8.405 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; 7.150 ; 7.127 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; 5.158 ; 5.240 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; 6.012 ; 5.867 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; 5.957 ; 5.923 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; 6.049 ; 5.989 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; 7.065 ; 7.033 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; 5.740 ; 5.687 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; 5.397 ; 5.418 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; 3.943 ; 3.917 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; 4.037 ; 4.010 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; 4.240 ; 4.296 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; 4.612 ; 4.525 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; 5.390 ; 5.309 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; 4.411 ; 4.484 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; 5.397 ; 5.418 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; 4.564 ; 4.525 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; IN[*]     ; STEP:inst1|inst  ; -1.886 ; -2.670 ; Rise       ; STEP:inst1|inst  ;
;  IN[0]    ; STEP:inst1|inst  ; -1.915 ; -2.680 ; Rise       ; STEP:inst1|inst  ;
;  IN[1]    ; STEP:inst1|inst  ; -1.941 ; -2.739 ; Rise       ; STEP:inst1|inst  ;
;  IN[2]    ; STEP:inst1|inst  ; -1.910 ; -2.688 ; Rise       ; STEP:inst1|inst  ;
;  IN[3]    ; STEP:inst1|inst  ; -1.886 ; -2.670 ; Rise       ; STEP:inst1|inst  ;
;  IN[4]    ; STEP:inst1|inst  ; -2.089 ; -2.923 ; Rise       ; STEP:inst1|inst  ;
;  IN[5]    ; STEP:inst1|inst  ; -2.181 ; -3.010 ; Rise       ; STEP:inst1|inst  ;
;  IN[6]    ; STEP:inst1|inst  ; -2.433 ; -3.292 ; Rise       ; STEP:inst1|inst  ;
;  IN[7]    ; STEP:inst1|inst  ; -2.072 ; -2.878 ; Rise       ; STEP:inst1|inst  ;
; RST       ; STEP:inst1|inst  ; -0.588 ; -0.674 ; Rise       ; STEP:inst1|inst  ;
; SWA       ; STEP:inst1|inst  ; -2.084 ; -2.980 ; Rise       ; STEP:inst1|inst  ;
; SWB       ; STEP:inst1|inst  ; -2.282 ; -2.997 ; Rise       ; STEP:inst1|inst  ;
; IN[*]     ; STEP:inst1|inst1 ; -0.517 ; -1.281 ; Fall       ; STEP:inst1|inst1 ;
;  IN[0]    ; STEP:inst1|inst1 ; -0.904 ; -1.657 ; Fall       ; STEP:inst1|inst1 ;
;  IN[1]    ; STEP:inst1|inst1 ; -0.517 ; -1.281 ; Fall       ; STEP:inst1|inst1 ;
;  IN[2]    ; STEP:inst1|inst1 ; -0.688 ; -1.474 ; Fall       ; STEP:inst1|inst1 ;
;  IN[3]    ; STEP:inst1|inst1 ; -0.912 ; -1.725 ; Fall       ; STEP:inst1|inst1 ;
;  IN[4]    ; STEP:inst1|inst1 ; -0.769 ; -1.588 ; Fall       ; STEP:inst1|inst1 ;
;  IN[5]    ; STEP:inst1|inst1 ; -0.645 ; -1.465 ; Fall       ; STEP:inst1|inst1 ;
;  IN[6]    ; STEP:inst1|inst1 ; -1.048 ; -1.876 ; Fall       ; STEP:inst1|inst1 ;
;  IN[7]    ; STEP:inst1|inst1 ; -0.680 ; -1.456 ; Fall       ; STEP:inst1|inst1 ;
; IN[*]     ; STEP:inst1|inst3 ; -1.258 ; -1.989 ; Rise       ; STEP:inst1|inst3 ;
;  IN[0]    ; STEP:inst1|inst3 ; -1.258 ; -1.989 ; Rise       ; STEP:inst1|inst3 ;
;  IN[1]    ; STEP:inst1|inst3 ; -1.299 ; -2.047 ; Rise       ; STEP:inst1|inst3 ;
;  IN[2]    ; STEP:inst1|inst3 ; -1.429 ; -2.207 ; Rise       ; STEP:inst1|inst3 ;
;  IN[3]    ; STEP:inst1|inst3 ; -1.490 ; -2.257 ; Rise       ; STEP:inst1|inst3 ;
;  IN[4]    ; STEP:inst1|inst3 ; -1.835 ; -2.675 ; Rise       ; STEP:inst1|inst3 ;
;  IN[5]    ; STEP:inst1|inst3 ; -1.476 ; -2.261 ; Rise       ; STEP:inst1|inst3 ;
;  IN[6]    ; STEP:inst1|inst3 ; -1.808 ; -2.621 ; Rise       ; STEP:inst1|inst3 ;
;  IN[7]    ; STEP:inst1|inst3 ; -1.460 ; -2.226 ; Rise       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+-----------+------------------+--------+--------+------------+------------------+
; Data Port ; Clock Port       ; Rise   ; Fall   ; Clock Edge ; Clock Reference  ;
+-----------+------------------+--------+--------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 20.383 ; 20.256 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 19.282 ; 19.154 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 19.660 ; 19.513 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 19.587 ; 19.212 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 18.996 ; 18.825 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 18.741 ; 18.464 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 19.590 ; 19.232 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 19.402 ; 19.037 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 20.383 ; 20.256 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 14.181 ; 13.742 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 22.826 ; 22.399 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 21.767 ; 21.445 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 21.827 ; 21.339 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 20.295 ; 19.962 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 22.184 ; 21.729 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 21.002 ; 20.848 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 22.826 ; 22.399 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 21.720 ; 21.580 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 20.293 ; 20.016 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 12.098 ; 12.021 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 19.038 ; 18.709 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 25.828 ; 25.773 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 11.594 ; 11.483 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 11.528 ; 11.464 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 12.529 ; 12.173 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 10.970 ; 10.892 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 10.938 ; 10.731 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 11.797 ; 11.555 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 12.128 ; 11.794 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 13.120 ; 12.767 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 11.527 ; 11.261 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 12.796 ; 12.835 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 14.246 ; 13.947 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 13.959 ; 13.751 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 12.739 ; 12.476 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 14.246 ; 13.947 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 13.570 ; 13.172 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 12.747 ; 12.535 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 13.736 ; 13.337 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 10.822 ; 10.466 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 9.874  ; 9.627  ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 11.722 ; 11.364 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 13.198 ; 12.782 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 11.960 ; 11.786 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 12.545 ; 12.248 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 9.576  ; 9.368  ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 9.818  ; 9.692  ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 9.317  ; 9.149  ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 9.295  ; 9.119  ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 9.598  ; 9.364  ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 13.345 ; 12.887 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 11.466 ; 11.272 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 11.922 ; 11.689 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 11.210 ; 11.056 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 11.678 ; 11.569 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 12.147 ; 11.892 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 12.018 ; 11.706 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 14.146 ; 13.707 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 15.834 ; 15.819 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 16.366 ; 15.981 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 14.132 ; 14.407 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 14.363 ; 14.024 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 13.234 ; 12.891 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 13.444 ; 13.010 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 12.938 ; 12.659 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 13.153 ; 12.850 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 12.114 ; 11.970 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 13.007 ; 12.590 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 13.137 ; 12.880 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 14.363 ; 14.024 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 11.467 ; 11.416 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 13.669 ; 13.620 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 14.400 ; 14.558 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 14.812 ; 14.881 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 20.892 ; 20.852 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 12.935 ; 13.167 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 13.507 ; 13.814 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 14.930 ; 15.194 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 12.510 ; 12.775 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 20.892 ; 20.852 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 15.315 ; 14.915 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 11.205 ; 11.551 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 4.352  ;        ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 22.397 ; 22.311 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 14.000 ; 13.768 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 15.844 ; 15.368 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 15.488 ; 15.111 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 14.162 ; 13.895 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 22.397 ; 22.311 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;        ; 4.133  ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;        ; 8.966  ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;        ; 7.455  ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;        ; 7.503  ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;        ; 8.966  ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;        ; 6.908  ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;        ; 6.726  ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 7.701  ;        ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 9.533  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 8.288  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 9.533  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 9.260  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 8.295  ;        ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 8.271  ;        ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 18.533 ; 18.464 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 16.594 ; 16.466 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 17.293 ; 17.146 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 17.499 ; 17.131 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 16.893 ; 16.722 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 17.366 ; 17.089 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 17.814 ; 17.326 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 17.920 ; 17.555 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 18.533 ; 18.464 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 13.051 ; 12.667 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 10.672 ; 10.348 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 13.051 ; 12.667 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 9.844  ; 9.512  ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 10.853 ; 10.481 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 9.809  ; 9.649  ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 10.311 ; 10.106 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 10.869 ; 10.480 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 10.694 ; 10.421 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 21.050 ; 20.493 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 19.079 ; 18.757 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 19.460 ; 18.972 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 18.207 ; 17.881 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 20.081 ; 19.626 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 19.627 ; 19.473 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 21.050 ; 20.493 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 20.238 ; 20.098 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 18.443 ; 18.224 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 11.584 ; 11.257 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 9.966  ; 9.878  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 11.253 ; 11.064 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 10.818 ; 10.579 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 11.584 ; 11.242 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 10.566 ; 10.371 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 11.536 ; 11.252 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 9.776  ; 9.608  ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 11.386 ; 11.257 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 11.121 ; 11.047 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 11.121 ; 11.047 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 9.125  ; 8.920  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 9.334  ; 9.130  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 8.766  ; 8.647  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 9.498  ; 9.214  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 9.722  ; 9.465  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 9.230  ; 8.981  ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 9.348  ; 9.134  ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 12.320 ; 11.997 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 9.552  ; 9.417  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 11.222 ; 11.172 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 9.135  ; 8.978  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 9.997  ; 9.788  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 9.504  ; 9.301  ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 10.755 ; 10.450 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 10.669 ; 10.273 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 12.320 ; 11.997 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 17.086 ; 16.757 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 24.346 ; 24.030 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 12.593 ; 12.121 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 8.467  ; 8.318  ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 7.431  ; 7.294  ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 12.126 ; 11.660 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 10.646 ; 10.299 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 10.548 ; 10.499 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 10.286 ; 10.004 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 12.593 ; 12.121 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 9.801  ; 9.682  ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 8.942  ; 8.921  ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 9.273  ; 9.162  ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 11.050 ; 10.396 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 12.734 ; 12.627 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 10.762 ; 10.709 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 10.688 ; 10.576 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 9.913  ; 9.809  ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 10.371 ; 10.239 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 11.929 ; 11.833 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 10.070 ; 9.821  ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 12.734 ; 12.627 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 10.995 ; 10.699 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 11.985 ; 11.867 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 14.733 ; 14.413 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 12.368 ; 12.298 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 13.224 ; 12.804 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 14.733 ; 14.413 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 12.331 ; 12.204 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 11.686 ; 11.425 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 11.797 ; 11.681 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 11.138 ; 11.038 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 11.944 ; 11.695 ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 12.547 ; 12.049 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 13.419 ; 13.023 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 11.000 ; 10.875 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 13.419 ; 13.023 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 10.662 ; 10.319 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 11.725 ; 11.409 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 9.695  ; 9.679  ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 11.329 ; 11.073 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 10.418 ; 10.228 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 10.936 ; 10.745 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 10.320 ; 10.483 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 19.410 ; 19.370 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 14.245 ; 14.477 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 13.816 ; 14.379 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 14.018 ; 14.334 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 12.457 ; 12.919 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 19.410 ; 19.370 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;        ; 7.200  ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 20.915 ; 20.829 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 15.310 ; 15.078 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 16.409 ; 15.677 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 14.628 ; 14.199 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 14.306 ; 13.842 ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 20.915 ; 20.829 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;        ; 8.723  ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;        ; 7.262  ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;        ; 7.683  ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;        ; 8.723  ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;        ; 6.665  ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;        ; 6.616  ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 6.120  ;        ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 13.907 ; 13.405 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 12.507 ; 12.247 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 13.907 ; 13.405 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 13.304 ; 12.876 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 12.471 ; 12.168 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 10.043 ; 9.833  ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 11.845 ; 11.521 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 8.596  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 7.090  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 7.456  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 8.596  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 6.472  ;        ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 6.482  ;        ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;        ; 5.913  ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;        ; 9.317  ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;        ; 7.923  ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;        ; 9.317  ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;        ; 8.777  ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;        ; 7.857  ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;        ; 7.901  ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 15.486 ; 14.984 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 13.869 ; 13.745 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 14.813 ; 14.283 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 12.576 ; 12.227 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 13.946 ; 13.523 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 13.809 ; 13.545 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 15.486 ; 14.984 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 13.009 ; 12.929 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 12.020 ; 11.788 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 12.616 ; 12.108 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 10.849 ; 10.608 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 11.554 ; 11.450 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 12.003 ; 11.906 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 11.371 ; 11.359 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 11.401 ; 11.359 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 11.550 ; 11.200 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 12.616 ; 12.108 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 10.520 ; 10.290 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 7.554  ;        ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;        ; 7.364  ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+--------+--------+------------+------------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+-----------+------------------+-------+-------+------------+------------------+
; Data Port ; Clock Port       ; Rise  ; Fall  ; Clock Edge ; Clock Reference  ;
+-----------+------------------+-------+-------+------------+------------------+
; ALU[*]    ; STEP:inst1|inst  ; 5.686 ; 5.792 ; Rise       ; STEP:inst1|inst  ;
;  ALU[0]   ; STEP:inst1|inst  ; 6.513 ; 6.705 ; Rise       ; STEP:inst1|inst  ;
;  ALU[1]   ; STEP:inst1|inst  ; 6.288 ; 6.490 ; Rise       ; STEP:inst1|inst  ;
;  ALU[2]   ; STEP:inst1|inst  ; 6.126 ; 6.395 ; Rise       ; STEP:inst1|inst  ;
;  ALU[3]   ; STEP:inst1|inst  ; 5.936 ; 6.032 ; Rise       ; STEP:inst1|inst  ;
;  ALU[4]   ; STEP:inst1|inst  ; 6.157 ; 6.347 ; Rise       ; STEP:inst1|inst  ;
;  ALU[5]   ; STEP:inst1|inst  ; 6.104 ; 6.241 ; Rise       ; STEP:inst1|inst  ;
;  ALU[6]   ; STEP:inst1|inst  ; 5.686 ; 5.792 ; Rise       ; STEP:inst1|inst  ;
;  ALU[7]   ; STEP:inst1|inst  ; 6.243 ; 6.482 ; Rise       ; STEP:inst1|inst  ;
; ALU_B     ; STEP:inst1|inst  ; 5.684 ; 5.706 ; Rise       ; STEP:inst1|inst  ;
; BUS[*]    ; STEP:inst1|inst  ; 5.569 ; 5.830 ; Rise       ; STEP:inst1|inst  ;
;  BUS[0]   ; STEP:inst1|inst  ; 6.930 ; 7.250 ; Rise       ; STEP:inst1|inst  ;
;  BUS[1]   ; STEP:inst1|inst  ; 5.969 ; 6.313 ; Rise       ; STEP:inst1|inst  ;
;  BUS[2]   ; STEP:inst1|inst  ; 5.569 ; 5.875 ; Rise       ; STEP:inst1|inst  ;
;  BUS[3]   ; STEP:inst1|inst  ; 6.724 ; 7.195 ; Rise       ; STEP:inst1|inst  ;
;  BUS[4]   ; STEP:inst1|inst  ; 6.415 ; 6.858 ; Rise       ; STEP:inst1|inst  ;
;  BUS[5]   ; STEP:inst1|inst  ; 6.158 ; 6.543 ; Rise       ; STEP:inst1|inst  ;
;  BUS[6]   ; STEP:inst1|inst  ; 6.667 ; 7.063 ; Rise       ; STEP:inst1|inst  ;
;  BUS[7]   ; STEP:inst1|inst  ; 5.572 ; 5.830 ; Rise       ; STEP:inst1|inst  ;
; DOUT_B    ; STEP:inst1|inst  ; 4.917 ; 5.160 ; Rise       ; STEP:inst1|inst  ;
; FC        ; STEP:inst1|inst  ; 5.862 ; 5.994 ; Rise       ; STEP:inst1|inst  ;
; FZ        ; STEP:inst1|inst  ; 8.644 ; 8.143 ; Rise       ; STEP:inst1|inst  ;
; LDAR      ; STEP:inst1|inst  ; 4.618 ; 4.828 ; Rise       ; STEP:inst1|inst  ;
; LDDR1     ; STEP:inst1|inst  ; 4.625 ; 4.833 ; Rise       ; STEP:inst1|inst  ;
; LDDR2     ; STEP:inst1|inst  ; 4.929 ; 5.147 ; Rise       ; STEP:inst1|inst  ;
; LDIR      ; STEP:inst1|inst  ; 4.435 ; 4.449 ; Rise       ; STEP:inst1|inst  ;
; LDPC      ; STEP:inst1|inst  ; 4.403 ; 4.534 ; Rise       ; STEP:inst1|inst  ;
; LDR0      ; STEP:inst1|inst  ; 4.712 ; 4.796 ; Rise       ; STEP:inst1|inst  ;
; LDR1      ; STEP:inst1|inst  ; 4.807 ; 4.899 ; Rise       ; STEP:inst1|inst  ;
; LDR2      ; STEP:inst1|inst  ; 5.230 ; 5.443 ; Rise       ; STEP:inst1|inst  ;
; LDRI      ; STEP:inst1|inst  ; 4.598 ; 4.684 ; Rise       ; STEP:inst1|inst  ;
; LOAD      ; STEP:inst1|inst  ; 5.215 ; 5.534 ; Rise       ; STEP:inst1|inst  ;
; M[*]      ; STEP:inst1|inst  ; 3.824 ; 3.914 ; Rise       ; STEP:inst1|inst  ;
;  M[1]     ; STEP:inst1|inst  ; 5.854 ; 6.109 ; Rise       ; STEP:inst1|inst  ;
;  M[2]     ; STEP:inst1|inst  ; 5.317 ; 5.479 ; Rise       ; STEP:inst1|inst  ;
;  M[3]     ; STEP:inst1|inst  ; 5.962 ; 6.224 ; Rise       ; STEP:inst1|inst  ;
;  M[4]     ; STEP:inst1|inst  ; 5.597 ; 5.800 ; Rise       ; STEP:inst1|inst  ;
;  M[5]     ; STEP:inst1|inst  ; 5.336 ; 5.502 ; Rise       ; STEP:inst1|inst  ;
;  M[6]     ; STEP:inst1|inst  ; 5.691 ; 5.881 ; Rise       ; STEP:inst1|inst  ;
;  M[7]     ; STEP:inst1|inst  ; 4.434 ; 4.598 ; Rise       ; STEP:inst1|inst  ;
;  M[8]     ; STEP:inst1|inst  ; 4.055 ; 4.160 ; Rise       ; STEP:inst1|inst  ;
;  M[9]     ; STEP:inst1|inst  ; 4.784 ; 4.994 ; Rise       ; STEP:inst1|inst  ;
;  M[10]    ; STEP:inst1|inst  ; 5.487 ; 5.644 ; Rise       ; STEP:inst1|inst  ;
;  M[11]    ; STEP:inst1|inst  ; 5.016 ; 5.132 ; Rise       ; STEP:inst1|inst  ;
;  M[12]    ; STEP:inst1|inst  ; 5.213 ; 5.347 ; Rise       ; STEP:inst1|inst  ;
;  M[13]    ; STEP:inst1|inst  ; 3.951 ; 4.036 ; Rise       ; STEP:inst1|inst  ;
;  M[14]    ; STEP:inst1|inst  ; 4.063 ; 4.186 ; Rise       ; STEP:inst1|inst  ;
;  M[15]    ; STEP:inst1|inst  ; 3.843 ; 3.930 ; Rise       ; STEP:inst1|inst  ;
;  M[16]    ; STEP:inst1|inst  ; 3.824 ; 3.914 ; Rise       ; STEP:inst1|inst  ;
;  M[17]    ; STEP:inst1|inst  ; 3.943 ; 4.040 ; Rise       ; STEP:inst1|inst  ;
;  M[18]    ; STEP:inst1|inst  ; 5.525 ; 5.685 ; Rise       ; STEP:inst1|inst  ;
;  M[19]    ; STEP:inst1|inst  ; 4.797 ; 4.872 ; Rise       ; STEP:inst1|inst  ;
;  M[20]    ; STEP:inst1|inst  ; 4.977 ; 5.085 ; Rise       ; STEP:inst1|inst  ;
;  M[21]    ; STEP:inst1|inst  ; 4.695 ; 4.767 ; Rise       ; STEP:inst1|inst  ;
;  M[22]    ; STEP:inst1|inst  ; 4.900 ; 5.008 ; Rise       ; STEP:inst1|inst  ;
;  M[23]    ; STEP:inst1|inst  ; 5.061 ; 5.193 ; Rise       ; STEP:inst1|inst  ;
;  M[24]    ; STEP:inst1|inst  ; 4.990 ; 5.090 ; Rise       ; STEP:inst1|inst  ;
; PC_B      ; STEP:inst1|inst  ; 5.646 ; 5.822 ; Rise       ; STEP:inst1|inst  ;
; R0_B      ; STEP:inst1|inst  ; 6.223 ; 6.511 ; Rise       ; STEP:inst1|inst  ;
; R1_B      ; STEP:inst1|inst  ; 6.371 ; 6.607 ; Rise       ; STEP:inst1|inst  ;
; R2_B      ; STEP:inst1|inst  ; 5.701 ; 5.593 ; Rise       ; STEP:inst1|inst  ;
; RAM[*]    ; STEP:inst1|inst  ; 5.096 ; 5.233 ; Rise       ; STEP:inst1|inst  ;
;  RAM[0]   ; STEP:inst1|inst  ; 5.457 ; 5.633 ; Rise       ; STEP:inst1|inst  ;
;  RAM[1]   ; STEP:inst1|inst  ; 5.588 ; 5.748 ; Rise       ; STEP:inst1|inst  ;
;  RAM[2]   ; STEP:inst1|inst  ; 5.388 ; 5.568 ; Rise       ; STEP:inst1|inst  ;
;  RAM[3]   ; STEP:inst1|inst  ; 5.480 ; 5.644 ; Rise       ; STEP:inst1|inst  ;
;  RAM[4]   ; STEP:inst1|inst  ; 5.096 ; 5.233 ; Rise       ; STEP:inst1|inst  ;
;  RAM[5]   ; STEP:inst1|inst  ; 5.372 ; 5.499 ; Rise       ; STEP:inst1|inst  ;
;  RAM[6]   ; STEP:inst1|inst  ; 5.482 ; 5.653 ; Rise       ; STEP:inst1|inst  ;
;  RAM[7]   ; STEP:inst1|inst  ; 5.998 ; 6.239 ; Rise       ; STEP:inst1|inst  ;
; RAM_B     ; STEP:inst1|inst  ; 4.667 ; 4.827 ; Rise       ; STEP:inst1|inst  ;
; RD_B      ; STEP:inst1|inst  ; 5.532 ; 5.718 ; Rise       ; STEP:inst1|inst  ;
; RJ_B      ; STEP:inst1|inst  ; 6.082 ; 5.859 ; Rise       ; STEP:inst1|inst  ;
; RS_B      ; STEP:inst1|inst  ; 6.085 ; 6.249 ; Rise       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst  ; 5.182 ; 5.027 ; Rise       ; STEP:inst1|inst  ;
;  SE[1]    ; STEP:inst1|inst  ; 5.326 ; 5.142 ; Rise       ; STEP:inst1|inst  ;
;  SE[2]    ; STEP:inst1|inst  ; 5.448 ; 5.253 ; Rise       ; STEP:inst1|inst  ;
;  SE[3]    ; STEP:inst1|inst  ; 6.124 ; 5.881 ; Rise       ; STEP:inst1|inst  ;
;  SE[4]    ; STEP:inst1|inst  ; 5.182 ; 5.066 ; Rise       ; STEP:inst1|inst  ;
;  SE[6]    ; STEP:inst1|inst  ; 5.251 ; 5.027 ; Rise       ; STEP:inst1|inst  ;
; SFT_B     ; STEP:inst1|inst  ; 6.168 ; 6.290 ; Rise       ; STEP:inst1|inst  ;
; SW_B      ; STEP:inst1|inst  ; 4.732 ; 4.542 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ; 2.012 ;       ; Rise       ; STEP:inst1|inst  ;
; uA[*]     ; STEP:inst1|inst  ; 5.488 ; 5.731 ; Rise       ; STEP:inst1|inst  ;
;  uA[0]    ; STEP:inst1|inst  ; 5.488 ; 5.731 ; Rise       ; STEP:inst1|inst  ;
;  uA[1]    ; STEP:inst1|inst  ; 6.012 ; 6.288 ; Rise       ; STEP:inst1|inst  ;
;  uA[2]    ; STEP:inst1|inst  ; 6.000 ; 6.207 ; Rise       ; STEP:inst1|inst  ;
;  uA[3]    ; STEP:inst1|inst  ; 5.573 ; 5.734 ; Rise       ; STEP:inst1|inst  ;
;  uA[5]    ; STEP:inst1|inst  ; 5.588 ; 5.850 ; Rise       ; STEP:inst1|inst  ;
; T1        ; STEP:inst1|inst  ;       ; 2.131 ; Fall       ; STEP:inst1|inst  ;
; SE[*]     ; STEP:inst1|inst1 ;       ; 2.944 ; Rise       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ;       ; 3.251 ; Rise       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ;       ; 3.303 ; Rise       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ;       ; 3.910 ; Rise       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ;       ; 3.041 ; Rise       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ;       ; 2.944 ; Rise       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ; 3.403 ;       ; Rise       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 3.505 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 3.597 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 4.062 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 4.029 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 3.548 ;       ; Rise       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 3.505 ;       ; Rise       ; STEP:inst1|inst1 ;
; ALU[*]    ; STEP:inst1|inst1 ; 5.508 ; 5.653 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[0]   ; STEP:inst1|inst1 ; 6.145 ; 6.352 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[1]   ; STEP:inst1|inst1 ; 6.203 ; 6.530 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[2]   ; STEP:inst1|inst1 ; 5.711 ; 5.899 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[3]   ; STEP:inst1|inst1 ; 5.905 ; 6.110 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[4]   ; STEP:inst1|inst1 ; 5.508 ; 5.653 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[5]   ; STEP:inst1|inst1 ; 5.980 ; 6.182 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[6]   ; STEP:inst1|inst1 ; 5.635 ; 5.825 ; Fall       ; STEP:inst1|inst1 ;
;  ALU[7]   ; STEP:inst1|inst1 ; 5.879 ; 6.202 ; Fall       ; STEP:inst1|inst1 ;
; AR[*]     ; STEP:inst1|inst1 ; 4.559 ; 4.659 ; Fall       ; STEP:inst1|inst1 ;
;  AR[0]    ; STEP:inst1|inst1 ; 4.901 ; 5.077 ; Fall       ; STEP:inst1|inst1 ;
;  AR[1]    ; STEP:inst1|inst1 ; 6.148 ; 6.373 ; Fall       ; STEP:inst1|inst1 ;
;  AR[2]    ; STEP:inst1|inst1 ; 4.559 ; 4.659 ; Fall       ; STEP:inst1|inst1 ;
;  AR[3]    ; STEP:inst1|inst1 ; 4.979 ; 5.099 ; Fall       ; STEP:inst1|inst1 ;
;  AR[4]    ; STEP:inst1|inst1 ; 4.594 ; 4.727 ; Fall       ; STEP:inst1|inst1 ;
;  AR[5]    ; STEP:inst1|inst1 ; 4.793 ; 4.948 ; Fall       ; STEP:inst1|inst1 ;
;  AR[6]    ; STEP:inst1|inst1 ; 4.992 ; 5.140 ; Fall       ; STEP:inst1|inst1 ;
;  AR[7]    ; STEP:inst1|inst1 ; 4.925 ; 5.090 ; Fall       ; STEP:inst1|inst1 ;
; BUS[*]    ; STEP:inst1|inst1 ; 4.696 ; 4.739 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[0]   ; STEP:inst1|inst1 ; 5.835 ; 5.963 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[1]   ; STEP:inst1|inst1 ; 5.546 ; 5.671 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[2]   ; STEP:inst1|inst1 ; 5.076 ; 5.168 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[3]   ; STEP:inst1|inst1 ; 5.762 ; 5.933 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[4]   ; STEP:inst1|inst1 ; 5.248 ; 5.394 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[5]   ; STEP:inst1|inst1 ; 5.848 ; 6.038 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[6]   ; STEP:inst1|inst1 ; 6.662 ; 6.882 ; Fall       ; STEP:inst1|inst1 ;
;  BUS[7]   ; STEP:inst1|inst1 ; 4.696 ; 4.739 ; Fall       ; STEP:inst1|inst1 ;
; DOUT[*]   ; STEP:inst1|inst1 ; 4.581 ; 4.714 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[0]  ; STEP:inst1|inst1 ; 4.678 ; 4.835 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[1]  ; STEP:inst1|inst1 ; 5.182 ; 5.423 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[2]  ; STEP:inst1|inst1 ; 4.986 ; 5.150 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[3]  ; STEP:inst1|inst1 ; 5.281 ; 5.530 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[4]  ; STEP:inst1|inst1 ; 4.909 ; 5.074 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[5]  ; STEP:inst1|inst1 ; 5.283 ; 5.507 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[6]  ; STEP:inst1|inst1 ; 4.581 ; 4.714 ; Fall       ; STEP:inst1|inst1 ;
;  DOUT[7]  ; STEP:inst1|inst1 ; 5.273 ; 5.517 ; Fall       ; STEP:inst1|inst1 ;
; DR1[*]    ; STEP:inst1|inst1 ; 4.165 ; 4.229 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[0]   ; STEP:inst1|inst1 ; 5.457 ; 5.651 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[1]   ; STEP:inst1|inst1 ; 4.260 ; 4.352 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[2]   ; STEP:inst1|inst1 ; 4.370 ; 4.467 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[3]   ; STEP:inst1|inst1 ; 4.165 ; 4.229 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[4]   ; STEP:inst1|inst1 ; 4.408 ; 4.514 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[5]   ; STEP:inst1|inst1 ; 4.512 ; 4.651 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[6]   ; STEP:inst1|inst1 ; 4.316 ; 4.397 ; Fall       ; STEP:inst1|inst1 ;
;  DR1[7]   ; STEP:inst1|inst1 ; 4.354 ; 4.452 ; Fall       ; STEP:inst1|inst1 ;
; DR2[*]    ; STEP:inst1|inst1 ; 4.311 ; 4.384 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[0]   ; STEP:inst1|inst1 ; 4.483 ; 4.608 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[1]   ; STEP:inst1|inst1 ; 5.505 ; 5.700 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[2]   ; STEP:inst1|inst1 ; 4.311 ; 4.384 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[3]   ; STEP:inst1|inst1 ; 4.670 ; 4.818 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[4]   ; STEP:inst1|inst1 ; 4.450 ; 4.556 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[5]   ; STEP:inst1|inst1 ; 4.943 ; 5.075 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[6]   ; STEP:inst1|inst1 ; 4.874 ; 5.013 ; Fall       ; STEP:inst1|inst1 ;
;  DR2[7]   ; STEP:inst1|inst1 ; 5.894 ; 6.106 ; Fall       ; STEP:inst1|inst1 ;
; FC        ; STEP:inst1|inst1 ; 5.978 ; 6.123 ; Fall       ; STEP:inst1|inst1 ;
; FZ        ; STEP:inst1|inst1 ; 8.497 ; 8.116 ; Fall       ; STEP:inst1|inst1 ;
; IR[*]     ; STEP:inst1|inst1 ; 3.454 ; 3.616 ; Fall       ; STEP:inst1|inst1 ;
;  IR[0]    ; STEP:inst1|inst1 ; 3.881 ; 4.158 ; Fall       ; STEP:inst1|inst1 ;
;  IR[1]    ; STEP:inst1|inst1 ; 3.454 ; 3.616 ; Fall       ; STEP:inst1|inst1 ;
;  IR[2]    ; STEP:inst1|inst1 ; 5.568 ; 5.789 ; Fall       ; STEP:inst1|inst1 ;
;  IR[3]    ; STEP:inst1|inst1 ; 4.931 ; 5.057 ; Fall       ; STEP:inst1|inst1 ;
;  IR[4]    ; STEP:inst1|inst1 ; 4.979 ; 5.178 ; Fall       ; STEP:inst1|inst1 ;
;  IR[5]    ; STEP:inst1|inst1 ; 4.799 ; 4.941 ; Fall       ; STEP:inst1|inst1 ;
;  IR[6]    ; STEP:inst1|inst1 ; 5.767 ; 5.982 ; Fall       ; STEP:inst1|inst1 ;
;  IR[7]    ; STEP:inst1|inst1 ; 4.617 ; 4.753 ; Fall       ; STEP:inst1|inst1 ;
; LDR0      ; STEP:inst1|inst1 ; 3.587 ; 3.667 ; Fall       ; STEP:inst1|inst1 ;
; LDR1      ; STEP:inst1|inst1 ; 3.630 ; 3.809 ; Fall       ; STEP:inst1|inst1 ;
; LDR2      ; STEP:inst1|inst1 ; 4.754 ; 4.885 ; Fall       ; STEP:inst1|inst1 ;
; R0[*]     ; STEP:inst1|inst1 ; 4.679 ; 4.809 ; Fall       ; STEP:inst1|inst1 ;
;  R0[0]    ; STEP:inst1|inst1 ; 5.063 ; 5.263 ; Fall       ; STEP:inst1|inst1 ;
;  R0[1]    ; STEP:inst1|inst1 ; 5.014 ; 5.213 ; Fall       ; STEP:inst1|inst1 ;
;  R0[2]    ; STEP:inst1|inst1 ; 4.679 ; 4.833 ; Fall       ; STEP:inst1|inst1 ;
;  R0[3]    ; STEP:inst1|inst1 ; 4.879 ; 5.046 ; Fall       ; STEP:inst1|inst1 ;
;  R0[4]    ; STEP:inst1|inst1 ; 5.841 ; 6.052 ; Fall       ; STEP:inst1|inst1 ;
;  R0[5]    ; STEP:inst1|inst1 ; 4.698 ; 4.809 ; Fall       ; STEP:inst1|inst1 ;
;  R0[6]    ; STEP:inst1|inst1 ; 5.866 ; 6.225 ; Fall       ; STEP:inst1|inst1 ;
;  R0[7]    ; STEP:inst1|inst1 ; 5.093 ; 5.268 ; Fall       ; STEP:inst1|inst1 ;
; R0_B      ; STEP:inst1|inst1 ; 4.437 ; 4.544 ; Fall       ; STEP:inst1|inst1 ;
; R1[*]     ; STEP:inst1|inst1 ; 5.261 ; 5.405 ; Fall       ; STEP:inst1|inst1 ;
;  R1[0]    ; STEP:inst1|inst1 ; 5.783 ; 6.018 ; Fall       ; STEP:inst1|inst1 ;
;  R1[1]    ; STEP:inst1|inst1 ; 6.020 ; 6.244 ; Fall       ; STEP:inst1|inst1 ;
;  R1[2]    ; STEP:inst1|inst1 ; 7.034 ; 7.298 ; Fall       ; STEP:inst1|inst1 ;
;  R1[3]    ; STEP:inst1|inst1 ; 5.761 ; 5.981 ; Fall       ; STEP:inst1|inst1 ;
;  R1[4]    ; STEP:inst1|inst1 ; 5.413 ; 5.558 ; Fall       ; STEP:inst1|inst1 ;
;  R1[5]    ; STEP:inst1|inst1 ; 5.528 ; 5.690 ; Fall       ; STEP:inst1|inst1 ;
;  R1[6]    ; STEP:inst1|inst1 ; 5.261 ; 5.405 ; Fall       ; STEP:inst1|inst1 ;
;  R1[7]    ; STEP:inst1|inst1 ; 5.554 ; 5.708 ; Fall       ; STEP:inst1|inst1 ;
; R1_B      ; STEP:inst1|inst1 ; 4.378 ; 4.554 ; Fall       ; STEP:inst1|inst1 ;
; R2[*]     ; STEP:inst1|inst1 ; 4.643 ; 4.794 ; Fall       ; STEP:inst1|inst1 ;
;  R2[0]    ; STEP:inst1|inst1 ; 5.113 ; 5.306 ; Fall       ; STEP:inst1|inst1 ;
;  R2[1]    ; STEP:inst1|inst1 ; 6.364 ; 6.599 ; Fall       ; STEP:inst1|inst1 ;
;  R2[2]    ; STEP:inst1|inst1 ; 4.923 ; 5.052 ; Fall       ; STEP:inst1|inst1 ;
;  R2[3]    ; STEP:inst1|inst1 ; 5.406 ; 5.637 ; Fall       ; STEP:inst1|inst1 ;
;  R2[4]    ; STEP:inst1|inst1 ; 4.643 ; 4.794 ; Fall       ; STEP:inst1|inst1 ;
;  R2[5]    ; STEP:inst1|inst1 ; 5.216 ; 5.413 ; Fall       ; STEP:inst1|inst1 ;
;  R2[6]    ; STEP:inst1|inst1 ; 4.884 ; 5.056 ; Fall       ; STEP:inst1|inst1 ;
;  R2[7]    ; STEP:inst1|inst1 ; 5.102 ; 5.292 ; Fall       ; STEP:inst1|inst1 ;
; R2_B      ; STEP:inst1|inst1 ; 3.804 ; 3.676 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst1 ; 3.178 ; 5.837 ; Fall       ; STEP:inst1|inst1 ;
;  SE[1]    ; STEP:inst1|inst1 ; 3.547 ; 6.085 ; Fall       ; STEP:inst1|inst1 ;
;  SE[2]    ; STEP:inst1|inst1 ; 3.596 ; 6.125 ; Fall       ; STEP:inst1|inst1 ;
;  SE[3]    ; STEP:inst1|inst1 ; 4.228 ; 6.436 ; Fall       ; STEP:inst1|inst1 ;
;  SE[4]    ; STEP:inst1|inst1 ; 3.259 ; 5.837 ; Fall       ; STEP:inst1|inst1 ;
;  SE[6]    ; STEP:inst1|inst1 ; 3.178 ; 6.117 ; Fall       ; STEP:inst1|inst1 ;
; T2        ; STEP:inst1|inst1 ;       ; 3.701 ; Fall       ; STEP:inst1|inst1 ;
; uA[*]     ; STEP:inst1|inst1 ; 6.344 ; 3.777 ; Fall       ; STEP:inst1|inst1 ;
;  uA[0]    ; STEP:inst1|inst1 ; 6.431 ; 3.952 ; Fall       ; STEP:inst1|inst1 ;
;  uA[1]    ; STEP:inst1|inst1 ; 6.884 ; 4.436 ; Fall       ; STEP:inst1|inst1 ;
;  uA[2]    ; STEP:inst1|inst1 ; 6.555 ; 4.311 ; Fall       ; STEP:inst1|inst1 ;
;  uA[3]    ; STEP:inst1|inst1 ; 6.344 ; 3.811 ; Fall       ; STEP:inst1|inst1 ;
;  uA[5]    ; STEP:inst1|inst1 ; 6.678 ; 3.777 ; Fall       ; STEP:inst1|inst1 ;
; SE[*]     ; STEP:inst1|inst2 ;       ; 2.901 ; Rise       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ;       ; 3.208 ; Rise       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ;       ; 3.340 ; Rise       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ;       ; 3.846 ; Rise       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ;       ; 2.977 ; Rise       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ;       ; 2.901 ; Rise       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ; 2.782 ;       ; Rise       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ; 3.462 ; 4.584 ; Rise       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ; 3.554 ; 5.732 ; Rise       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ; 4.099 ; 6.258 ; Rise       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ; 3.965 ; 6.053 ; Rise       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ; 3.484 ; 5.637 ; Rise       ; STEP:inst1|inst2 ;
;  uA[4]    ; STEP:inst1|inst2 ; 4.477 ; 4.584 ; Rise       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ; 3.462 ; 5.313 ; Rise       ; STEP:inst1|inst2 ;
; SE[*]     ; STEP:inst1|inst2 ; 3.118 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[1]    ; STEP:inst1|inst2 ; 3.483 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[2]    ; STEP:inst1|inst2 ; 3.643 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[3]    ; STEP:inst1|inst2 ; 4.153 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[4]    ; STEP:inst1|inst2 ; 3.184 ;       ; Fall       ; STEP:inst1|inst2 ;
;  SE[6]    ; STEP:inst1|inst2 ; 3.118 ;       ; Fall       ; STEP:inst1|inst2 ;
; T3        ; STEP:inst1|inst2 ;       ; 3.013 ; Fall       ; STEP:inst1|inst2 ;
; uA[*]     ; STEP:inst1|inst2 ;       ; 3.717 ; Fall       ; STEP:inst1|inst2 ;
;  uA[0]    ; STEP:inst1|inst2 ;       ; 3.888 ; Fall       ; STEP:inst1|inst2 ;
;  uA[1]    ; STEP:inst1|inst2 ;       ; 4.483 ; Fall       ; STEP:inst1|inst2 ;
;  uA[2]    ; STEP:inst1|inst2 ;       ; 4.236 ; Fall       ; STEP:inst1|inst2 ;
;  uA[3]    ; STEP:inst1|inst2 ;       ; 3.736 ; Fall       ; STEP:inst1|inst2 ;
;  uA[5]    ; STEP:inst1|inst2 ;       ; 3.717 ; Fall       ; STEP:inst1|inst2 ;
; BUS[*]    ; STEP:inst1|inst3 ; 5.182 ; 5.428 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[0]   ; STEP:inst1|inst3 ; 6.303 ; 6.599 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[1]   ; STEP:inst1|inst3 ; 6.324 ; 6.664 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[2]   ; STEP:inst1|inst3 ; 5.411 ; 5.658 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[3]   ; STEP:inst1|inst3 ; 5.938 ; 6.267 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[4]   ; STEP:inst1|inst3 ; 5.960 ; 6.309 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[5]   ; STEP:inst1|inst3 ; 6.641 ; 7.060 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[6]   ; STEP:inst1|inst3 ; 6.001 ; 6.294 ; Rise       ; STEP:inst1|inst3 ;
;  BUS[7]   ; STEP:inst1|inst3 ; 5.182 ; 5.428 ; Rise       ; STEP:inst1|inst3 ;
; PC[*]     ; STEP:inst1|inst3 ; 4.651 ; 4.821 ; Rise       ; STEP:inst1|inst3 ;
;  PC[0]    ; STEP:inst1|inst3 ; 4.781 ; 4.945 ; Rise       ; STEP:inst1|inst3 ;
;  PC[1]    ; STEP:inst1|inst3 ; 5.097 ; 5.353 ; Rise       ; STEP:inst1|inst3 ;
;  PC[2]    ; STEP:inst1|inst3 ; 5.330 ; 5.628 ; Rise       ; STEP:inst1|inst3 ;
;  PC[3]    ; STEP:inst1|inst3 ; 5.063 ; 5.345 ; Rise       ; STEP:inst1|inst3 ;
;  PC[4]    ; STEP:inst1|inst3 ; 5.059 ; 5.317 ; Rise       ; STEP:inst1|inst3 ;
;  PC[5]    ; STEP:inst1|inst3 ; 5.049 ; 5.221 ; Rise       ; STEP:inst1|inst3 ;
;  PC[6]    ; STEP:inst1|inst3 ; 5.445 ; 5.657 ; Rise       ; STEP:inst1|inst3 ;
;  PC[7]    ; STEP:inst1|inst3 ; 4.651 ; 4.821 ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ; 3.421 ;       ; Rise       ; STEP:inst1|inst3 ;
; T4        ; STEP:inst1|inst3 ;       ; 3.752 ; Fall       ; STEP:inst1|inst3 ;
+-----------+------------------+-------+-------+------------+------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; IN[0]      ; BUS[0]      ; 15.142 ;        ;        ; 15.034 ;
; IN[1]      ; BUS[1]      ; 13.539 ;        ;        ; 13.379 ;
; IN[2]      ; BUS[2]      ; 13.413 ;        ;        ; 13.280 ;
; IN[3]      ; BUS[3]      ; 15.489 ;        ;        ; 15.065 ;
; IN[4]      ; BUS[4]      ; 15.569 ;        ;        ; 15.429 ;
; IN[5]      ; BUS[5]      ; 14.457 ;        ;        ; 14.309 ;
; IN[6]      ; BUS[6]      ; 16.028 ;        ;        ; 15.984 ;
; IN[7]      ; BUS[7]      ; 13.385 ;        ;        ; 13.260 ;
; RST        ; uA[0]       ;        ; 9.850  ; 10.134 ;        ;
; RST        ; uA[1]       ;        ; 11.322 ; 11.867 ;        ;
; RST        ; uA[2]       ;        ; 10.468 ; 10.906 ;        ;
; RST        ; uA[3]       ;        ; 10.044 ; 10.393 ;        ;
; RST        ; uA[5]       ;        ; 9.465  ; 9.848  ;        ;
; SWA        ; SE[1]       ;        ; 11.851 ; 11.914 ;        ;
; SWA        ; uA[0]       ; 12.684 ;        ;        ; 12.747 ;
; SWB        ; SE[2]       ; 12.593 ; 12.900 ; 12.702 ; 13.016 ;
; SWB        ; uA[1]       ; 14.930 ; 14.454 ; 15.046 ; 14.563 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; IN[0]      ; BUS[0]      ; 6.813 ;       ;       ; 7.752 ;
; IN[1]      ; BUS[1]      ; 5.871 ;       ;       ; 6.770 ;
; IN[2]      ; BUS[2]      ; 5.843 ;       ;       ; 6.739 ;
; IN[3]      ; BUS[3]      ; 6.568 ;       ;       ; 7.566 ;
; IN[4]      ; BUS[4]      ; 6.714 ;       ;       ; 7.783 ;
; IN[5]      ; BUS[5]      ; 6.312 ;       ;       ; 7.310 ;
; IN[6]      ; BUS[6]      ; 7.192 ;       ;       ; 8.225 ;
; IN[7]      ; BUS[7]      ; 5.735 ;       ;       ; 6.633 ;
; RST        ; uA[0]       ;       ; 4.849 ; 4.797 ;       ;
; RST        ; uA[1]       ;       ; 5.521 ; 5.418 ;       ;
; RST        ; uA[2]       ;       ; 5.164 ; 5.081 ;       ;
; RST        ; uA[3]       ;       ; 4.873 ; 4.837 ;       ;
; RST        ; uA[5]       ;       ; 4.602 ; 4.613 ;       ;
; SWA        ; SE[1]       ;       ; 5.310 ; 6.183 ;       ;
; SWA        ; uA[0]       ; 5.656 ;       ;       ; 6.588 ;
; SWB        ; SE[2]       ; 5.851 ; 5.643 ; 6.559 ; 6.358 ;
; SWB        ; uA[1]       ; 6.402 ; 6.691 ; 7.117 ; 7.399 ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FC            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RD_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FZ            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDIR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT_B        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LOAD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDPC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDAR          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; BUS[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RAM_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RJ_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RS_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDDR1         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDDR2         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDRI          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SW_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SFT_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDR0          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDR1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LDR2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_B          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ALU[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DOUT[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR1[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DR2[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SE[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uA[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IN[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STEP                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWB                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SWA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RD_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; T1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FZ            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; IR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; IR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDIR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT_B        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LOAD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDPC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDAR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; BUS[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; BUS[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUS[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUS[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUS[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; BUS[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; RAM[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; RAM[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RAM[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RAM[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RAM[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; M[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; M[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; AR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; AR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; RAM_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RJ_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LDDR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDDR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDRI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SW_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SFT_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDR0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDR1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LDR2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ALU[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ALU[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ALU[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; DR2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DR2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; DR2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DR2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; DR2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; R0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.33 V              ; -0.00219 V          ; 0.108 V                              ; 0.043 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.33 V             ; -0.00219 V         ; 0.108 V                             ; 0.043 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; R0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; R1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; R2[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; R2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.35 V              ; -0.00711 V          ; 0.126 V                              ; 0.012 V                              ; 4.7e-10 s                   ; 4.63e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.35 V             ; -0.00711 V         ; 0.126 V                             ; 0.012 V                             ; 4.7e-10 s                  ; 4.63e-10 s                 ; Yes                       ; Yes                       ;
; R2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.091 V                              ; 0.044 V                              ; 3.77e-09 s                  ; 3.49e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.091 V                             ; 0.044 V                             ; 3.77e-09 s                 ; 3.49e-09 s                 ; Yes                       ; Yes                       ;
; R2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SE[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SE[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SE[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SE[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SE[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SE[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; uA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.84e-07 V                   ; 2.35 V              ; -0.0105 V           ; 0.143 V                              ; 0.041 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.84e-07 V                  ; 2.35 V             ; -0.0105 V          ; 0.143 V                             ; 0.041 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; uA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.91e-07 V                   ; 2.34 V              ; -0.00824 V          ; 0.139 V                              ; 0.044 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.91e-07 V                  ; 2.34 V             ; -0.00824 V         ; 0.139 V                             ; 0.044 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.35 V              ; -0.00333 V          ; 0.096 V                              ; 0.006 V                              ; 4.5e-10 s                   ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.35 V             ; -0.00333 V         ; 0.096 V                             ; 0.006 V                             ; 4.5e-10 s                  ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00699 V          ; 0.108 V                              ; 0.027 V                              ; 6.58e-10 s                  ; 8.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00699 V         ; 0.108 V                             ; 0.027 V                             ; 6.58e-10 s                 ; 8.2e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RD_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; T1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FZ            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; IR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDIR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT_B        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LOAD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDPC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDAR          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; BUS[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; BUS[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; BUS[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; BUS[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; BUS[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; BUS[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; BUS[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; RAM[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; RAM[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RAM[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RAM[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RAM[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; M[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; AR[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; AR[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; AR[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AR[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; AR[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; RAM_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RJ_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RS_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; LDDR1         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDDR2         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDRI          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SW_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SFT_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDR0          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDR1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LDR2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2_B          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ALU[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ALU[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ALU[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DOUT[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; DOUT[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR1[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; DR2[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; DR2[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; DR2[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DR2[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; DR2[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; PC[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; PC[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; R0[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.175 V                              ; 2.38e-09 s                  ; 2.21e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.175 V                             ; 2.38e-09 s                 ; 2.21e-09 s                 ; No                        ; Yes                       ;
; R0[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R0[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R0[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R1[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; R1[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R1[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; R2[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; R2[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-10 s                  ; 2.61e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-10 s                 ; 2.61e-10 s                 ; Yes                       ; Yes                       ;
; R2[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-09 s                  ; 2.24e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-09 s                 ; 2.24e-09 s                 ; No                        ; Yes                       ;
; R2[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SE[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SE[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SE[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SE[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SE[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; SE[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; uA[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; uA[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-08 V                   ; 2.71 V              ; -0.0354 V           ; 0.174 V                              ; 0.098 V                              ; 2.73e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-08 V                  ; 2.71 V             ; -0.0354 V          ; 0.174 V                             ; 0.098 V                             ; 2.73e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; uA[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-08 V                    ; 2.71 V              ; -0.0354 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.14e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-08 V                   ; 2.71 V             ; -0.0354 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.14e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-08 V                    ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-10 s                   ; 2.2e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-08 V                   ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-10 s                  ; 2.2e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-08 V                   ; 2.7 V               ; -0.0121 V           ; 0.274 V                              ; 0.034 V                              ; 3.18e-10 s                  ; 4.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-08 V                  ; 2.7 V              ; -0.0121 V          ; 0.274 V                             ; 0.034 V                             ; 3.18e-10 s                 ; 4.96e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------+
; Setup Transfers                                                                 ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst1 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst2 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst3 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst  ; 2202     ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst  ; 10       ; 5913     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst  ; 22       ; 10       ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst  ; 8        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0        ; 0        ; 7656     ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0        ; 0        ; 0        ; 12904    ;
; STEP:inst1|inst3 ; STEP:inst1|inst1 ; 0        ; 0        ; 64       ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 6        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst3 ; 981      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0        ; 1613     ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 44       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Hold Transfers                                                                  ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst1 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst2 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst3 ; CLK              ; 2        ; 2        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst  ; 2202     ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst  ; 10       ; 5913     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst  ; 22       ; 10       ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst  ; 8        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst1 ; 0        ; 0        ; 7656     ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst1 ; 0        ; 0        ; 0        ; 12904    ;
; STEP:inst1|inst3 ; STEP:inst1|inst1 ; 0        ; 0        ; 64       ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 6        ; 0        ; 0        ; 0        ;
; STEP:inst1|inst  ; STEP:inst1|inst3 ; 981      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst3 ; 0        ; 1613     ; 0        ; 0        ;
; STEP:inst1|inst3 ; STEP:inst1|inst3 ; 44       ; 0        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Recovery Transfers                                                              ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 622      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 5        ; 2146     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 5        ; 5        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------+
; Removal Transfers                                                               ;
+------------------+------------------+----------+----------+----------+----------+
; From Clock       ; To Clock         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------+------------------+----------+----------+----------+----------+
; STEP:inst1|inst  ; STEP:inst1|inst2 ; 622      ; 0        ; 0        ; 0        ;
; STEP:inst1|inst1 ; STEP:inst1|inst2 ; 5        ; 2146     ; 0        ; 0        ;
; STEP:inst1|inst2 ; STEP:inst1|inst2 ; 5        ; 5        ; 0        ; 0        ;
+------------------+------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 155   ; 155  ;
; Unconstrained Output Ports      ; 159   ; 159  ;
; Unconstrained Output Port Paths ; 526   ; 526  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Jan 07 22:04:33 2019
Info: Command: quartus_sta 8-bit-cpu -c 8-bit-cpu
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 69 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: '8-bit-cpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst STEP:inst1|inst
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst2 STEP:inst1|inst2
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst1 STEP:inst1|inst1
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name STEP:inst1|inst3 STEP:inst1|inst3
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.226
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.226       -46.461 STEP:inst1|inst 
    Info (332119):   -14.917      -755.142 STEP:inst1|inst1 
    Info (332119):   -10.742       -83.459 STEP:inst1|inst3 
    Info (332119):    -2.801       -15.939 STEP:inst1|inst2 
    Info (332119):    -0.099        -0.099 CLK 
Info (332146): Worst-case hold slack is -0.657
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.657        -0.657 STEP:inst1|inst 
    Info (332119):    -0.534        -1.382 CLK 
    Info (332119):     0.553         0.000 STEP:inst1|inst1 
    Info (332119):     0.757         0.000 STEP:inst1|inst3 
    Info (332119):     2.437         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -11.612
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.612       -36.733 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -2.521
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.521        -4.597 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -16.005 STEP:inst1|inst 
    Info (332119):    -3.000       -10.435 CLK 
    Info (332119):    -1.487       -11.896 STEP:inst1|inst3 
    Info (332119):    -1.487        -8.922 STEP:inst1|inst2 
    Info (332119):     0.143         0.000 STEP:inst1|inst1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.108
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -14.108       -42.879 STEP:inst1|inst 
    Info (332119):   -14.015      -715.868 STEP:inst1|inst1 
    Info (332119):   -10.009       -77.475 STEP:inst1|inst3 
    Info (332119):    -2.469       -13.956 STEP:inst1|inst2 
    Info (332119):    -0.060        -0.060 CLK 
Info (332146): Worst-case hold slack is -0.478
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.478        -0.478 STEP:inst1|inst 
    Info (332119):    -0.433        -1.283 CLK 
    Info (332119):     0.594         0.000 STEP:inst1|inst1 
    Info (332119):     0.702         0.000 STEP:inst1|inst3 
    Info (332119):     2.111         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -10.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.694       -33.801 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -2.324
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.324        -3.963 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.201       -16.005 STEP:inst1|inst 
    Info (332119):    -3.000       -10.437 CLK 
    Info (332119):    -1.487       -11.896 STEP:inst1|inst3 
    Info (332119):    -1.487        -9.073 STEP:inst1|inst2 
    Info (332119):    -0.075        -1.364 STEP:inst1|inst1 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.090
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.090       -17.745 STEP:inst1|inst 
    Info (332119):    -5.760      -279.278 STEP:inst1|inst1 
    Info (332119):    -4.007       -30.309 STEP:inst1|inst3 
    Info (332119):    -0.429        -2.172 STEP:inst1|inst2 
    Info (332119):     0.064         0.000 CLK 
Info (332146): Worst-case hold slack is -0.497
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.497        -0.497 STEP:inst1|inst 
    Info (332119):    -0.331        -1.104 CLK 
    Info (332119):    -0.105        -0.105 STEP:inst1|inst1 
    Info (332119):     0.303         0.000 STEP:inst1|inst3 
    Info (332119):     0.749         0.000 STEP:inst1|inst2 
Info (332146): Worst-case recovery slack is -4.404
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.404       -15.114 STEP:inst1|inst2 
Info (332146): Worst-case removal slack is -1.255
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.255        -3.102 STEP:inst1|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -8.705 CLK 
    Info (332119):    -1.000        -8.000 STEP:inst1|inst3 
    Info (332119):    -1.000        -6.000 STEP:inst1|inst2 
    Info (332119):    -1.000        -5.000 STEP:inst1|inst 
    Info (332119):     0.183         0.000 STEP:inst1|inst1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4681 megabytes
    Info: Processing ended: Mon Jan 07 22:04:39 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


