head	1.11;
access;
symbols;
locks; strict;
comment	@ * @;


1.11
date	2017.08.27.09.51.14;	author kettenis;	state Exp;
branches;
next	1.10;
commitid	QQY8l0GzURlvolUJ;

1.10
date	2017.08.25.10.29.54;	author kettenis;	state Exp;
branches;
next	1.9;
commitid	BNDCyETE5dDUDvdN;

1.9
date	2017.08.21.21.02.12;	author kettenis;	state Exp;
branches;
next	1.8;
commitid	qjtA9tKDLRgu37Yr;

1.8
date	2017.08.07.22.20.39;	author kettenis;	state Exp;
branches;
next	1.7;
commitid	ipNvdfnbgYQbFCGk;

1.7
date	2017.07.23.17.06.51;	author kettenis;	state Exp;
branches;
next	1.6;
commitid	v2buQm8SZp86Jn8n;

1.6
date	2017.07.23.10.12.57;	author kettenis;	state Exp;
branches;
next	1.5;
commitid	lOLlptbzI6Gd9KXX;

1.5
date	2017.05.20.23.12.40;	author kettenis;	state Exp;
branches;
next	1.4;
commitid	18rmIs3GFunlLElJ;

1.4
date	2017.05.15.23.04.52;	author kettenis;	state Exp;
branches;
next	1.3;
commitid	ImOUtQQ4EUCtkIvg;

1.3
date	2017.05.06.16.29.19;	author kettenis;	state Exp;
branches;
next	1.2;
commitid	p1HwGGnXQsqKUxVg;

1.2
date	2017.05.05.13.23.52;	author kettenis;	state Exp;
branches;
next	1.1;
commitid	yerYsHf1lfjHIbeR;

1.1
date	2017.04.30.17.42.32;	author kettenis;	state Exp;
branches;
next	;
commitid	j4UEUkiMjp0CRDQz;


desc
@@


1.11
log
@Add RK3399 i2c-related clocks and fix a typo.
@
text
@/* Public Domain */

/*
 * RK3288 clocks.
 */

#define RK3288_PLL_CPLL			3
#define RK3288_PLL_GPLL			4

#define RK3288_CLK_SDMMC		68
#define RK3288_CLK_UART0		77
#define RK3288_CLK_UART1		78
#define RK3288_CLK_UART2		79
#define RK3288_CLK_UART3		80
#define RK3288_CLK_UART4		81
#define RK3288_CLK_MAC_RX		102
#define RK3288_CLK_MAC_TX		103
#define RK3288_CLK_SDMMC_DRV		114
#define RK3288_CLK_SDMMC_SAMPLE		118
#define RK3288_CLK_MAC			151

#define RK3288_ACLK_GMAC		196

#define RK3288_PCLK_GMAC		349

#define RK3288_HCLK_HOST0		450
#define RK3288_HCLK_SDMMC		456

/*
 * RK3399 clocks.
 */

#define RK3399_PLL_ALPLL		1
#define RK3399_PLL_ABPLL		2
#define RK3399_PLL_DPLL			3
#define RK3399_PLL_CPLL			4
#define RK3399_PLL_GPLL			5
#define RK3399_PLL_NPLL			6
#define RK3399_ARMCLKL			8
#define RK3399_ARMCLKB			9

#define RK3399_CLK_I2C1			65
#define RK3399_CLK_I2C2			66
#define RK3399_CLK_I2C3			67
#define RK3399_CLK_I2C5			68
#define RK3399_CLK_I2C6			69
#define RK3399_CLK_I2C7			70
#define RK3399_CLK_SDMMC		76
#define RK3399_CLK_EMMC			78
#define RK3399_CLK_TSADC		79
#define RK3399_CLK_UART0		81
#define RK3399_CLK_UART1		82
#define RK3399_CLK_UART2		83
#define RK3399_CLK_UART3		84
#define RK3399_CLK_MAC_RX		103
#define RK3399_CLK_MAC_TX		104
#define RK3399_CLK_MAC			105
#define RK3399_CLK_USB3OTG0_REF		129
#define RK3399_CLK_USB3OTG1_REF		130
#define RK3399_CLK_USB3OTG0_SUSPEND	131
#define RK3399_CLK_USB3OTG1_SUSPEND	132
#define RK3399_CLK_SDMMC_DRV		154
#define RK3399_CLK_SDMMC_SAMPLE		155

#define RK3399_ACLK_GMAC		213
#define RK3399_ACLK_EMMC		240
#define RK3399_ACLK_USB3OTG0		246
#define RK3399_ACLK_USB3OTG1		247
#define RK3399_ACLK_USB3_GRF		249

#define RK3399_PCLK_I2C1		341
#define RK3399_PCLK_I2C2		342
#define RK3399_PCLK_I2C3		343
#define RK3399_PCLK_I2C5		344
#define RK3399_PCLK_I2C6		345
#define RK3399_PCLK_I2C7		346
#define RK3399_PCLK_TSADC		356
#define RK3399_PCLK_GMAC		358

#define RK3399_HCLK_HOST0		456
#define RK3399_HCLK_HOST0_ARB		457
#define RK3399_HCLK_HOST1		458
#define RK3399_HCLK_HOST1_ARB		459
#define RK3399_HCLK_SDMMC		462

/* PMUCRU */

#define RK3399_PLL_PPLL			1

#define RK3399_CLK_I2C0			9
#define RK3399_CLK_I2C4			10
#define RK3399_CLK_I2C8			11

#define RK3399_PCLK_I2C0		27
#define RK3399_PCLK_I2C4		28
#define RK3399_PCLK_I2C8		29
@


1.10
log
@Add rktemp(4), a driver for the temperature sensors on the Rockchip RK3399
SoC.
@
text
@d42 6
d71 6
d85 12
@


1.9
log
@Add RK3399 CPU core related clocks.  Fix RK3399 SD/MMC controller clock.
For now, expose the clock speed of the Cortex-A53 cores through the
hw.cupseed sysctl.
@
text
@d44 1
d65 1
@


1.8
log
@Add RK3399 USB3 related clocks.
@
text
@d33 3
d39 2
@


1.7
log
@Add a few more RK3288 clocks.
@
text
@d3 63
a65 52
#define RK3288_PLL_CPLL		3
#define RK3288_PLL_GPLL		4

#define RK3288_CLK_SDMMC	68
#define RK3288_CLK_UART0	77
#define RK3288_CLK_UART1	78
#define RK3288_CLK_UART2	79
#define RK3288_CLK_UART3	80
#define RK3288_CLK_UART4	81

#define RK3288_CLK_MAC_RX	102
#define RK3288_CLK_MAC_TX	103
#define RK3288_CLK_SDMMC_DRV	114
#define RK3288_CLK_SDMMC_SAMPLE	118

#define RK3288_CLK_MAC		151

#define RK3288_ACLK_GMAC	196

#define RK3288_PCLK_GMAC	349

#define RK3288_HCLK_HOST0	450
#define RK3288_HCLK_SDMMC	456

#define RK3399_PLL_CPLL		4
#define RK3399_PLL_GPLL		5
#define RK3399_PLL_NPLL		6

#define RK3399_CLK_SDMMC	76
#define RK3399_CLK_EMMC		78
#define RK3399_CLK_UART0	81
#define RK3399_CLK_UART1	82
#define RK3399_CLK_UART2	83
#define RK3399_CLK_UART3	84
#define RK3399_CLK_MAC_RX	103
#define RK3399_CLK_MAC_TX	104
#define RK3399_CLK_MAC		105

#define RK3399_CLK_SDMMC_DRV	154
#define RK3399_CLK_SDMMC_SAMPLE	155

#define RK3399_ACLK_GMAC	213
#define RK3399_ACLK_EMMC	240

#define RK3399_PCLK_GMAC	358

#define RK3399_HCLK_HOST0	456
#define RK3399_HCLK_HOST0_ARB	457
#define RK3399_HCLK_HOST1	458
#define RK3399_HCLK_HOST1_ARB	459

#define RK3399_HCLK_SDMMC	462
@


1.6
log
@Add RK3288 support.
@
text
@d13 2
d17 6
@


1.5
log
@More SD/MMC controller-related clocks.
@
text
@d3 16
@


1.4
log
@Add some SD/MMC controller-related clocks.
@
text
@d5 1
@


1.3
log
@Add a few GMAC related clocks and implement reset logic.
@
text
@d3 4
a7 1

a11 1

d16 3
a19 1

d28 2
@


1.2
log
@Add eMMC-related clocks.
@
text
@d10 6
d17 2
@


1.1
log
@Add rkclock(4), a driver for the Rockchip RK3399 clocks.
@
text
@d3 2
d9 2
@

