

================================================================
== Vitis HLS Report for 'conv1_Pipeline_IN_BUFFER_BY_IN_BUFFER_BX'
================================================================
* Date:           Mon Oct 30 17:11:32 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      636|      636|  6.360 us|  6.360 us|  636|  636|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- IN_BUFFER_BY_IN_BUFFER_BX  |      634|      634|        11|          1|          1|   625|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.60>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bx = alloca i32 1"   --->   Operation 14 'alloca' 'bx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%by = alloca i32 1"   --->   Operation 15 'alloca' 'by' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 17 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%select_ln30_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln30"   --->   Operation 18 'read' 'select_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln52_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln52"   --->   Operation 19 'read' 'zext_ln52_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln30_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln30"   --->   Operation 20 'read' 'zext_ln30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln52_cast = zext i8 %zext_ln52_read"   --->   Operation 21 'zext' 'zext_ln52_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln30_cast = zext i8 %zext_ln30_read"   --->   Operation 22 'zext' 'zext_ln30_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %by"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %bx"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%by_2 = load i5 %by" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 28 'load' 'by_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 29 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i5 %by_2" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 30 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.78ns)   --->   "%tmp = add i6 %zext_ln93, i6 60" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 31 'add' 'tmp' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_cast = sext i6 %tmp" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 32 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.76ns)   --->   "%empty = add i10 %tmp_cast, i10 %zext_ln30_cast" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 33 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 34 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%icmp_ln52 = icmp_sgt  i10 %empty, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 35 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.76ns)   --->   "%add_ln52_2 = add i10 %tmp_cast, i10 %zext_ln52_cast" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 36 'add' 'add_ln52_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 37 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%select_ln51 = select i1 %tmp_10, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 38 'select' 'select_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node yClamped)   --->   "%or_ln51 = or i1 %tmp_9, i1 %icmp_ln52" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 39 'or' 'or_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.40ns) (out node of the LUT)   --->   "%yClamped = select i1 %or_ln51, i10 %select_ln51, i10 %add_ln52_2" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 40 'select' 'yClamped' <Predicate = true> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %yClamped, i10 0" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 41 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln101_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %yClamped, i2 0" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 42 'bitconcatenate' 'shl_ln101_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i12 %shl_ln101_1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 43 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.89ns)   --->   "%sub_ln101 = sub i20 %shl_ln, i20 %sext_ln101" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 44 'sub' 'sub_ln101' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln93 = icmp_eq  i10 %indvar_flatten_load, i10 625" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 46 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln93_1 = add i10 %indvar_flatten_load, i10 1" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 47 'add' 'add_ln93_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.inc22.i, void %KY.preheader.exitStub" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 48 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%bx_load = load i5 %bx" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 49 'load' 'bx_load' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.78ns)   --->   "%add_ln93 = add i5 %by_2, i5 1" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 50 'add' 'add_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.78ns)   --->   "%icmp_ln94 = icmp_eq  i5 %bx_load, i5 25" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 51 'icmp' 'icmp_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.41ns)   --->   "%select_ln93 = select i1 %icmp_ln94, i5 0, i5 %bx_load" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 52 'select' 'select_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.41ns)   --->   "%select_ln93_1 = select i1 %icmp_ln94, i5 %add_ln93, i5 %by_2" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 53 'select' 'select_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln93_1 = zext i5 %add_ln93" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 54 'zext' 'zext_ln93_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.78ns)   --->   "%tmp_mid1 = add i6 %zext_ln93_1, i6 60" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 55 'add' 'tmp_mid1' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_cast_mid1 = sext i6 %tmp_mid1" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 56 'sext' 'tmp_cast_mid1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.76ns)   --->   "%p_mid1 = add i10 %tmp_cast_mid1, i10 %zext_ln30_cast" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 57 'add' 'p_mid1' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_10)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_mid1, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 58 'bitselect' 'tmp_11' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.78ns)   --->   "%icmp_ln52_3 = icmp_sgt  i10 %p_mid1, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 59 'icmp' 'icmp_ln52_3' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.76ns)   --->   "%add_ln52 = add i10 %tmp_cast_mid1, i10 %zext_ln52_cast" [src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 60 'add' 'add_ln52' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_10)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %p_mid1, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 61 'bitselect' 'tmp_12' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_10)   --->   "%select_ln51_11 = select i1 %tmp_12, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 62 'select' 'select_ln51_11' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_10)   --->   "%or_ln51_3 = or i1 %tmp_11, i1 %icmp_ln52_3" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 63 'or' 'or_ln51_3' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln51_10 = select i1 %or_ln51_3, i10 %select_ln51_11, i10 %add_ln52" [src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41]   --->   Operation 64 'select' 'select_ln51_10' <Predicate = (!icmp_ln93)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln101_mid1 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %select_ln51_10, i10 0" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 65 'bitconcatenate' 'shl_ln101_mid1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln101_1_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_10, i2 0" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 66 'bitconcatenate' 'shl_ln101_1_mid1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln101_3 = sext i12 %shl_ln101_1_mid1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 67 'sext' 'sext_ln101_3' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.89ns)   --->   "%sub_ln101_1 = sub i20 %shl_ln101_mid1, i20 %sext_ln101_3" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 68 'sub' 'sub_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.36ns)   --->   "%select_ln93_2 = select i1 %icmp_ln94, i20 %sub_ln101_1, i20 %sub_ln101" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 69 'select' 'select_ln93_2' <Predicate = (!icmp_ln93)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i20 %select_ln93_2" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 70 'sext' 'sext_ln93' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln97_cast = zext i5 %select_ln93" [src/conv1.cpp:93->src/conv1.cpp:41]   --->   Operation 71 'zext' 'trunc_ln97_cast' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln30_read, i4 %select_ln30_read" [src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 72 'bitconcatenate' 'tmp4' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %tmp4" [src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 73 'zext' 'zext_ln97' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln97_1 = add i6 %trunc_ln97_cast, i6 60" [src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 74 'add' 'add_ln97_1' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i6 %add_ln97_1" [src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 75 'sext' 'sext_ln97' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.76ns)   --->   "%add_ln97 = add i10 %sext_ln97, i10 %zext_ln97" [src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 76 'add' 'add_ln97' <Predicate = (!icmp_ln93)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln97, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 77 'bitselect' 'tmp_13' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.78ns)   --->   "%icmp_ln52_2 = icmp_sgt  i10 %add_ln97, i10 254" [src/srcnn.cpp:52->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 78 'icmp' 'icmp_ln52_2' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln97, i32 9" [src/srcnn.cpp:51->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 79 'bitselect' 'tmp_14' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%or_ln51_2 = or i1 %tmp_13, i1 %icmp_ln52_2" [src/srcnn.cpp:51->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 80 'or' 'or_ln51_2' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_12)   --->   "%select_ln51_13 = select i1 %tmp_14, i10 0, i10 254" [src/srcnn.cpp:51->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 81 'select' 'select_ln51_13' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln51_12 = select i1 %or_ln51_2, i10 %select_ln51_13, i10 %add_ln97" [src/srcnn.cpp:51->src/conv1.cpp:97->src/conv1.cpp:41]   --->   Operation 82 'select' 'select_ln51_12' <Predicate = (!icmp_ln93)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln101_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %select_ln51_12, i2 0" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 83 'bitconcatenate' 'shl_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln101_2 = sext i12 %shl_ln101_2" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 84 'sext' 'sext_ln101_2' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln101 = add i64 %sext_ln101_2, i64 %input_ftmap_read" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 85 'add' 'add_ln101' <Predicate = (!icmp_ln93)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 86 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln101_1 = add i64 %add_ln101, i64 %sext_ln93" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 86 'add' 'add_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln101_1, i32 2, i32 63" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 87 'partselect' 'trunc_ln' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i62 %trunc_ln" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 88 'sext' 'sext_ln101_1' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%gmem_addr_17 = getelementptr i32 %gmem, i64 %sext_ln101_1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 89 'getelementptr' 'gmem_addr_17' <Predicate = (!icmp_ln93)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln94 = add i5 %select_ln93, i5 1" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 90 'add' 'add_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln94 = store i10 %add_ln93_1, i10 %indvar_flatten" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 91 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln94 = store i5 %select_ln93_1, i5 %by" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 92 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln94 = store i5 %add_ln94, i5 %bx" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 93 'store' 'store_ln94' <Predicate = (!icmp_ln93)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 94 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 94 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 95 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 95 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 96 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 96 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 97 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 97 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 98 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 98 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 99 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 99 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i5 %select_ln93_1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 100 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [3/3] (0.99ns) (grouped into DSP with root node add_ln101_2)   --->   "%mul_ln101 = mul i10 %zext_ln101, i10 25" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 101 'mul' 'mul_ln101' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 103 [2/3] (0.99ns) (grouped into DSP with root node add_ln101_2)   --->   "%mul_ln101 = mul i10 %zext_ln101, i10 25" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 103 'mul' 'mul_ln101' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 104 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_17, i32 1" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 105 [1/3] (0.00ns) (grouped into DSP with root node add_ln101_2)   --->   "%mul_ln101 = mul i10 %zext_ln101, i10 25" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 105 'mul' 'mul_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln101_3 = zext i5 %select_ln93" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 106 'zext' 'zext_ln101_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 107 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_2 = add i10 %mul_ln101, i10 %zext_ln101_3" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 107 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 108 [1/1] (7.30ns)   --->   "%gmem_addr_17_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_17" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 108 'read' 'gmem_addr_17_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln93)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.88>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_BUFFER_BY_IN_BUFFER_BX_str"   --->   Operation 109 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 625, i64 625, i64 625"   --->   Operation 110 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 111 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln101_2 = add i10 %mul_ln101, i10 %zext_ln101_3" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 112 'add' 'add_ln101_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln101_4 = zext i10 %add_ln101_2" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 113 'zext' 'zext_ln101_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%input_fm_buffer_2_0_addr = getelementptr i32 %input_fm_buffer_2_0, i64 0, i64 %zext_ln101_4" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 114 'getelementptr' 'input_fm_buffer_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 115 'specloopname' 'specloopname_ln94' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln101 = bitcast i32 %gmem_addr_17_read" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 116 'bitcast' 'bitcast_ln101' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (1.23ns)   --->   "%store_ln101 = store i32 %bitcast_ln101, i10 %input_fm_buffer_2_0_addr" [src/conv1.cpp:101->src/conv1.cpp:41]   --->   Operation 117 'store' 'store_ln101' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 625> <RAM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln94 = br void %for.inc.i" [src/conv1.cpp:94->src/conv1.cpp:41]   --->   Operation 118 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.609ns
The critical path consists of the following:
	'alloca' operation ('by') [8]  (0.000 ns)
	'load' operation ('by', src/conv1.cpp:93->src/conv1.cpp:41) on local variable 'by' [22]  (0.000 ns)
	'add' operation ('add_ln93', src/conv1.cpp:93->src/conv1.cpp:41) [45]  (0.789 ns)
	'add' operation ('tmp_mid1', src/conv1.cpp:93->src/conv1.cpp:41) [54]  (0.789 ns)
	'add' operation ('p_mid1', src/conv1.cpp:93->src/conv1.cpp:41) [56]  (0.765 ns)
	'icmp' operation ('icmp_ln52_3', src/srcnn.cpp:52->src/conv1.cpp:98->src/conv1.cpp:41) [58]  (0.787 ns)
	'or' operation ('or_ln51_3', src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41) [62]  (0.000 ns)
	'select' operation ('select_ln51_10', src/srcnn.cpp:51->src/conv1.cpp:98->src/conv1.cpp:41) [63]  (0.403 ns)
	'sub' operation ('sub_ln101_1', src/conv1.cpp:101->src/conv1.cpp:41) [67]  (0.894 ns)
	'select' operation ('select_ln93_2', src/conv1.cpp:93->src/conv1.cpp:41) [68]  (0.363 ns)
	'add' operation ('add_ln101_1', src/conv1.cpp:101->src/conv1.cpp:41) [91]  (0.819 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:101->src/conv1.cpp:41) on port 'gmem' (src/conv1.cpp:101->src/conv1.cpp:41) [95]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:101->src/conv1.cpp:41) on port 'gmem' (src/conv1.cpp:101->src/conv1.cpp:41) [95]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:101->src/conv1.cpp:41) on port 'gmem' (src/conv1.cpp:101->src/conv1.cpp:41) [95]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:101->src/conv1.cpp:41) on port 'gmem' (src/conv1.cpp:101->src/conv1.cpp:41) [95]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:101->src/conv1.cpp:41) on port 'gmem' (src/conv1.cpp:101->src/conv1.cpp:41) [95]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:101->src/conv1.cpp:41) on port 'gmem' (src/conv1.cpp:101->src/conv1.cpp:41) [95]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:101->src/conv1.cpp:41) on port 'gmem' (src/conv1.cpp:101->src/conv1.cpp:41) [95]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv1.cpp:101->src/conv1.cpp:41) on port 'gmem' (src/conv1.cpp:101->src/conv1.cpp:41) [95]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_17_read', src/conv1.cpp:101->src/conv1.cpp:41) on port 'gmem' (src/conv1.cpp:101->src/conv1.cpp:41) [96]  (7.300 ns)

 <State 11>: 1.882ns
The critical path consists of the following:
	'add' operation of DSP[72] ('add_ln101_2', src/conv1.cpp:101->src/conv1.cpp:41) [72]  (0.645 ns)
	'getelementptr' operation ('input_fm_buffer_2_0_addr', src/conv1.cpp:101->src/conv1.cpp:41) [74]  (0.000 ns)
	'store' operation ('store_ln101', src/conv1.cpp:101->src/conv1.cpp:41) of variable 'bitcast_ln101', src/conv1.cpp:101->src/conv1.cpp:41 on array 'input_fm_buffer_2_0' [98]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
