{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543406059959 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543406059969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 19:54:19 2018 " "Processing started: Wed Nov 28 19:54:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543406059969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406059969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off emmmcs -c emmmcs " "Command: quartus_map --read_settings_files=on --write_settings_files=off emmmcs -c emmmcs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406059970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543406061221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543406061221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/alu_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/alu_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_div " "Found entity 1: alu_div" {  } { { "../src/rtl/core/alu_div.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/alu_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543406073665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/alu_mul.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/alu_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mul " "Found entity 1: alu_mul" {  } { { "../src/rtl/core/alu_mul.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/alu_mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543406073680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/cpu_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_alu " "Found entity 1: cpu_alu" {  } { { "../src/rtl/core/cpu_alu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543406073689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/emmmcs/src/rtl/core/cpu_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_gregs.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/cpu_gregs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_gregs " "Found entity 1: cpu_gregs" {  } { { "../src/rtl/core/cpu_gregs.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_gregs.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543406073715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu_instr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/core/cpu_instr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_instr_decoder " "Found entity 1: cpu_instr_decoder" {  } { { "../src/rtl/core/cpu_instr_decoder.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu_instr_decoder.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543406073729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/reset_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/reset_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_module " "Found entity 1: reset_module" {  } { { "../src/rtl/reset_module.v" "" { Text "E:/Projects/EmmmCS/src/rtl/reset_module.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543406073736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/driver/driver_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/emmmcs/src/rtl/driver/driver_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/driver/led_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/driver/led_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Found entity 1: led_ctrl" {  } { { "../src/rtl/driver/led_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/driver/led_ctrl.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543406073751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/alu_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/emmmcs/src/rtl/core/alu_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073757 ""}
{ "Error" "EVRFX_VERI_CANT_OPEN_DESIGN_FILE" "bus_define.v cpu.v(2) " "Verilog HDL File I/O error at cpu.v(2): can't open Verilog Design File \"bus_define.v\"" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 2 0 0 } }  } 0 10054 "Verilog HDL File I/O error at %2!s!: can't open Verilog Design File \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543406073820 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BUS_STOP cpu.v(152) " "Verilog HDL Compiler Directive warning at cpu.v(152): text macro \"BUS_STOP\" is undefined" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 152 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1543406073828 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand cpu.v(152) " "Verilog HDL syntax error at cpu.v(152) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 152 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073828 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BUS_READ_32 cpu.v(170) " "Verilog HDL Compiler Directive warning at cpu.v(170): text macro \"BUS_READ_32\" is undefined" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 170 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1543406073828 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand cpu.v(170) " "Verilog HDL syntax error at cpu.v(170) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 170 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073828 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BUS_RUN cpu.v(171) " "Verilog HDL Compiler Directive warning at cpu.v(171): text macro \"BUS_RUN\" is undefined" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 171 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1543406073828 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand cpu.v(171) " "Verilog HDL syntax error at cpu.v(171) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 171 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073828 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu.v(175) " "Verilog HDL syntax error at cpu.v(175) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 175 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073828 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu.v(178) " "Verilog HDL syntax error at cpu.v(178) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 178 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073829 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu.v(226) " "Verilog HDL Expression warning at cpu.v(226): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543406073829 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand cpu.v(232) " "Verilog HDL syntax error at cpu.v(232) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 232 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073829 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BUS_WRITE_8 cpu.v(239) " "Verilog HDL Compiler Directive warning at cpu.v(239): text macro \"BUS_WRITE_8\" is undefined" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 239 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1543406073829 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand cpu.v(239) " "Verilog HDL syntax error at cpu.v(239) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 239 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073829 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BUS_WRITE_16 cpu.v(240) " "Verilog HDL Compiler Directive warning at cpu.v(240): text macro \"BUS_WRITE_16\" is undefined" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 240 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1543406073829 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand cpu.v(240) " "Verilog HDL syntax error at cpu.v(240) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 240 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073829 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "BUS_WRITE_32 cpu.v(241) " "Verilog HDL Compiler Directive warning at cpu.v(241): text macro \"BUS_WRITE_32\" is undefined" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 241 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1543406073829 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \"@\", or an operand cpu.v(241) " "Verilog HDL syntax error at cpu.v(241) near text: \";\";  expecting \"@\", or an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 241 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073829 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"endcase\" cpu.v(293) " "Verilog HDL syntax error at cpu.v(293) near text: \"else\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 293 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu.v(300) " "Verilog HDL syntax error at cpu.v(300) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 300 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu.v(309) " "Verilog HDL syntax error at cpu.v(309) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 309 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu.v(322) " "Verilog HDL syntax error at cpu.v(322) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 322 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu.v(358) " "Verilog HDL Expression warning at cpu.v(358): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 358 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu.v(360) " "Verilog HDL Expression warning at cpu.v(360): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 360 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting an operand cpu.v(362) " "Verilog HDL syntax error at cpu.v(362) near text: \";\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 362 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu.v(363) " "Verilog HDL Expression warning at cpu.v(363): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 363 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu.v(366) " "Verilog HDL Expression warning at cpu.v(366): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 366 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu.v(369) " "Verilog HDL Expression warning at cpu.v(369): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 369 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting an operand cpu.v(371) " "Verilog HDL syntax error at cpu.v(371) near text: \")\";  expecting an operand. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 371 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu.v(372) " "Verilog HDL Expression warning at cpu.v(372): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 372 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" cpu.v(373) " "Verilog HDL syntax error at cpu.v(373) near text: \"else\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 373 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073830 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu.v(374) " "Verilog HDL Expression warning at cpu.v(374): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 374 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543406073831 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu.v(377) " "Verilog HDL Expression warning at cpu.v(377): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 377 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543406073831 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 cpu.v(380) " "Verilog HDL Expression warning at cpu.v(380): truncated literal to match 4 bits" {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 380 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543406073831 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \"endcase\" cpu.v(396) " "Verilog HDL syntax error at cpu.v(396) near text: \"endmodule\";  expecting \"endcase\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../src/rtl/core/cpu.v" "" { Text "E:/Projects/EmmmCS/src/rtl/core/cpu.v" 396 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543406073831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/core/cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/emmmcs/src/rtl/core/cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/memory/bus_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /projects/emmmcs/src/rtl/memory/bus_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK cpu_bus.v(2) " "Verilog HDL Declaration information at cpu_bus.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "../src/rtl/memory/cpu_bus.v" "" { Text "E:/Projects/EmmmCS/src/rtl/memory/cpu_bus.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543406073985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/memory/cpu_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/memory/cpu_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_bus " "Found entity 1: cpu_bus" {  } { { "../src/rtl/memory/cpu_bus.v" "" { Text "E:/Projects/EmmmCS/src/rtl/memory/cpu_bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543406073988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406073988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "clk CLK SDRAM_ctrl.v(2) " "Verilog HDL Declaration information at SDRAM_ctrl.v(2): object \"clk\" differs only in case from object \"CLK\" in the same scope" {  } { { "../src/rtl/memory/SDRAM_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/memory/SDRAM_ctrl.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543406073996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/emmmcs/src/rtl/memory/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/emmmcs/src/rtl/memory/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_ctrl " "Found entity 1: SDRAM_ctrl" {  } { { "../src/rtl/memory/SDRAM_ctrl.v" "" { Text "E:/Projects/EmmmCS/src/rtl/memory/SDRAM_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543406074001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406074001 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 18 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 18 errors, 17 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543406074077 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 28 19:54:34 2018 " "Processing ended: Wed Nov 28 19:54:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543406074077 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543406074077 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543406074077 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543406074077 ""}
