Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Aug  9 12:30:49 2023
| Host         : CD-135239 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FEB_timing_summary_routed.rpt -pb FEB_timing_summary_routed.pb -rpx FEB_timing_summary_routed.rpx -warn_on_violation
| Design       : FEB
| Device       : 7s50-fgga484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
HPDR-2     Warning           Port pin INOUT inconsistency                        17          
LUTAR-1    Warning           LUT drives async reset alert                        4           
PDRC-190   Warning           Suboptimally placed synchronized register chain     14          
TIMING-16  Warning           Large setup violation                               12          
TIMING-18  Warning           Missing input or output delay                       53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (57)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (57)
-------------------------------
 There are 57 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.198      -56.609                     62                19980        0.051        0.000                      0                19964        0.193        0.000                       0                 10938  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
HF_PLL/inst/clk_in1                                                                         {0.000 3.125}        6.250           160.000         
  Clk_560MHz_PLL_AFE_1                                                                      {0.000 0.893}        1.786           560.000         
  Clk_80MHz_PLL_AFE_1                                                                       {0.000 6.250}        12.500          80.000          
  clkfbout_PLL_AFE_1                                                                        {0.000 3.125}        6.250           160.000         
VXO_P                                                                                       {0.000 3.125}        6.250           160.000         
  Clk_100MHz_PLL_0                                                                          {0.000 5.000}        10.000          100.000         
  Clk_200MHz_PLL_0                                                                          {0.000 2.500}        5.000           200.000         
  SysClk_PLL_0                                                                              {0.000 3.125}        6.250           160.000         
  clkfbout_PLL_0                                                                            {0.000 3.125}        6.250           160.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
HF_PLL/inst/clk_in1                                                                                                                                                                                                                           1.625        0.000                       0                     1  
  Clk_560MHz_PLL_AFE_1                                                                                                                                                                                                                        0.193        0.000                       0                    74  
  Clk_80MHz_PLL_AFE_1                                                                             6.515        0.000                      0                 4465        0.072        0.000                      0                 4465        5.750        0.000                       0                  2279  
  clkfbout_PLL_AFE_1                                                                                                                                                                                                                          4.658        0.000                       0                     3  
VXO_P                                                                                                                                                                                                                                         1.625        0.000                       0                     1  
  Clk_100MHz_PLL_0                                                                                0.514        0.000                      0                12207        0.059        0.000                      0                12207        3.870        0.000                       0                  7243  
  Clk_200MHz_PLL_0                                                                                2.189        0.000                      0                   16        0.186        0.000                      0                   16        0.264        0.000                       0                    21  
  SysClk_PLL_0                                                                                    1.445        0.000                      0                 2126        0.061        0.000                      0                 2126        2.271        0.000                       0                   830  
  clkfbout_PLL_0                                                                                                                                                                                                                              4.658        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.958        0.000                      0                  928        0.089        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SysClk_PLL_0                                                                                Clk_80MHz_PLL_AFE_1                                                                               0.762        0.000                      0                  316        0.051        0.000                      0                  316  
SysClk_PLL_0                                                                                Clk_100MHz_PLL_0                                                                                 -1.198      -55.416                     61                   61        0.081        0.000                      0                   61  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  Clk_100MHz_PLL_0                                                                                 32.050        0.000                      0                    8                                                                        
Clk_80MHz_PLL_AFE_1                                                                         Clk_200MHz_PLL_0                                                                                 -1.194       -1.194                      1                    1        1.376        0.000                      0                    1  
Clk_80MHz_PLL_AFE_1                                                                         SysClk_PLL_0                                                                                      0.307        0.000                      0                    4        1.915        0.000                      0                    4  
Clk_100MHz_PLL_0                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        8.861        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           Clk_100MHz_PLL_0                                                                            Clk_100MHz_PLL_0                                                                                  6.972        0.000                      0                  105        0.345        0.000                      0                  105  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.839        0.000                      0                  100        0.351        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                  Clk_100MHz_PLL_0                                                                            
(none)                                                                                      Clk_100MHz_PLL_0                                                                            Clk_100MHz_PLL_0                                                                            
(none)                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  Clk_100MHz_PLL_0                                                                            
(none)                                                                                                                                                                                  SysClk_PLL_0                                                                                
(none)                                                                                      Clk_100MHz_PLL_0                                                                            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                  
----------                                                                                  ----------                                                                                  --------                                                                                  
(none)                                                                                                                                                                                                                                                                              
(none)                                                                                      Clk_100MHz_PLL_0                                                                                                                                                                        
(none)                                                                                      Clk_200MHz_PLL_0                                                                                                                                                                        
(none)                                                                                      Clk_80MHz_PLL_AFE_1                                                                                                                                                                     
(none)                                                                                      SysClk_PLL_0                                                                                                                                                                            
(none)                                                                                      clkfbout_PLL_0                                                                                                                                                                          
(none)                                                                                      clkfbout_PLL_AFE_1                                                                                                                                                                      
(none)                                                                                                                                                                                  Clk_100MHz_PLL_0                                                                            
(none)                                                                                                                                                                                  Clk_560MHz_PLL_AFE_1                                                                        
(none)                                                                                                                                                                                  Clk_80MHz_PLL_AFE_1                                                                         
(none)                                                                                                                                                                                  SysClk_PLL_0                                                                                
(none)                                                                                                                                                                                  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  HF_PLL/inst/clk_in1
  To Clock:  HF_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         HF_PLL/inst/clk_in1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { HF_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk_560MHz_PLL_AFE_1
  To Clock:  Clk_560MHz_PLL_AFE_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_560MHz_PLL_AFE_1
Waveform(ns):       { 0.000 0.893 }
Period(ns):         1.786
Sources:            { HF_PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.786       0.193      BUFGCTRL_X0Y1    HF_PLL/inst/clkout1_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         1.786       0.315      ILOGIC_X1Y78     AFE/afe0_inst/ffebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         1.786       0.315      ILOGIC_X1Y78     AFE/afe0_inst/ffebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         1.786       0.315      ILOGIC_X1Y77     AFE/afe0_inst/ffebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         1.786       0.315      ILOGIC_X1Y77     AFE/afe0_inst/ffebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         1.786       0.315      ILOGIC_X1Y98     AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         1.786       0.315      ILOGIC_X1Y98     AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         1.786       0.315      ILOGIC_X1Y97     AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         1.786       0.315      ILOGIC_X1Y97     AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         1.786       0.315      ILOGIC_X1Y96     AFE/afe0_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.786       211.574    MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  Clk_80MHz_PLL_AFE_1
  To Clock:  Clk_80MHz_PLL_AFE_1

Setup :            0  Failing Endpoints,  Worst Slack        6.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.694ns (12.296%)  route 4.950ns (87.704%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 13.757 - 12.500 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.366     1.366    AFE_DataPath_inst/Clk_80MHz
    SLICE_X35Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.379     1.745 f  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/Q
                         net (fo=5, routed)           1.186     2.931    AFE_DataPath_inst/GateWidth[1][10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.105     3.036 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6/O
                         net (fo=1, routed)           0.657     3.693    AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.105     3.798 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_2/O
                         net (fo=48, routed)          0.693     4.491    AFE_DataPath_inst/eqOp63_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.105     4.596 r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1/O
                         net (fo=12, routed)          2.414     7.010    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1_n_0
    SLICE_X49Y34         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.257    13.757    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y34         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][4]/C
                         clock pessimism              0.006    13.763    
                         clock uncertainty           -0.069    13.693    
    SLICE_X49Y34         FDCE (Setup_fdce_C_CE)      -0.168    13.525    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][4]
  -------------------------------------------------------------------
                         required time                         13.525    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.694ns (12.296%)  route 4.950ns (87.704%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 13.757 - 12.500 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.366     1.366    AFE_DataPath_inst/Clk_80MHz
    SLICE_X35Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.379     1.745 f  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/Q
                         net (fo=5, routed)           1.186     2.931    AFE_DataPath_inst/GateWidth[1][10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.105     3.036 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6/O
                         net (fo=1, routed)           0.657     3.693    AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.105     3.798 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_2/O
                         net (fo=48, routed)          0.693     4.491    AFE_DataPath_inst/eqOp63_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.105     4.596 r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1/O
                         net (fo=12, routed)          2.414     7.010    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1_n_0
    SLICE_X49Y34         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.257    13.757    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y34         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][5]/C
                         clock pessimism              0.006    13.763    
                         clock uncertainty           -0.069    13.693    
    SLICE_X49Y34         FDCE (Setup_fdce_C_CE)      -0.168    13.525    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][5]
  -------------------------------------------------------------------
                         required time                         13.525    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][6]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.694ns (12.296%)  route 4.950ns (87.704%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 13.757 - 12.500 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.366     1.366    AFE_DataPath_inst/Clk_80MHz
    SLICE_X35Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.379     1.745 f  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/Q
                         net (fo=5, routed)           1.186     2.931    AFE_DataPath_inst/GateWidth[1][10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.105     3.036 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6/O
                         net (fo=1, routed)           0.657     3.693    AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.105     3.798 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_2/O
                         net (fo=48, routed)          0.693     4.491    AFE_DataPath_inst/eqOp63_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.105     4.596 r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1/O
                         net (fo=12, routed)          2.414     7.010    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1_n_0
    SLICE_X49Y34         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.257    13.757    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y34         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][6]/C
                         clock pessimism              0.006    13.763    
                         clock uncertainty           -0.069    13.693    
    SLICE_X49Y34         FDCE (Setup_fdce_C_CE)      -0.168    13.525    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][6]
  -------------------------------------------------------------------
                         required time                         13.525    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.515ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][7]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        5.644ns  (logic 0.694ns (12.296%)  route 4.950ns (87.704%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 13.757 - 12.500 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.366     1.366    AFE_DataPath_inst/Clk_80MHz
    SLICE_X35Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.379     1.745 f  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/Q
                         net (fo=5, routed)           1.186     2.931    AFE_DataPath_inst/GateWidth[1][10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.105     3.036 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6/O
                         net (fo=1, routed)           0.657     3.693    AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.105     3.798 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_2/O
                         net (fo=48, routed)          0.693     4.491    AFE_DataPath_inst/eqOp63_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.105     4.596 r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1/O
                         net (fo=12, routed)          2.414     7.010    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1_n_0
    SLICE_X49Y34         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.257    13.757    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y34         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][7]/C
                         clock pessimism              0.006    13.763    
                         clock uncertainty           -0.069    13.693    
    SLICE_X49Y34         FDCE (Setup_fdce_C_CE)      -0.168    13.525    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][7]
  -------------------------------------------------------------------
                         required time                         13.525    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  6.515    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][10]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 0.694ns (12.300%)  route 4.948ns (87.700%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 13.758 - 12.500 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.366     1.366    AFE_DataPath_inst/Clk_80MHz
    SLICE_X35Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.379     1.745 f  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/Q
                         net (fo=5, routed)           1.186     2.931    AFE_DataPath_inst/GateWidth[1][10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.105     3.036 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6/O
                         net (fo=1, routed)           0.657     3.693    AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.105     3.798 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_2/O
                         net (fo=48, routed)          0.693     4.491    AFE_DataPath_inst/eqOp63_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.105     4.596 r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1/O
                         net (fo=12, routed)          2.412     7.008    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1_n_0
    SLICE_X49Y35         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.258    13.758    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y35         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][10]/C
                         clock pessimism              0.006    13.764    
                         clock uncertainty           -0.069    13.694    
    SLICE_X49Y35         FDCE (Setup_fdce_C_CE)      -0.168    13.526    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][10]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][11]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 0.694ns (12.300%)  route 4.948ns (87.700%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 13.758 - 12.500 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.366     1.366    AFE_DataPath_inst/Clk_80MHz
    SLICE_X35Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.379     1.745 f  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/Q
                         net (fo=5, routed)           1.186     2.931    AFE_DataPath_inst/GateWidth[1][10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.105     3.036 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6/O
                         net (fo=1, routed)           0.657     3.693    AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.105     3.798 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_2/O
                         net (fo=48, routed)          0.693     4.491    AFE_DataPath_inst/eqOp63_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.105     4.596 r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1/O
                         net (fo=12, routed)          2.412     7.008    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1_n_0
    SLICE_X49Y35         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.258    13.758    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y35         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][11]/C
                         clock pessimism              0.006    13.764    
                         clock uncertainty           -0.069    13.694    
    SLICE_X49Y35         FDCE (Setup_fdce_C_CE)      -0.168    13.526    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][11]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][8]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 0.694ns (12.300%)  route 4.948ns (87.700%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 13.758 - 12.500 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.366     1.366    AFE_DataPath_inst/Clk_80MHz
    SLICE_X35Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.379     1.745 f  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/Q
                         net (fo=5, routed)           1.186     2.931    AFE_DataPath_inst/GateWidth[1][10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.105     3.036 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6/O
                         net (fo=1, routed)           0.657     3.693    AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.105     3.798 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_2/O
                         net (fo=48, routed)          0.693     4.491    AFE_DataPath_inst/eqOp63_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.105     4.596 r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1/O
                         net (fo=12, routed)          2.412     7.008    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1_n_0
    SLICE_X49Y35         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.258    13.758    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y35         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][8]/C
                         clock pessimism              0.006    13.764    
                         clock uncertainty           -0.069    13.694    
    SLICE_X49Y35         FDCE (Setup_fdce_C_CE)      -0.168    13.526    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][8]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][9]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 0.694ns (12.300%)  route 4.948ns (87.700%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 13.758 - 12.500 ) 
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.366     1.366    AFE_DataPath_inst/Clk_80MHz
    SLICE_X35Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDCE (Prop_fdce_C_Q)         0.379     1.745 f  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][10]/Q
                         net (fo=5, routed)           1.186     2.931    AFE_DataPath_inst/GateWidth[1][10]
    SLICE_X37Y40         LUT2 (Prop_lut2_I0_O)        0.105     3.036 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6/O
                         net (fo=1, routed)           0.657     3.693    AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_6_n_0
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.105     3.798 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateReq[1]_i_2/O
                         net (fo=48, routed)          0.693     4.491    AFE_DataPath_inst/eqOp63_in
    SLICE_X38Y39         LUT3 (Prop_lut3_I1_O)        0.105     4.596 r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1/O
                         net (fo=12, routed)          2.412     7.008    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset[1][0]_i_1_n_0
    SLICE_X49Y35         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.258    13.758    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y35         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][9]/C
                         clock pessimism              0.006    13.764    
                         clock uncertainty           -0.069    13.694    
    SLICE_X49Y35         FDCE (Setup_fdce_C_CE)      -0.168    13.526    AFE_DataPath_inst/Gen_Two_AFEs[1].uBunchOffset_reg[1][9]
  -------------------------------------------------------------------
                         required time                         13.526    
                         arrival time                          -7.008    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 0.840ns (14.947%)  route 4.780ns (85.053%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 13.754 - 12.500 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.360     1.360    AFE_DataPath_inst/Clk_80MHz
    SLICE_X50Y52         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDCE (Prop_fdce_C_Q)         0.398     1.758 f  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][1]/Q
                         net (fo=4, routed)           1.024     2.783    AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg_n_0_[1][1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.232     3.015 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3/O
                         net (fo=19, routed)          1.278     4.293    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3_n_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.105     4.398 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2/O
                         net (fo=8, routed)           1.571     5.969    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.105     6.074 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh[1][6][11]_i_1/O
                         net (fo=12, routed)          0.906     6.980    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.254    13.754    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][4]/C
                         clock pessimism              0.000    13.754    
                         clock uncertainty           -0.069    13.684    
    SLICE_X56Y20         FDCE (Setup_fdce_C_CE)      -0.136    13.548    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][4]
  -------------------------------------------------------------------
                         required time                         13.548    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 0.840ns (14.947%)  route 4.780ns (85.053%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 13.754 - 12.500 ) 
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.360     1.360    AFE_DataPath_inst/Clk_80MHz
    SLICE_X50Y52         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDCE (Prop_fdce_C_Q)         0.398     1.758 f  AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg[1][1]/Q
                         net (fo=4, routed)           1.024     2.783    AFE_DataPath_inst/Gen_Two_AFEs[1].iWrtDL_reg_n_0_[1][1]
    SLICE_X44Y52         LUT6 (Prop_lut6_I4_O)        0.232     3.015 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3/O
                         net (fo=19, routed)          1.278     4.293    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3_n_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.105     4.398 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2/O
                         net (fo=8, routed)           1.571     5.969    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.105     6.074 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh[1][6][11]_i_1/O
                         net (fo=12, routed)          0.906     6.980    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.254    13.754    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][5]/C
                         clock pessimism              0.000    13.754    
                         clock uncertainty           -0.069    13.684    
    SLICE_X56Y20         FDCE (Setup_fdce_C_CE)      -0.136    13.548    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][5]
  -------------------------------------------------------------------
                         required time                         13.548    
                         arrival time                          -6.980    
  -------------------------------------------------------------------
                         slack                                  6.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].BufferWrtAdd_reg[0][7][6]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.318%)  route 0.170ns (54.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.566     0.566    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y46         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].BufferWrtAdd_reg[0][7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141     0.707 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].BufferWrtAdd_reg[0][7][6]/Q
                         net (fo=7, routed)           0.170     0.877    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y19         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.875     0.875    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y19         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.254     0.621    
    RAMB18_X1Y19         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.804    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.877    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/FSM_sequential_Gen_Two_AFEs[0].Gen_Eight_Chans[2].Input_Seqs_reg[0][2][0]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.449%)  route 0.285ns (60.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.567     0.567    AFE_DataPath_inst/Clk_80MHz
    SLICE_X51Y48         FDPE                                         r  AFE_DataPath_inst/FSM_sequential_Gen_Two_AFEs[0].Gen_Eight_Chans[2].Input_Seqs_reg[0][2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDPE (Prop_fdpe_C_Q)         0.141     0.708 r  AFE_DataPath_inst/FSM_sequential_Gen_Two_AFEs[0].Gen_Eight_Chans[2].Input_Seqs_reg[0][2][0]/Q
                         net (fo=54, routed)          0.285     0.993    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][10][0]
    SLICE_X50Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.038 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn[0][2][2]_i_1/O
                         net (fo=1, routed)           0.000     1.038    AFE_DataPath_inst/AFE_Pipeline_inst_n_39
    SLICE_X50Y50         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.835     0.835    AFE_DataPath_inst/Clk_80MHz
    SLICE_X50Y50         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][2]/C
                         clock pessimism              0.000     0.835    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.121     0.956    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][2]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.317%)  route 0.185ns (56.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.567     0.567    AFE_DataPath_inst/AFE_Pipeline_inst/Clk_80MHz
    SLICE_X57Y52         FDCE                                         r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineRdAdd_reg[0][0]/Q
                         net (fo=7, routed)           0.185     0.892    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y10         RAMB36E1                                     r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.873     0.873    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
                         clock pessimism             -0.253     0.620    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.803    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn_reg[1][5][0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.390%)  route 0.308ns (68.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.561     0.561    AFE_DataPath_inst/Clk_80MHz
    SLICE_X57Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn_reg[1][5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn_reg[1][5][0]/Q
                         net (fo=1, routed)           0.308     1.010    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y15         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.873     0.873    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y15         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.620    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.916    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.911%)  route 0.305ns (62.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.567     0.567    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y48         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][3]/Q
                         net (fo=9, routed)           0.305     1.012    AFE_DataPath_inst/AFE_Pipeline_inst/in11[3]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.057 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn[0][2][3]_i_1/O
                         net (fo=1, routed)           0.000     1.057    AFE_DataPath_inst/AFE_Pipeline_inst_n_38
    SLICE_X50Y50         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.835     0.835    AFE_DataPath_inst/Clk_80MHz
    SLICE_X50Y50         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][3]/C
                         clock pessimism              0.000     0.835    
    SLICE_X50Y50         FDRE (Hold_fdre_C_D)         0.121     0.956    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][3]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn_reg[1][5][9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.472%)  route 0.298ns (64.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.558     0.558    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y28         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn_reg[1][5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn_reg[1][5][9]/Q
                         net (fo=1, routed)           0.298     1.020    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[9]
    RAMB18_X2Y15         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.873     0.873    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y15         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.253     0.620    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[9])
                                                      0.296     0.916    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.900%)  route 0.221ns (61.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.565     0.565    AFE_DataPath_inst/AFE_Pipeline_inst/Clk_80MHz
    SLICE_X55Y52         FDCE                                         r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].PipelineWrtAdd_reg[0][7]/Q
                         net (fo=3, routed)           0.221     0.927    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]
    RAMB36_X2Y10         RAMB36E1                                     r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.874     0.874    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.640    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.823    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].WrtCrrntWdCntAd_reg[1][6][4]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd_reg[1][6][4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.551     0.551    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y24         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].WrtCrrntWdCntAd_reg[1][6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y24         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].WrtCrrntWdCntAd_reg[1][6][4]/Q
                         net (fo=1, routed)           0.053     0.745    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].WrtCrrntWdCntAd_reg[1][6][4]
    SLICE_X46Y24         LUT6 (Prop_lut6_I0_O)        0.045     0.790 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd[1][6][4]_i_1/O
                         net (fo=1, routed)           0.000     0.790    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd[1][6][4]_i_1_n_0
    SLICE_X46Y24         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd_reg[1][6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.818     0.818    AFE_DataPath_inst/Clk_80MHz
    SLICE_X46Y24         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd_reg[1][6][4]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X46Y24         FDCE (Hold_fdce_C_D)         0.121     0.685    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd_reg[1][6][4]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].WrtCrrntWdCntAd_reg[1][6][5]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd_reg[1][6][5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.551     0.551    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y25         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].WrtCrrntWdCntAd_reg[1][6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].WrtCrrntWdCntAd_reg[1][6][5]/Q
                         net (fo=1, routed)           0.053     0.745    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].WrtCrrntWdCntAd_reg[1][6][5]
    SLICE_X46Y25         LUT6 (Prop_lut6_I0_O)        0.045     0.790 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd[1][6][5]_i_1/O
                         net (fo=1, routed)           0.000     0.790    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd[1][6][5]_i_1_n_0
    SLICE_X46Y25         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd_reg[1][6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.818     0.818    AFE_DataPath_inst/Clk_80MHz
    SLICE_X46Y25         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd_reg[1][6][5]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X46Y25         FDCE (Hold_fdce_C_D)         0.121     0.685    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferWrtAdd_reg[1][6][5]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].WrtNxtWdCntAd_reg[0][5][0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].BufferWrtAdd_reg[0][5][0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.563     0.563    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].WrtNxtWdCntAd_reg[0][5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y42         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].WrtNxtWdCntAd_reg[0][5][0]/Q
                         net (fo=1, routed)           0.053     0.757    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].WrtNxtWdCntAd_reg[0][5][0]
    SLICE_X46Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.802 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].BufferWrtAdd[0][5][0]_i_1/O
                         net (fo=1, routed)           0.000     0.802    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].BufferWrtAdd[0][5][0]_i_1_n_0
    SLICE_X46Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].BufferWrtAdd_reg[0][5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.833     0.833    AFE_DataPath_inst/Clk_80MHz
    SLICE_X46Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].BufferWrtAdd_reg[0][5][0]/C
                         clock pessimism             -0.257     0.576    
    SLICE_X46Y42         FDCE (Hold_fdce_C_D)         0.121     0.697    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].BufferWrtAdd_reg[0][5][0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.802    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_80MHz_PLL_AFE_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { HF_PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y78     AFE/afe0_inst/ffebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y98     AFE/afe0_inst/genfebit[0].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y96     AFE/afe0_inst/genfebit[1].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y92     AFE/afe0_inst/genfebit[2].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y82     AFE/afe0_inst/genfebit[3].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y70     AFE/afe0_inst/genfebit[4].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y68     AFE/afe0_inst/genfebit[5].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y64     AFE/afe0_inst/genfebit[6].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y66     AFE/afe0_inst/genfebit[7].dfebit_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         12.500      10.140     IDELAY_X1Y28     AFE/afe1_inst/ffebit_inst/IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X63Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X63Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y76     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y76     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y76     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y76     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X64Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X64Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X63Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         6.250       5.750      SLICE_X63Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y76     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y76     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y76     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y76     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X63Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X64Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X64Y79     AFE/afe0_inst/auto_fsm_inst/FSM_onehot_state_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_AFE_1
  To Clock:  clkfbout_PLL_AFE_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_AFE_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { HF_PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         6.250       4.658      BUFGCTRL_X0Y6    HF_PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.250       5.001      MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X1Y0  HF_PLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  VXO_P
  To Clock:  VXO_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VXO_P
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { VXO_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.125       1.625      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        0.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 0.590ns (6.323%)  route 8.742ns (93.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.356    -1.127    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y60          FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.348    -0.779 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/Q
                         net (fo=77, routed)          8.742     7.962    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_di_i[5]
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.242     8.204 r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow[5]_i_1/O
                         net (fo=1, routed)           0.000     8.204    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow[5]
    SLICE_X47Y78         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.234     8.441    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/s_dclk_i
    SLICE_X47Y78         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.316     8.758    
                         clock uncertainty           -0.071     8.687    
    SLICE_X47Y78         FDRE (Setup_fdre_C_D)        0.032     8.719    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 0.538ns (5.819%)  route 8.708ns (94.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.420    -1.063    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y63          FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.433    -0.630 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=77, routed)          8.708     8.078    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_di_i[12]
    SLICE_X48Y84         LUT6 (Prop_lut6_I1_O)        0.105     8.183 r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[12]_i_1/O
                         net (fo=1, routed)           0.000     8.183    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow[12]
    SLICE_X48Y84         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.243     8.450    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/s_dclk_i
    SLICE_X48Y84         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.316     8.767    
                         clock uncertainty           -0.071     8.696    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)        0.032     8.728    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -8.183    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.298ns  (logic 0.590ns (6.345%)  route 8.708ns (93.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.356    -1.127    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y60          FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.348    -0.779 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/Q
                         net (fo=77, routed)          8.708     7.929    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_di_i[5]
    SLICE_X54Y73         LUT6 (Prop_lut6_I1_O)        0.242     8.171 r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow[5]_i_1/O
                         net (fo=1, routed)           0.000     8.171    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow[5]
    SLICE_X54Y73         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.236     8.443    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/s_dclk_i
    SLICE_X54Y73         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.316     8.760    
                         clock uncertainty           -0.071     8.689    
    SLICE_X54Y73         FDRE (Setup_fdre_C_D)        0.074     8.763    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                          8.763    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 0.590ns (6.358%)  route 8.689ns (93.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.356    -1.127    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y60          FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.348    -0.779 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/Q
                         net (fo=77, routed)          8.689     7.910    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_di_i[5]
    SLICE_X38Y79         LUT6 (Prop_lut6_I1_O)        0.242     8.152 r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[5]_i_1/O
                         net (fo=1, routed)           0.000     8.152    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow[5]
    SLICE_X38Y79         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.234     8.441    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/s_dclk_i
    SLICE_X38Y79         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.316     8.758    
                         clock uncertainty           -0.071     8.687    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)        0.074     8.761    ILA_uC/U0/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -8.152    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 0.484ns (5.156%)  route 8.903ns (94.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 8.610 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.356    -1.127    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X11Y60         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.748 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[6]/Q
                         net (fo=77, routed)          8.903     8.155    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/s_di_i[6]
    SLICE_X13Y100        LUT6 (Prop_lut6_I1_O)        0.105     8.260 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow[6]_i_1/O
                         net (fo=1, routed)           0.000     8.260    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow[6]
    SLICE_X13Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.403     8.610    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/s_dclk_i
    SLICE_X13Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[6]/C
                         clock pessimism              0.316     8.926    
                         clock uncertainty           -0.071     8.855    
    SLICE_X13Y100        FDRE (Setup_fdre_C_D)        0.032     8.887    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[6]
  -------------------------------------------------------------------
                         required time                          8.887    
                         arrival time                          -8.260    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.687ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 0.484ns (5.220%)  route 8.788ns (94.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 8.520 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.062ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.421    -1.062    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X4Y62          FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDRE (Prop_fdre_C_Q)         0.379    -0.683 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[0]/Q
                         net (fo=77, routed)          8.788     8.105    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_di_i[0]
    SLICE_X6Y89          LUT6 (Prop_lut6_I1_O)        0.105     8.210 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[0]_i_1/O
                         net (fo=1, routed)           0.000     8.210    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow[0]
    SLICE_X6Y89          FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.313     8.520    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/s_dclk_i
    SLICE_X6Y89          FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[0]/C
                         clock pessimism              0.375     8.896    
                         clock uncertainty           -0.071     8.825    
    SLICE_X6Y89          FDRE (Setup_fdre_C_D)        0.072     8.897    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/shadow_reg[0]
  -------------------------------------------------------------------
                         required time                          8.897    
                         arrival time                          -8.210    
  -------------------------------------------------------------------
                         slack                                  0.687    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.260ns  (logic 0.538ns (5.810%)  route 8.722ns (94.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.129ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.354    -1.129    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X10Y63         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDRE (Prop_fdre_C_Q)         0.433    -0.696 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[13]/Q
                         net (fo=77, routed)          8.722     8.026    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_di_i[13]
    SLICE_X60Y71         LUT6 (Prop_lut6_I1_O)        0.105     8.131 r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[13]_i_1/O
                         net (fo=1, routed)           0.000     8.131    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow[13]
    SLICE_X60Y71         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.304     8.511    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_dclk_i
    SLICE_X60Y71         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[13]/C
                         clock pessimism              0.316     8.828    
                         clock uncertainty           -0.071     8.757    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)        0.074     8.831    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shadow_reg[13]
  -------------------------------------------------------------------
                         required time                          8.831    
                         arrival time                          -8.131    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.192ns  (logic 0.538ns (5.853%)  route 8.654ns (94.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 8.513 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.420    -1.063    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y63          FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.433    -0.630 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=77, routed)          8.654     8.023    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_di_i[12]
    SLICE_X60Y79         LUT6 (Prop_lut6_I1_O)        0.105     8.128 r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[12]_i_1/O
                         net (fo=1, routed)           0.000     8.128    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow[12]
    SLICE_X60Y79         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.306     8.513    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/s_dclk_i
    SLICE_X60Y79         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.316     8.830    
                         clock uncertainty           -0.071     8.759    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)        0.076     8.835    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          8.835    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 0.590ns (6.465%)  route 8.536ns (93.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.356    -1.127    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X9Y60          FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.348    -0.779 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[5]/Q
                         net (fo=77, routed)          8.536     7.757    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_di_i[5]
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.242     7.999 r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow[5]_i_1/O
                         net (fo=1, routed)           0.000     7.999    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow[5]
    SLICE_X49Y74         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.234     8.441    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/s_dclk_i
    SLICE_X49Y74         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[5]/C
                         clock pessimism              0.316     8.758    
                         clock uncertainty           -0.071     8.687    
    SLICE_X49Y74         FDRE (Setup_fdre_C_D)        0.032     8.719    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shadow_reg[5]
  -------------------------------------------------------------------
                         required time                          8.719    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 0.538ns (5.912%)  route 8.562ns (94.088%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.063ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.420    -1.063    ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X6Y63          FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y63          FDRE (Prop_fdre_C_Q)         0.433    -0.630 r  ILA_uC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[12]/Q
                         net (fo=77, routed)          8.562     7.931    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_di_i[12]
    SLICE_X61Y76         LUT6 (Prop_lut6_I1_O)        0.105     8.036 r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[12]_i_1/O
                         net (fo=1, routed)           0.000     8.036    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow[12]
    SLICE_X61Y76         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.302     8.509    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/s_dclk_i
    SLICE_X61Y76         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[12]/C
                         clock pessimism              0.316     8.826    
                         clock uncertainty           -0.071     8.755    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)        0.032     8.787    ILA_uC/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[12]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -8.036    
  -------------------------------------------------------------------
                         slack                                  0.750    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.035%)  route 0.173ns (53.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.560    -0.471    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/CLK_I
    SLICE_X30Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.323 r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[24].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.173    -0.149    ILA_uC/U0/ila_core_inst/u_trig/trigEqOut[24]
    SLICE_X38Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.828    -0.861    ILA_uC/U0/ila_core_inst/u_trig/DESIGN_CLK_I
    SLICE_X38Y91         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[24]/C
                         clock pessimism              0.654    -0.207    
    SLICE_X38Y91         FDRE (Hold_fdre_C_D)        -0.001    -0.208    ILA_uC/U0/ila_core_inst/u_trig/TRIGGER_EQ_reg[24]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.255%)  route 0.127ns (37.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.383ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.647    -0.383    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/s_dclk_i
    SLICE_X14Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.219 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[3]/Q
                         net (fo=1, routed)           0.127    -0.092    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg_n_0_[3]
    SLICE_X13Y99         LUT6 (Prop_lut6_I0_O)        0.045    -0.047 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.047    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow[2]
    SLICE_X13Y99         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.834    -0.855    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/s_dclk_i
    SLICE_X13Y99         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[2]/C
                         clock pessimism              0.654    -0.201    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.092    -0.109    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                          0.109    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.518%)  route 0.111ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.644    -0.386    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_dclk_i
    SLICE_X41Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.258 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.111    -0.147    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X42Y99         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.832    -0.858    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X42Y99         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                         clock pessimism              0.654    -0.204    
    SLICE_X42Y99         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007    -0.211    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/CE
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.518%)  route 0.111ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.644    -0.386    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_dclk_i
    SLICE_X41Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.258 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.111    -0.147    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CE
    SLICE_X42Y99         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.832    -0.858    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X42Y99         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                         clock pessimism              0.654    -0.204    
    SLICE_X42Y99         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.007    -0.211    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.518%)  route 0.111ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.644    -0.386    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_dclk_i
    SLICE_X41Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.258 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.111    -0.147    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CE
    SLICE_X42Y99         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.832    -0.858    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X42Y99         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                         clock pessimism              0.654    -0.204    
    SLICE_X42Y99         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007    -0.211    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S2/CE
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.518%)  route 0.111ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.644    -0.386    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_dclk_i
    SLICE_X41Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.258 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.111    -0.147    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CE
    SLICE_X42Y99         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.832    -0.858    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X42Y99         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism              0.654    -0.204    
    SLICE_X42Y99         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.007    -0.211    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.518%)  route 0.111ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.644    -0.386    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_dclk_i
    SLICE_X41Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.258 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.111    -0.147    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CE
    SLICE_X42Y99         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.832    -0.858    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X42Y99         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                         clock pessimism              0.654    -0.204    
    SLICE_X42Y99         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007    -0.211    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S2/CE
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.518%)  route 0.111ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.644    -0.386    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_dclk_i
    SLICE_X41Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.258 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.111    -0.147    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CE
    SLICE_X42Y99         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.832    -0.858    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X42Y99         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism              0.654    -0.204    
    SLICE_X42Y99         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.007    -0.211    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S1/CE
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.518%)  route 0.111ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.644    -0.386    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_dclk_i
    SLICE_X41Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.258 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.111    -0.147    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/CE
    SLICE_X42Y99         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S1/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.832    -0.858    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X42Y99         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                         clock pessimism              0.654    -0.204    
    SLICE_X42Y99         SRLC32E (Hold_srlc32e_CLK_CE)
                                                     -0.007    -0.211    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S1
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S2/CE
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.518%)  route 0.111ns (46.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.654ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.644    -0.386    ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/s_dclk_i
    SLICE_X41Y100        FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128    -0.258 r  ILA_uC/U0/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/shift_en_reg/Q
                         net (fo=41, routed)          0.111    -0.147    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/CE
    SLICE_X42Y99         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S2/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.832    -0.858    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X42Y99         SRL16E                                       r  ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism              0.654    -0.204    
    SLICE_X42Y99         SRL16E (Hold_srl16e_CLK_CE)
                                                     -0.007    -0.211    ILA_uC/U0/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[16].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_100MHz_PLL_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y24     ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y24     ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y11     ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         10.000      7.528      RAMB36_X1Y11     ILA_uC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y7      DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y7      DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y6      uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y6      uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    PLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y72     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y72     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y70     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y72     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         5.000       3.870      SLICE_X42Y72     ILA_uC/U0/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Clk_200MHz_PLL_0
  To Clock:  Clk_200MHz_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        2.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.189ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/idelayctrl_rst_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.657ns  (logic 0.643ns (24.203%)  route 2.014ns (75.797%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 3.454 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.356    -1.127    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.433    -0.694 r  AFE/rst_reg_reg[11]/Q
                         net (fo=2, routed)           0.707     0.012    AFE/rst_reg[11]
    SLICE_X52Y62         LUT5 (Prop_lut5_I0_O)        0.105     0.117 r  AFE/idelayctrl_rst_reg_i_3/O
                         net (fo=1, routed)           0.801     0.919    AFE/idelayctrl_rst_reg_i_3_n_0
    SLICE_X52Y62         LUT3 (Prop_lut3_I1_O)        0.105     1.024 r  AFE/idelayctrl_rst_reg_i_1/O
                         net (fo=1, routed)           0.506     1.530    AFE/idelayctrl_rst_reg_i_1_n_0
    SLICE_X57Y61         FDRE                                         r  AFE/idelayctrl_rst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.247     3.454    AFE/CLK
    SLICE_X57Y61         FDRE                                         r  AFE/idelayctrl_rst_reg_reg/C
                         clock pessimism              0.375     3.830    
                         clock uncertainty           -0.064     3.765    
    SLICE_X57Y61         FDRE (Setup_fdre_C_D)       -0.047     3.718    AFE/idelayctrl_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          3.718    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  2.189    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.379ns (29.883%)  route 0.889ns (70.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.356    -1.127    AFE/CLK
    SLICE_X53Y62         FDRE                                         r  AFE/rst_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.748 r  AFE/rst_reg_reg[9]/Q
                         net (fo=2, routed)           0.889     0.141    AFE/rst_reg[9]
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.246     3.453    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[10]/C
                         clock pessimism              0.395     3.849    
                         clock uncertainty           -0.064     3.784    
    SLICE_X52Y62         FDRE (Setup_fdre_C_D)       -0.030     3.754    AFE/rst_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  3.613    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.348ns (44.578%)  route 0.433ns (55.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.124ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.359    -1.124    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.348    -0.776 r  AFE/rst_reg_reg[6]/Q
                         net (fo=2, routed)           0.433    -0.344    AFE/rst_reg[6]
    SLICE_X50Y61         FDRE                                         r  AFE/rst_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.246     3.453    AFE/CLK
    SLICE_X50Y61         FDRE                                         r  AFE/rst_reg_reg[7]/C
                         clock pessimism              0.375     3.829    
                         clock uncertainty           -0.064     3.764    
    SLICE_X50Y61         FDRE (Setup_fdre_C_D)       -0.150     3.614    AFE/rst_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          3.614    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.433ns (46.522%)  route 0.498ns (53.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.356    -1.127    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.433    -0.694 r  AFE/rst_reg_reg[12]/Q
                         net (fo=2, routed)           0.498    -0.196    AFE/rst_reg[12]
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.246     3.453    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[13]/C
                         clock pessimism              0.419     3.873    
                         clock uncertainty           -0.064     3.808    
    SLICE_X52Y62         FDRE (Setup_fdre_C_D)       -0.012     3.796    AFE/rst_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          3.796    
                         arrival time                           0.196    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.379ns (43.292%)  route 0.496ns (56.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.356    -1.127    AFE/CLK
    SLICE_X53Y62         FDRE                                         r  AFE/rst_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_fdre_C_Q)         0.379    -0.748 r  AFE/rst_reg_reg[8]/Q
                         net (fo=2, routed)           0.496    -0.252    AFE/rst_reg[8]
    SLICE_X53Y62         FDRE                                         r  AFE/rst_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.246     3.453    AFE/CLK
    SLICE_X53Y62         FDRE                                         r  AFE/rst_reg_reg[9]/C
                         clock pessimism              0.419     3.873    
                         clock uncertainty           -0.064     3.808    
    SLICE_X53Y62         FDRE (Setup_fdre_C_D)       -0.059     3.749    AFE/rst_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          3.749    
                         arrival time                           0.252    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.379ns (44.874%)  route 0.466ns (55.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 3.456 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.124ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.359    -1.124    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.379    -0.745 r  AFE/rst_reg_reg[1]/Q
                         net (fo=2, routed)           0.466    -0.280    AFE/rst_reg[1]
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.249     3.456    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[2]/C
                         clock pessimism              0.419     3.876    
                         clock uncertainty           -0.064     3.811    
    SLICE_X49Y57         FDRE (Setup_fdre_C_D)       -0.073     3.738    AFE/rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.738    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.022ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.379ns (43.342%)  route 0.495ns (56.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 3.456 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.124ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.359    -1.124    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.379    -0.745 r  AFE/rst_reg_reg[2]/Q
                         net (fo=2, routed)           0.495    -0.250    AFE/rst_reg[2]
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.249     3.456    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[3]/C
                         clock pessimism              0.419     3.876    
                         clock uncertainty           -0.064     3.811    
    SLICE_X49Y57         FDRE (Setup_fdre_C_D)       -0.039     3.772    AFE/rst_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.772    
                         arrival time                           0.250    
  -------------------------------------------------------------------
                         slack                                  4.022    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.433ns (50.355%)  route 0.427ns (49.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.356    -1.127    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.433    -0.694 r  AFE/rst_reg_reg[10]/Q
                         net (fo=2, routed)           0.427    -0.267    AFE/rst_reg[10]
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.246     3.453    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[11]/C
                         clock pessimism              0.419     3.873    
                         clock uncertainty           -0.064     3.808    
    SLICE_X52Y62         FDRE (Setup_fdre_C_D)       -0.039     3.769    AFE/rst_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          3.769    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.433ns (51.648%)  route 0.405ns (48.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.356    -1.127    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.433    -0.694 r  AFE/rst_reg_reg[11]/Q
                         net (fo=2, routed)           0.405    -0.289    AFE/rst_reg[11]
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.246     3.453    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[12]/C
                         clock pessimism              0.419     3.873    
                         clock uncertainty           -0.064     3.808    
    SLICE_X52Y62         FDRE (Setup_fdre_C_D)       -0.012     3.796    AFE/rst_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          3.796    
                         arrival time                           0.289    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 AFE/rst_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Clk_200MHz_PLL_0 rise@5.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.398ns (56.965%)  route 0.301ns (43.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.547ns = ( 3.453 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.127ns
    Clock Pessimism Removal (CPR):    0.419ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.356    -1.127    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.398    -0.729 r  AFE/rst_reg_reg[14]/Q
                         net (fo=2, routed)           0.301    -0.429    AFE/rst_reg[14]
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      5.000     5.000 r  
    P15                                               0.000     5.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     5.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     5.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061     0.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357     2.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.246     3.453    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[15]/C
                         clock pessimism              0.419     3.873    
                         clock uncertainty           -0.064     3.808    
    SLICE_X52Y62         FDRE (Setup_fdre_C_D)       -0.144     3.664    AFE/rst_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          3.664    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  4.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.756%)  route 0.106ns (39.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.562    -0.469    AFE/CLK
    SLICE_X50Y61         FDRE                                         r  AFE/rst_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y61         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  AFE/rst_reg_reg[7]/Q
                         net (fo=2, routed)           0.106    -0.199    AFE/rst_reg[7]
    SLICE_X53Y62         FDRE                                         r  AFE/rst_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.830    -0.859    AFE/CLK
    SLICE_X53Y62         FDRE                                         r  AFE/rst_reg_reg[8]/C
                         clock pessimism              0.405    -0.455    
    SLICE_X53Y62         FDRE (Hold_fdre_C_D)         0.070    -0.385    AFE/rst_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.052%)  route 0.111ns (43.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.563    -0.468    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  AFE/rst_reg_reg[0]/Q
                         net (fo=2, routed)           0.111    -0.216    AFE/rst_reg[0]
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.832    -0.857    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[1]/C
                         clock pessimism              0.390    -0.468    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.047    -0.421    AFE/rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.568%)  route 0.121ns (42.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.561    -0.470    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  AFE/rst_reg_reg[13]/Q
                         net (fo=2, routed)           0.121    -0.185    AFE/rst_reg[13]
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.830    -0.859    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[14]/C
                         clock pessimism              0.390    -0.470    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.060    -0.410    AFE/rst_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.442%)  route 0.126ns (49.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.563    -0.468    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.340 r  AFE/rst_reg_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.214    AFE/rst_reg[5]
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.832    -0.857    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[6]/C
                         clock pessimism              0.390    -0.468    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.023    -0.445    AFE/rst_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.944%)  route 0.128ns (50.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.563    -0.468    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.340 r  AFE/rst_reg_reg[4]/Q
                         net (fo=2, routed)           0.128    -0.211    AFE/rst_reg[4]
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.832    -0.857    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[5]/C
                         clock pessimism              0.390    -0.468    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.017    -0.451    AFE/rst_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.329%)  route 0.177ns (55.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.563    -0.468    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  AFE/rst_reg_reg[3]/Q
                         net (fo=2, routed)           0.177    -0.150    AFE/rst_reg[3]
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.832    -0.857    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[4]/C
                         clock pessimism              0.390    -0.468    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.075    -0.393    AFE/rst_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.680%)  route 0.173ns (51.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.561    -0.470    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  AFE/rst_reg_reg[10]/Q
                         net (fo=2, routed)           0.173    -0.133    AFE/rst_reg[10]
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.830    -0.859    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[11]/C
                         clock pessimism              0.390    -0.470    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.090    -0.380    AFE/rst_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.699%)  route 0.205ns (59.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.563    -0.468    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  AFE/rst_reg_reg[2]/Q
                         net (fo=2, routed)           0.205    -0.121    AFE/rst_reg[2]
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.832    -0.857    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[3]/C
                         clock pessimism              0.390    -0.468    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.072    -0.396    AFE/rst_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.148ns (53.686%)  route 0.128ns (46.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.561    -0.470    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.322 r  AFE/rst_reg_reg[14]/Q
                         net (fo=2, routed)           0.128    -0.194    AFE/rst_reg[14]
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.830    -0.859    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[15]/C
                         clock pessimism              0.390    -0.470    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.000    -0.470    AFE/rst_reg_reg[15]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 AFE/rst_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/rst_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_200MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.042%)  route 0.177ns (51.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.561    -0.470    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  AFE/rst_reg_reg[11]/Q
                         net (fo=2, routed)           0.177    -0.128    AFE/rst_reg[11]
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.830    -0.859    AFE/CLK
    SLICE_X52Y62         FDRE                                         r  AFE/rst_reg_reg[12]/C
                         clock pessimism              0.390    -0.470    
    SLICE_X52Y62         FDRE (Hold_fdre_C_D)         0.063    -0.407    AFE/rst_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk_200MHz_PLL_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  AFE/IDELAYCTRL_inst/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    PLL/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X57Y61     AFE/idelayctrl_rst_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X49Y57     AFE/rst_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X52Y62     AFE/rst_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X52Y62     AFE/rst_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X52Y62     AFE/rst_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X52Y62     AFE/rst_reg_reg[13]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  AFE/IDELAYCTRL_inst/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y61     AFE/idelayctrl_rst_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y61     AFE/idelayctrl_rst_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y57     AFE/rst_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y57     AFE/rst_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y61     AFE/idelayctrl_rst_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X57Y61     AFE/idelayctrl_rst_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y57     AFE/rst_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X49Y57     AFE/rst_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X52Y62     AFE/rst_reg_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  SysClk_PLL_0
  To Clock:  SysClk_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        1.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.271ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.445ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EventWdCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 2.053ns (42.917%)  route 2.731ns (57.083%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 4.716 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.365    -1.119    EventBuilder_logic/SysClk
    SLICE_X43Y37         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.379    -0.740 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.344     0.604    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.105     0.709 r  EventBuilder_logic/SampleCount[4]_i_6/O
                         net (fo=1, routed)           0.000     0.709    EventBuilder_logic/SampleCount[4]_i_6_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.206     0.915 r  EventBuilder_logic/SampleCount_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.915    EventBuilder_logic/SampleCount_reg[4]_i_3_n_0
    SLICE_X40Y50         MUXF8 (Prop_muxf8_I0_O)      0.085     1.000 r  EventBuilder_logic/SampleCount_reg[4]_i_2/O
                         net (fo=2, routed)           0.753     1.753    EventBuilder_logic/SampleCount_reg[4]_i_2_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.264     2.017 r  EventBuilder_logic/EventWdCnt[7]_i_6/O
                         net (fo=1, routed)           0.000     2.017    EventBuilder_logic/EventWdCnt[7]_i_6_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.457 r  EventBuilder_logic/EventWdCnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.457    EventBuilder_logic/EventWdCnt_reg[7]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.555 r  EventBuilder_logic/EventWdCnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.555    EventBuilder_logic/EventWdCnt_reg[11]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     2.755 r  EventBuilder_logic/EventWdCnt_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.634     3.389    EventBuilder_logic/in12[14]
    SLICE_X40Y44         LUT2 (Prop_lut2_I1_O)        0.276     3.665 r  EventBuilder_logic/EventWdCnt[14]_i_1/O
                         net (fo=1, routed)           0.000     3.665    EventBuilder_logic/EventWdCnt[14]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.259     4.716    EventBuilder_logic/SysClk
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[14]/C
                         clock pessimism              0.391     5.107    
                         clock uncertainty           -0.066     5.041    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.069     5.110    EventBuilder_logic/EventWdCnt_reg[14]
  -------------------------------------------------------------------
                         required time                          5.110    
                         arrival time                          -3.665    
  -------------------------------------------------------------------
                         slack                                  1.445    

Slack (MET) :             1.536ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EventWdCnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 2.092ns (44.928%)  route 2.564ns (55.072%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 4.716 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.365    -1.119    EventBuilder_logic/SysClk
    SLICE_X43Y37         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.379    -0.740 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.344     0.604    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.105     0.709 r  EventBuilder_logic/SampleCount[4]_i_6/O
                         net (fo=1, routed)           0.000     0.709    EventBuilder_logic/SampleCount[4]_i_6_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.206     0.915 r  EventBuilder_logic/SampleCount_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.915    EventBuilder_logic/SampleCount_reg[4]_i_3_n_0
    SLICE_X40Y50         MUXF8 (Prop_muxf8_I0_O)      0.085     1.000 r  EventBuilder_logic/SampleCount_reg[4]_i_2/O
                         net (fo=2, routed)           0.753     1.753    EventBuilder_logic/SampleCount_reg[4]_i_2_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.264     2.017 r  EventBuilder_logic/EventWdCnt[7]_i_6/O
                         net (fo=1, routed)           0.000     2.017    EventBuilder_logic/EventWdCnt[7]_i_6_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.457 r  EventBuilder_logic/EventWdCnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.457    EventBuilder_logic/EventWdCnt_reg[7]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.555 r  EventBuilder_logic/EventWdCnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.555    EventBuilder_logic/EventWdCnt_reg[11]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.820 r  EventBuilder_logic/EventWdCnt_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.468     3.288    EventBuilder_logic/in12[13]
    SLICE_X40Y44         LUT2 (Prop_lut2_I1_O)        0.250     3.538 r  EventBuilder_logic/EventWdCnt[13]_i_1/O
                         net (fo=1, routed)           0.000     3.538    EventBuilder_logic/EventWdCnt[13]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.259     4.716    EventBuilder_logic/SysClk
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[13]/C
                         clock pessimism              0.391     5.107    
                         clock uncertainty           -0.066     5.041    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.033     5.074    EventBuilder_logic/EventWdCnt_reg[13]
  -------------------------------------------------------------------
                         required time                          5.074    
                         arrival time                          -3.538    
  -------------------------------------------------------------------
                         slack                                  1.536    

Slack (MET) :             1.541ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EventWdCnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.688ns  (logic 2.113ns (45.074%)  route 2.575ns (54.926%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 4.716 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.365    -1.119    EventBuilder_logic/SysClk
    SLICE_X43Y37         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.379    -0.740 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.344     0.604    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.105     0.709 r  EventBuilder_logic/SampleCount[4]_i_6/O
                         net (fo=1, routed)           0.000     0.709    EventBuilder_logic/SampleCount[4]_i_6_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.206     0.915 r  EventBuilder_logic/SampleCount_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.915    EventBuilder_logic/SampleCount_reg[4]_i_3_n_0
    SLICE_X40Y50         MUXF8 (Prop_muxf8_I0_O)      0.085     1.000 r  EventBuilder_logic/SampleCount_reg[4]_i_2/O
                         net (fo=2, routed)           0.753     1.753    EventBuilder_logic/SampleCount_reg[4]_i_2_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.264     2.017 r  EventBuilder_logic/EventWdCnt[7]_i_6/O
                         net (fo=1, routed)           0.000     2.017    EventBuilder_logic/EventWdCnt[7]_i_6_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.457 r  EventBuilder_logic/EventWdCnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.457    EventBuilder_logic/EventWdCnt_reg[7]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.555 r  EventBuilder_logic/EventWdCnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.555    EventBuilder_logic/EventWdCnt_reg[11]_i_2_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.815 r  EventBuilder_logic/EventWdCnt_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.478     3.293    EventBuilder_logic/in12[15]
    SLICE_X40Y44         LUT2 (Prop_lut2_I1_O)        0.276     3.569 r  EventBuilder_logic/EventWdCnt[15]_i_3/O
                         net (fo=1, routed)           0.000     3.569    EventBuilder_logic/EventWdCnt[15]_i_3_n_0
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.259     4.716    EventBuilder_logic/SysClk
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[15]/C
                         clock pessimism              0.391     5.107    
                         clock uncertainty           -0.066     5.041    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.069     5.110    EventBuilder_logic/EventWdCnt_reg[15]
  -------------------------------------------------------------------
                         required time                          5.110    
                         arrival time                          -3.569    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[1][3][1]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[1][3][8]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.217ns (27.711%)  route 3.175ns (72.289%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 4.712 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.365    -1.119    EventBuilder_logic/SysClk
    SLICE_X46Y36         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.433    -0.686 r  EventBuilder_logic/BufferRdAdd_reg[1][3][1]/Q
                         net (fo=2, routed)           1.167     0.481    EventBuilder_logic/BufferRdAdd[1][3][1]
    SLICE_X52Y39         LUT6 (Prop_lut6_I0_O)        0.105     0.586 r  EventBuilder_logic/BufferRdAdd[0][0][3]_i_23/O
                         net (fo=1, routed)           0.000     0.586    EventBuilder_logic/BufferRdAdd[0][0][3]_i_23_n_0
    SLICE_X52Y39         MUXF7 (Prop_muxf7_I1_O)      0.206     0.792 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_10/O
                         net (fo=2, routed)           0.644     1.436    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_10_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.242     1.678 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_21/O
                         net (fo=1, routed)           0.121     1.800    EventBuilder_logic/BufferRdAdd[0][0][9]_i_21_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.105     1.905 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_7/O
                         net (fo=3, routed)           0.463     2.367    EventBuilder_logic/BufferRdAdd[0][0][9]_i_7_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I0_O)        0.126     2.493 r  EventBuilder_logic/BufferRdAdd[0][0][8]_i_1/O
                         net (fo=16, routed)          0.780     3.273    EventBuilder_logic/BufferRdAdd[0][0]0_in[8]
    SLICE_X47Y35         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.255     4.712    EventBuilder_logic/SysClk
    SLICE_X47Y35         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][3][8]/C
                         clock pessimism              0.391     5.103    
                         clock uncertainty           -0.066     5.037    
    SLICE_X47Y35         FDRE (Setup_fdre_C_D)       -0.194     4.843    EventBuilder_logic/BufferRdAdd_reg[1][3][8]
  -------------------------------------------------------------------
                         required time                          4.843    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.574ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EventWdCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 1.929ns (41.443%)  route 2.726ns (58.557%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 4.716 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.365    -1.119    EventBuilder_logic/SysClk
    SLICE_X43Y37         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.379    -0.740 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.344     0.604    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.105     0.709 r  EventBuilder_logic/SampleCount[4]_i_6/O
                         net (fo=1, routed)           0.000     0.709    EventBuilder_logic/SampleCount[4]_i_6_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.206     0.915 r  EventBuilder_logic/SampleCount_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.915    EventBuilder_logic/SampleCount_reg[4]_i_3_n_0
    SLICE_X40Y50         MUXF8 (Prop_muxf8_I0_O)      0.085     1.000 r  EventBuilder_logic/SampleCount_reg[4]_i_2/O
                         net (fo=2, routed)           0.753     1.753    EventBuilder_logic/SampleCount_reg[4]_i_2_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.264     2.017 r  EventBuilder_logic/EventWdCnt[7]_i_6/O
                         net (fo=1, routed)           0.000     2.017    EventBuilder_logic/EventWdCnt[7]_i_6_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.457 r  EventBuilder_logic/EventWdCnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.457    EventBuilder_logic/EventWdCnt_reg[7]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     2.637 r  EventBuilder_logic/EventWdCnt_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.629     3.266    EventBuilder_logic/in12[8]
    SLICE_X40Y44         LUT2 (Prop_lut2_I1_O)        0.270     3.536 r  EventBuilder_logic/EventWdCnt[8]_i_1/O
                         net (fo=1, routed)           0.000     3.536    EventBuilder_logic/EventWdCnt[8]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.259     4.716    EventBuilder_logic/SysClk
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[8]/C
                         clock pessimism              0.391     5.107    
                         clock uncertainty           -0.066     5.041    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.069     5.110    EventBuilder_logic/EventWdCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.110    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  1.574    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EventWdCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 2.014ns (43.376%)  route 2.629ns (56.624%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 4.716 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.365    -1.119    EventBuilder_logic/SysClk
    SLICE_X43Y37         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.379    -0.740 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.344     0.604    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.105     0.709 r  EventBuilder_logic/SampleCount[4]_i_6/O
                         net (fo=1, routed)           0.000     0.709    EventBuilder_logic/SampleCount[4]_i_6_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.206     0.915 r  EventBuilder_logic/SampleCount_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.915    EventBuilder_logic/SampleCount_reg[4]_i_3_n_0
    SLICE_X40Y50         MUXF8 (Prop_muxf8_I0_O)      0.085     1.000 r  EventBuilder_logic/SampleCount_reg[4]_i_2/O
                         net (fo=2, routed)           0.753     1.753    EventBuilder_logic/SampleCount_reg[4]_i_2_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.264     2.017 r  EventBuilder_logic/EventWdCnt[7]_i_6/O
                         net (fo=1, routed)           0.000     2.017    EventBuilder_logic/EventWdCnt[7]_i_6_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.457 r  EventBuilder_logic/EventWdCnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.457    EventBuilder_logic/EventWdCnt_reg[7]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     2.722 r  EventBuilder_logic/EventWdCnt_reg[11]_i_2/O[1]
                         net (fo=1, routed)           0.532     3.254    EventBuilder_logic/in12[9]
    SLICE_X40Y44         LUT2 (Prop_lut2_I1_O)        0.270     3.524 r  EventBuilder_logic/EventWdCnt[9]_i_1/O
                         net (fo=1, routed)           0.000     3.524    EventBuilder_logic/EventWdCnt[9]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.259     4.716    EventBuilder_logic/SysClk
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[9]/C
                         clock pessimism              0.391     5.107    
                         clock uncertainty           -0.066     5.041    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.069     5.110    EventBuilder_logic/EventWdCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.110    
                         arrival time                          -3.524    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.637ns  (required time - arrival time)
  Source:                 EventBuilder_logic/Chan_Num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EventWdCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.996ns (43.821%)  route 2.559ns (56.179%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 4.716 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.365    -1.119    EventBuilder_logic/SysClk
    SLICE_X43Y37         FDRE                                         r  EventBuilder_logic/Chan_Num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.379    -0.740 r  EventBuilder_logic/Chan_Num_reg[0]/Q
                         net (fo=103, routed)         1.344     0.604    EventBuilder_logic/Chan_Num_reg_n_0_[0]
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.105     0.709 r  EventBuilder_logic/SampleCount[4]_i_6/O
                         net (fo=1, routed)           0.000     0.709    EventBuilder_logic/SampleCount[4]_i_6_n_0
    SLICE_X40Y50         MUXF7 (Prop_muxf7_I1_O)      0.206     0.915 r  EventBuilder_logic/SampleCount_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.915    EventBuilder_logic/SampleCount_reg[4]_i_3_n_0
    SLICE_X40Y50         MUXF8 (Prop_muxf8_I0_O)      0.085     1.000 r  EventBuilder_logic/SampleCount_reg[4]_i_2/O
                         net (fo=2, routed)           0.753     1.753    EventBuilder_logic/SampleCount_reg[4]_i_2_n_0
    SLICE_X39Y42         LUT2 (Prop_lut2_I1_O)        0.264     2.017 r  EventBuilder_logic/EventWdCnt[7]_i_6/O
                         net (fo=1, routed)           0.000     2.017    EventBuilder_logic/EventWdCnt[7]_i_6_n_0
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.457 r  EventBuilder_logic/EventWdCnt_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.457    EventBuilder_logic/EventWdCnt_reg[7]_i_2_n_0
    SLICE_X39Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     2.717 r  EventBuilder_logic/EventWdCnt_reg[11]_i_2/O[3]
                         net (fo=1, routed)           0.462     3.179    EventBuilder_logic/in12[11]
    SLICE_X40Y44         LUT2 (Prop_lut2_I1_O)        0.257     3.436 r  EventBuilder_logic/EventWdCnt[11]_i_1/O
                         net (fo=1, routed)           0.000     3.436    EventBuilder_logic/EventWdCnt[11]_i_1_n_0
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.259     4.716    EventBuilder_logic/SysClk
    SLICE_X40Y44         FDRE                                         r  EventBuilder_logic/EventWdCnt_reg[11]/C
                         clock pessimism              0.391     5.107    
                         clock uncertainty           -0.066     5.041    
    SLICE_X40Y44         FDRE (Setup_fdre_C_D)        0.032     5.073    EventBuilder_logic/EventWdCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -3.436    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[1][3][1]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[0][4][8]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.217ns (28.423%)  route 3.065ns (71.577%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 4.719 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.365    -1.119    EventBuilder_logic/SysClk
    SLICE_X46Y36         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.433    -0.686 r  EventBuilder_logic/BufferRdAdd_reg[1][3][1]/Q
                         net (fo=2, routed)           1.167     0.481    EventBuilder_logic/BufferRdAdd[1][3][1]
    SLICE_X52Y39         LUT6 (Prop_lut6_I0_O)        0.105     0.586 r  EventBuilder_logic/BufferRdAdd[0][0][3]_i_23/O
                         net (fo=1, routed)           0.000     0.586    EventBuilder_logic/BufferRdAdd[0][0][3]_i_23_n_0
    SLICE_X52Y39         MUXF7 (Prop_muxf7_I1_O)      0.206     0.792 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_10/O
                         net (fo=2, routed)           0.644     1.436    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_10_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.242     1.678 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_21/O
                         net (fo=1, routed)           0.121     1.800    EventBuilder_logic/BufferRdAdd[0][0][9]_i_21_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.105     1.905 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_7/O
                         net (fo=3, routed)           0.463     2.367    EventBuilder_logic/BufferRdAdd[0][0][9]_i_7_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I0_O)        0.126     2.493 r  EventBuilder_logic/BufferRdAdd[0][0][8]_i_1/O
                         net (fo=16, routed)          0.670     3.163    EventBuilder_logic/BufferRdAdd[0][0]0_in[8]
    SLICE_X55Y39         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.262     4.719    EventBuilder_logic/SysClk
    SLICE_X55Y39         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][4][8]/C
                         clock pessimism              0.375     5.094    
                         clock uncertainty           -0.066     5.028    
    SLICE_X55Y39         FDRE (Setup_fdre_C_D)       -0.206     4.822    EventBuilder_logic/BufferRdAdd_reg[0][4][8]
  -------------------------------------------------------------------
                         required time                          4.822    
                         arrival time                          -3.163    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[1][3][1]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[0][7][8]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.323ns  (logic 1.217ns (28.154%)  route 3.106ns (71.846%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 4.714 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.365    -1.119    EventBuilder_logic/SysClk
    SLICE_X46Y36         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.433    -0.686 r  EventBuilder_logic/BufferRdAdd_reg[1][3][1]/Q
                         net (fo=2, routed)           1.167     0.481    EventBuilder_logic/BufferRdAdd[1][3][1]
    SLICE_X52Y39         LUT6 (Prop_lut6_I0_O)        0.105     0.586 r  EventBuilder_logic/BufferRdAdd[0][0][3]_i_23/O
                         net (fo=1, routed)           0.000     0.586    EventBuilder_logic/BufferRdAdd[0][0][3]_i_23_n_0
    SLICE_X52Y39         MUXF7 (Prop_muxf7_I1_O)      0.206     0.792 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_10/O
                         net (fo=2, routed)           0.644     1.436    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_10_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.242     1.678 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_21/O
                         net (fo=1, routed)           0.121     1.800    EventBuilder_logic/BufferRdAdd[0][0][9]_i_21_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.105     1.905 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_7/O
                         net (fo=3, routed)           0.463     2.367    EventBuilder_logic/BufferRdAdd[0][0][9]_i_7_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I0_O)        0.126     2.493 r  EventBuilder_logic/BufferRdAdd[0][0][8]_i_1/O
                         net (fo=16, routed)          0.711     3.204    EventBuilder_logic/BufferRdAdd[0][0]0_in[8]
    SLICE_X46Y38         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][7][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.257     4.714    EventBuilder_logic/SysClk
    SLICE_X46Y38         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][7][8]/C
                         clock pessimism              0.391     5.105    
                         clock uncertainty           -0.066     5.039    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)       -0.174     4.865    EventBuilder_logic/BufferRdAdd_reg[0][7][8]
  -------------------------------------------------------------------
                         required time                          4.865    
                         arrival time                          -3.204    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[1][3][1]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/BufferRdAdd_reg[1][4][8]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.217ns (28.270%)  route 3.088ns (71.730%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 4.713 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.119ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.365    -1.119    EventBuilder_logic/SysClk
    SLICE_X46Y36         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.433    -0.686 r  EventBuilder_logic/BufferRdAdd_reg[1][3][1]/Q
                         net (fo=2, routed)           1.167     0.481    EventBuilder_logic/BufferRdAdd[1][3][1]
    SLICE_X52Y39         LUT6 (Prop_lut6_I0_O)        0.105     0.586 r  EventBuilder_logic/BufferRdAdd[0][0][3]_i_23/O
                         net (fo=1, routed)           0.000     0.586    EventBuilder_logic/BufferRdAdd[0][0][3]_i_23_n_0
    SLICE_X52Y39         MUXF7 (Prop_muxf7_I1_O)      0.206     0.792 r  EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_10/O
                         net (fo=2, routed)           0.644     1.436    EventBuilder_logic/BufferRdAdd_reg[0][0][3]_i_10_n_0
    SLICE_X52Y37         LUT5 (Prop_lut5_I0_O)        0.242     1.678 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_21/O
                         net (fo=1, routed)           0.121     1.800    EventBuilder_logic/BufferRdAdd[0][0][9]_i_21_n_0
    SLICE_X52Y37         LUT6 (Prop_lut6_I3_O)        0.105     1.905 r  EventBuilder_logic/BufferRdAdd[0][0][9]_i_7/O
                         net (fo=3, routed)           0.463     2.367    EventBuilder_logic/BufferRdAdd[0][0][9]_i_7_n_0
    SLICE_X53Y36         LUT3 (Prop_lut3_I0_O)        0.126     2.493 r  EventBuilder_logic/BufferRdAdd[0][0][8]_i_1/O
                         net (fo=16, routed)          0.693     3.186    EventBuilder_logic/BufferRdAdd[0][0]0_in[8]
    SLICE_X47Y36         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][4][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.256     4.713    EventBuilder_logic/SysClk
    SLICE_X47Y36         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][4][8]/C
                         clock pessimism              0.394     5.107    
                         clock uncertainty           -0.066     5.041    
    SLICE_X47Y36         FDRE (Setup_fdre_C_D)       -0.189     4.852    EventBuilder_logic/BufferRdAdd_reg[1][4][8]
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -3.186    
  -------------------------------------------------------------------
                         slack                                  1.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[1][2][6]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.569%)  route 0.155ns (52.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.563    -0.468    EventBuilder_logic/SysClk
    SLICE_X49Y37         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  EventBuilder_logic/BufferRdAdd_reg[1][2][6]/Q
                         net (fo=2, routed)           0.155    -0.171    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y14         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.869    -0.820    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y14         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.405    -0.415    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.232    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[1][2][8]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.362%)  route 0.175ns (51.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.562    -0.469    EventBuilder_logic/SysClk
    SLICE_X50Y36         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.305 r  EventBuilder_logic/BufferRdAdd_reg[1][2][8]/Q
                         net (fo=2, routed)           0.175    -0.130    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB18_X1Y14         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.869    -0.820    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y14         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.425    -0.395    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.212    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[1][5][6]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.729%)  route 0.214ns (60.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.562    -0.469    EventBuilder_logic/SysClk
    SLICE_X55Y36         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[1][5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  EventBuilder_logic/BufferRdAdd_reg[1][5][6]/Q
                         net (fo=2, routed)           0.214    -0.114    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X2Y15         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.870    -0.819    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y15         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.425    -0.394    
    RAMB18_X2Y15         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.211    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[0][4][6]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.123%)  route 0.219ns (60.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.564    -0.467    EventBuilder_logic/SysClk
    SLICE_X55Y39         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  EventBuilder_logic/BufferRdAdd_reg[0][4][6]/Q
                         net (fo=2, routed)           0.219    -0.106    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X2Y16         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.874    -0.815    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y16         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.425    -0.390    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.207    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[0][5][3]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.825%)  route 0.213ns (60.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.564    -0.467    EventBuilder_logic/SysClk
    SLICE_X48Y39         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  EventBuilder_logic/BufferRdAdd_reg[0][5][3]/Q
                         net (fo=2, routed)           0.213    -0.113    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[3]
    RAMB18_X1Y16         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.873    -0.816    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.405    -0.411    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.228    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.558    -0.473    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X15Y30         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.276    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X15Y30         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.826    -0.864    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X15Y30         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.391    -0.473    
    SLICE_X15Y30         FDRE (Hold_fdre_C_D)         0.075    -0.398    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[0][4][5]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.346%)  route 0.247ns (63.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.564    -0.467    EventBuilder_logic/SysClk
    SLICE_X55Y39         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  EventBuilder_logic/BufferRdAdd_reg[0][4][5]/Q
                         net (fo=2, routed)           0.247    -0.079    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X2Y16         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.874    -0.815    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y16         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.425    -0.390    
    RAMB18_X2Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.207    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[0][2][5]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.304%)  route 0.247ns (63.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.564    -0.467    EventBuilder_logic/SysClk
    SLICE_X51Y39         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  EventBuilder_logic/BufferRdAdd_reg[0][2][5]/Q
                         net (fo=2, routed)           0.247    -0.078    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y17         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.873    -0.816    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y17         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.425    -0.391    
    RAMB18_X1Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.208    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.553    -0.478    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y27         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.064    -0.273    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X28Y27         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.820    -0.870    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y27         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.392    -0.478    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.075    -0.403    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 EventBuilder_logic/BufferRdAdd_reg[0][5][5]/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.052%)  route 0.235ns (58.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.565    -0.466    EventBuilder_logic/SysClk
    SLICE_X50Y40         FDRE                                         r  EventBuilder_logic/BufferRdAdd_reg[0][5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.302 r  EventBuilder_logic/BufferRdAdd_reg[0][5][5]/Q
                         net (fo=2, routed)           0.235    -0.066    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB18_X1Y16         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.873    -0.816    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X1Y16         RAMB18E1                                     r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.425    -0.391    
    RAMB18_X1Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.208    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SysClk_PLL_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X2Y18     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X2Y17     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y17     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X2Y19     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[3].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X2Y16     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y16     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y18     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y19     AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[7].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X1Y12     AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         6.250       4.080      RAMB18_X2Y14     AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].AFEBuff/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X14Y33     EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X14Y33     EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X34Y32     EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X34Y32     EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X44Y60     RDDL_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X44Y60     RDDL_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X44Y60     RDDL_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X44Y60     RDDL_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X40Y57     WRDL_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X40Y57     WRDL_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X14Y33     EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X14Y33     EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X34Y32     EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.125       2.271      SLICE_X34Y32     EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X44Y60     RDDL_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X44Y60     RDDL_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X44Y60     RDDL_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X44Y60     RDDL_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X40Y57     WRDL_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         3.125       2.625      SLICE_X40Y57     WRDL_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL_0
  To Clock:  clkfbout_PLL_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         6.250       4.658      BUFGCTRL_X0Y7    PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.250       5.001      MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.250       93.750     MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.250       207.110    MMCME2_ADV_X0Y0  PLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.958ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.969ns  (logic 1.724ns (28.880%)  route 4.245ns (71.120%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.580 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.671     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.256     5.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.678     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.267     6.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.741     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.128     7.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.156     8.669    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.268     8.937 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.937    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.277    35.857    
                         clock uncertainty           -0.035    35.821    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.074    35.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         35.895    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 26.958    

Slack (MET) :             26.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.724ns (28.948%)  route 4.231ns (71.052%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.580 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.671     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.256     5.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.678     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.267     6.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.741     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.128     7.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.142     8.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.268     8.923 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.923    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.277    35.857    
                         clock uncertainty           -0.035    35.821    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.074    35.895    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         35.895    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                 26.972    

Slack (MET) :             27.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.724ns (29.625%)  route 4.095ns (70.375%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.580 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.671     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.256     5.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.678     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.267     6.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.741     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.128     7.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.006     8.519    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.268     8.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     8.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.277    35.857    
                         clock uncertainty           -0.035    35.821    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.076    35.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         35.897    
                         arrival time                          -8.787    
  -------------------------------------------------------------------
                         slack                                 27.110    

Slack (MET) :             27.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 1.724ns (30.685%)  route 3.894ns (69.315%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.580 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.671     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.256     5.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.678     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.267     6.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.741     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.128     7.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.805     8.318    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X8Y45          LUT3 (Prop_lut3_I1_O)        0.268     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.586    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.277    35.857    
                         clock uncertainty           -0.035    35.821    
    SLICE_X8Y45          FDRE (Setup_fdre_C_D)        0.072    35.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.893    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                 27.307    

Slack (MET) :             27.525ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 1.724ns (31.922%)  route 3.677ns (68.078%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.580 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.671     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.256     5.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.678     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.267     6.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.741     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.128     7.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.587     8.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X8Y43          LUT3 (Prop_lut3_I1_O)        0.268     8.368 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.368    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.277    35.857    
                         clock uncertainty           -0.035    35.821    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.072    35.893    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.893    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                 27.525    

Slack (MET) :             27.533ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 1.724ns (31.946%)  route 3.673ns (68.054%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.580ns = ( 35.580 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.671     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.256     5.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.678     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.267     6.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.741     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.128     7.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.583     8.096    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X8Y43          LUT3 (Prop_lut3_I1_O)        0.268     8.364 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.364    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.262    35.580    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.277    35.857    
                         clock uncertainty           -0.035    35.821    
    SLICE_X8Y43          FDRE (Setup_fdre_C_D)        0.076    35.897    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.897    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 27.533    

Slack (MET) :             27.639ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 1.538ns (28.718%)  route 3.818ns (71.282%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 35.647 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.671     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.256     5.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.678     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.267     6.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.811     7.456    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I0_O)        0.105     7.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.657     8.218    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X5Y45          LUT6 (Prop_lut6_I0_O)        0.105     8.323 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.323    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.329    35.647    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.321    35.968    
                         clock uncertainty           -0.035    35.932    
    SLICE_X5Y45          FDRE (Setup_fdre_C_D)        0.030    35.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         35.962    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                 27.639    

Slack (MET) :             27.844ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 1.724ns (33.356%)  route 3.444ns (66.644%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 35.647 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.671     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.256     5.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.678     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.267     6.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.741     7.385    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X5Y45          LUT5 (Prop_lut5_I1_O)        0.128     7.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.355     7.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I2_O)        0.268     8.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.329    35.647    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.293    35.940    
                         clock uncertainty           -0.035    35.904    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.076    35.980    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         35.980    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                 27.844    

Slack (MET) :             28.058ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.951ns  (logic 1.538ns (31.066%)  route 3.413ns (68.934%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 35.647 - 33.000 ) 
    Source Clock Delay      (SCD):    2.968ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.439     2.968    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.348     3.316 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.671     4.986    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X4Y45          LUT4 (Prop_lut4_I1_O)        0.256     5.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_7/O
                         net (fo=2, routed)           0.678     5.921    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[25]
    SLICE_X3Y45          LUT6 (Prop_lut6_I4_O)        0.267     6.188 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7/O
                         net (fo=1, routed)           0.000     6.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_7_n_0
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.645 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.938     7.583    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.105     7.688 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.125     7.813    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.105     7.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.918    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X6Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.329    35.647    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X6Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.293    35.940    
                         clock uncertainty           -0.035    35.904    
    SLICE_X6Y44          FDRE (Setup_fdre_C_D)        0.072    35.976    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         35.976    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                 28.058    

Slack (MET) :             28.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.704ns  (logic 0.762ns (20.574%)  route 2.942ns (79.426%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.433     3.335 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.105     4.135 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.734     4.869    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.105     4.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.879     5.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.119     5.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.634     6.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X2Y51          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316    35.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X2Y51          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.211    35.845    
                         clock uncertainty           -0.035    35.810    
    SLICE_X2Y51          FDRE (Setup_fdre_C_R)       -0.585    35.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         35.225    
                         arrival time                          -6.605    
  -------------------------------------------------------------------
                         slack                                 28.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.240%)  route 0.110ns (43.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.590     1.302    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X5Y58          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.141     1.443 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.110     1.552    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X6Y58          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.860     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X6Y58          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.368     1.318    
    SLICE_X6Y58          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.269%)  route 0.129ns (47.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y58          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.129     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X10Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X10Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.347     1.311    
    SLICE_X10Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.252%)  route 0.129ns (47.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X9Y58          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.129     1.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X10Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X10Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.347     1.311    
    SLICE_X10Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.435    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           1.544    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.055     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X9Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
                         clock pessimism             -0.383     1.278    
    SLICE_X9Y48          FDRE (Hold_fdre_C_D)         0.075     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.661ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.055     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X9Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.837     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
                         clock pessimism             -0.383     1.278    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.075     1.353    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.055     1.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X9Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C
                         clock pessimism             -0.383     1.277    
    SLICE_X9Y46          FDRE (Hold_fdre_C_D)         0.075     1.352    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y64          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDPE (Prop_fdpe_C_Q)         0.141     1.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg1
    SLICE_X3Y64          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X3Y64          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.383     1.301    
    SLICE_X3Y64          FDPE (Hold_fdpe_C_D)         0.075     1.376    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.563     1.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X13Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDCE (Prop_fdce_C_Q)         0.141     1.416 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.471    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X13Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X13Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.383     1.275    
    SLICE_X13Y57         FDCE (Hold_fdce_C_D)         0.075     1.350    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.688ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.593     1.305    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X3Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.055     1.501    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X3Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.863     1.688    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X3Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.384     1.305    
    SLICE_X3Y53          FDRE (Hold_fdre_C_D)         0.075     1.380    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.501    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.848%)  route 0.058ns (29.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.683ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.383ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.589     1.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X0Y64          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDCE (Prop_fdce_C_Q)         0.141     1.442 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.058     1.500    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X0Y64          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.858     1.683    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X0Y64          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.383     1.301    
    SLICE_X0Y64          FDCE (Hold_fdce_C_D)         0.076     1.377    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.500    
  -------------------------------------------------------------------
                         slack                                  0.123    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y5  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X5Y48    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y49    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y49    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X3Y49    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y49    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y49    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y48    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y48    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X2Y48    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X6Y57    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  SysClk_PLL_0
  To Clock:  Clk_80MHz_PLL_AFE_1

Setup :            0  Failing Endpoints,  Worst Slack        0.762ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferIn_reg[1][6][14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        7.629ns  (logic 0.484ns (6.344%)  route 7.145ns (93.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 13.749 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          4.844    10.344    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X48Y26         LUT5 (Prop_lut5_I2_O)        0.105    10.449 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferIn[1][6][14]_i_1/O
                         net (fo=1, routed)           2.301    12.750    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferIn[1][6][14]_i_1_n_0
    SLICE_X48Y26         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferIn_reg[1][6][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.249    13.749    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y26         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferIn_reg[1][6][14]/C
                         clock pessimism              0.000    13.749    
                         clock uncertainty           -0.205    13.544    
    SLICE_X48Y26         FDRE (Setup_fdre_C_D)       -0.032    13.512    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].BufferIn_reg[1][6][14]
  -------------------------------------------------------------------
                         required time                         13.512    
                         arrival time                         -12.750    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.815ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0][14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        7.582ns  (logic 0.484ns (6.383%)  route 7.098ns (93.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 13.755 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          4.684    10.184    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X49Y29         LUT5 (Prop_lut5_I2_O)        0.105    10.289 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn[1][0][14]_i_1/O
                         net (fo=1, routed)           2.414    12.703    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn[1][0][14]_i_1_n_0
    SLICE_X48Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.255    13.755    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0][14]/C
                         clock pessimism              0.000    13.755    
                         clock uncertainty           -0.205    13.550    
    SLICE_X48Y31         FDRE (Setup_fdre_C_D)       -0.032    13.518    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[0].BufferIn_reg[1][0][14]
  -------------------------------------------------------------------
                         required time                         13.518    
                         arrival time                         -12.703    
  -------------------------------------------------------------------
                         slack                                  0.815    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn_reg[1][3][14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        7.495ns  (logic 0.484ns (6.458%)  route 7.011ns (93.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 13.756 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          4.446     9.946    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X49Y32         LUT5 (Prop_lut5_I2_O)        0.105    10.051 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn[1][3][14]_i_1/O
                         net (fo=1, routed)           2.565    12.616    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn[1][3][14]_i_1_n_0
    SLICE_X49Y32         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn_reg[1][3][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.256    13.756    AFE_DataPath_inst/Clk_80MHz
    SLICE_X49Y32         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn_reg[1][3][14]/C
                         clock pessimism              0.000    13.756    
                         clock uncertainty           -0.205    13.551    
    SLICE_X49Y32         FDRE (Setup_fdre_C_D)       -0.032    13.519    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[3].BufferIn_reg[1][3][14]
  -------------------------------------------------------------------
                         required time                         13.519    
                         arrival time                         -12.616    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].ADCSmplCntr_reg[0][6][0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        7.437ns  (logic 0.484ns (6.508%)  route 6.953ns (93.492%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 13.763 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[0]/Q
                         net (fo=35, routed)          4.430     9.930    AFE_DataPath_inst/ADCSmplCntReg[0]
    SLICE_X53Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.035 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].ADCSmplCntr[0][6][0]_i_1/O
                         net (fo=1, routed)           2.523    12.558    AFE_DataPath_inst/ADCSmplCntr[0][6][0]
    SLICE_X53Y46         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].ADCSmplCntr_reg[0][6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.263    13.763    AFE_DataPath_inst/Clk_80MHz
    SLICE_X53Y46         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].ADCSmplCntr_reg[0][6][0]/C
                         clock pessimism              0.000    13.763    
                         clock uncertainty           -0.205    13.558    
    SLICE_X53Y46         FDCE (Setup_fdce_C_D)       -0.047    13.511    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[6].ADCSmplCntr_reg[0][6][0]
  -------------------------------------------------------------------
                         required time                         13.511    
                         arrival time                         -12.558    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        7.432ns  (logic 0.484ns (6.512%)  route 6.948ns (93.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.263ns = ( 13.763 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          4.800    10.300    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X53Y46         LUT5 (Prop_lut5_I2_O)        0.105    10.405 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn[0][2][14]_i_1/O
                         net (fo=1, routed)           2.148    12.553    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn[0][2][14]_i_1_n_0
    SLICE_X52Y46         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.263    13.763    AFE_DataPath_inst/Clk_80MHz
    SLICE_X52Y46         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][14]/C
                         clock pessimism              0.000    13.763    
                         clock uncertainty           -0.205    13.558    
    SLICE_X52Y46         FDRE (Setup_fdre_C_D)       -0.004    13.554    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][14]
  -------------------------------------------------------------------
                         required time                         13.554    
                         arrival time                         -12.553    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ControllerNo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn_reg[1][1][14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        7.120ns  (logic 0.538ns (7.556%)  route 6.582ns (92.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.327ns = ( 13.827 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.125ns = ( 5.125 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.359     5.125    AFE_DataPath_inst/SysClk
    SLICE_X38Y33         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.433     5.558 r  AFE_DataPath_inst/ControllerNo_reg[3]/Q
                         net (fo=17, routed)          4.486    10.044    AFE_DataPath_inst/ControllerNo[3]
    SLICE_X59Y38         LUT5 (Prop_lut5_I4_O)        0.105    10.149 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn[1][1][14]_i_1/O
                         net (fo=1, routed)           2.096    12.245    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn[1][1][14]_i_1_n_0
    SLICE_X58Y38         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn_reg[1][1][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.327    13.827    AFE_DataPath_inst/Clk_80MHz
    SLICE_X58Y38         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn_reg[1][1][14]/C
                         clock pessimism              0.000    13.827    
                         clock uncertainty           -0.205    13.622    
    SLICE_X58Y38         FDRE (Setup_fdre_C_D)       -0.032    13.590    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].BufferIn_reg[1][1][14]
  -------------------------------------------------------------------
                         required time                         13.590    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.347ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].ADCSmplCntr_reg[0][4][0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        7.153ns  (logic 0.484ns (6.766%)  route 6.669ns (93.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 13.830 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[0]/Q
                         net (fo=35, routed)          4.414     9.914    AFE_DataPath_inst/ADCSmplCntReg[0]
    SLICE_X59Y44         LUT5 (Prop_lut5_I0_O)        0.105    10.019 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].ADCSmplCntr[0][4][0]_i_1/O
                         net (fo=1, routed)           2.255    12.274    AFE_DataPath_inst/ADCSmplCntr[0][4][0]
    SLICE_X60Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].ADCSmplCntr_reg[0][4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.330    13.830    AFE_DataPath_inst/Clk_80MHz
    SLICE_X60Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].ADCSmplCntr_reg[0][4][0]/C
                         clock pessimism              0.000    13.830    
                         clock uncertainty           -0.205    13.625    
    SLICE_X60Y44         FDCE (Setup_fdce_C_D)       -0.004    13.621    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].ADCSmplCntr_reg[0][4][0]
  -------------------------------------------------------------------
                         required time                         13.621    
                         arrival time                         -12.274    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].BufferIn_reg[1][7][14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.993ns  (logic 0.484ns (6.921%)  route 6.509ns (93.079%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 13.751 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          4.011     9.511    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X41Y27         LUT5 (Prop_lut5_I2_O)        0.105     9.616 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].BufferIn[1][7][14]_i_1/O
                         net (fo=1, routed)           2.498    12.114    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].BufferIn[1][7][14]_i_1_n_0
    SLICE_X48Y27         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].BufferIn_reg[1][7][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.251    13.751    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y27         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].BufferIn_reg[1][7][14]/C
                         clock pessimism              0.000    13.751    
                         clock uncertainty           -0.205    13.546    
    SLICE_X48Y27         FDRE (Setup_fdre_C_D)       -0.032    13.514    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].BufferIn_reg[1][7][14]
  -------------------------------------------------------------------
                         required time                         13.514    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.577ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn_reg[1][5][15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.794ns  (logic 0.484ns (7.124%)  route 6.310ns (92.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.256ns = ( 13.756 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDPE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDPE (Prop_fdpe_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[3]/Q
                         net (fo=35, routed)          3.701     9.201    AFE_DataPath_inst/ADCSmplCntReg[3]
    SLICE_X41Y31         LUT5 (Prop_lut5_I2_O)        0.105     9.306 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn[1][5][15]_i_2/O
                         net (fo=1, routed)           2.609    11.915    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn[1][5][15]_i_2_n_0
    SLICE_X55Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn_reg[1][5][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.256    13.756    AFE_DataPath_inst/Clk_80MHz
    SLICE_X55Y31         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn_reg[1][5][15]/C
                         clock pessimism              0.000    13.756    
                         clock uncertainty           -0.205    13.551    
    SLICE_X55Y31         FDRE (Setup_fdre_C_D)       -0.059    13.492    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[5].BufferIn_reg[1][5][15]
  -------------------------------------------------------------------
                         required time                         13.492    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  1.577    

Slack (MET) :             1.671ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].ADCSmplCntr_reg[0][5][1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (Clk_80MHz_PLL_AFE_1 rise@12.500ns - SysClk_PLL_0 rise@6.250ns)
  Data Path Delay:        6.779ns  (logic 0.484ns (7.140%)  route 6.295ns (92.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.246ns = ( 13.746 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 5.121 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     7.120 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     8.185    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924     2.261 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     3.685    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     3.766 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354     5.121    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.379     5.500 r  AFE_DataPath_inst/ADCSmplCntReg_reg[1]/Q
                         net (fo=37, routed)          6.295    11.795    AFE_DataPath_inst/ADCSmplCntReg[1]
    SLICE_X47Y50         LUT6 (Prop_lut6_I5_O)        0.105    11.900 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].ADCSmplCntr[0][5][1]_i_1/O
                         net (fo=1, routed)           0.000    11.900    AFE_DataPath_inst/ADCSmplCntr[0][5][1]
    SLICE_X47Y50         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].ADCSmplCntr_reg[0][5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285    13.785    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    11.070 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    12.423    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.246    13.746    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y50         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].ADCSmplCntr_reg[0][5][1]/C
                         clock pessimism              0.000    13.746    
                         clock uncertainty           -0.205    13.541    
    SLICE_X47Y50         FDCE (Setup_fdce_C_D)        0.030    13.571    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[5].ADCSmplCntr_reg[0][5][1]
  -------------------------------------------------------------------
                         required time                         13.571    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  1.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/ControllerNo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn_reg[1][2][14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.431ns (12.563%)  route 3.000ns (87.437%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    -1.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.252    -1.541    AFE_DataPath_inst/SysClk
    SLICE_X38Y33         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.347    -1.194 r  AFE_DataPath_inst/ControllerNo_reg[3]/Q
                         net (fo=17, routed)          3.000     1.806    AFE_DataPath_inst/ControllerNo[3]
    SLICE_X46Y35         LUT5 (Prop_lut5_I4_O)        0.084     1.890 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn[1][2][14]_i_1/O
                         net (fo=1, routed)           0.000     1.890    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn[1][2][14]_i_1_n_0
    SLICE_X46Y35         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn_reg[1][2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.363     1.363    AFE_DataPath_inst/Clk_80MHz
    SLICE_X46Y35         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn_reg[1][2][14]/C
                         clock pessimism              0.000     1.363    
                         clock uncertainty            0.205     1.568    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.271     1.839    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn_reg[1][2][14]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].ADCSmplCntr_reg[1][7][2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.456ns  (logic 0.388ns (11.228%)  route 3.068ns (88.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    -1.549ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.244    -1.549    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.304    -1.245 r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/Q
                         net (fo=37, routed)          3.068     1.823    AFE_DataPath_inst/ADCSmplCntReg[2]
    SLICE_X38Y28         LUT5 (Prop_lut5_I4_O)        0.084     1.907 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].ADCSmplCntr[1][7][2]_i_1/O
                         net (fo=1, routed)           0.000     1.907    AFE_DataPath_inst/ADCSmplCntr[1][7][2]
    SLICE_X38Y28         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].ADCSmplCntr_reg[1][7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.353     1.353    AFE_DataPath_inst/Clk_80MHz
    SLICE_X38Y28         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].ADCSmplCntr_reg[1][7][2]/C
                         clock pessimism              0.000     1.353    
                         clock uncertainty            0.205     1.558    
    SLICE_X38Y28         FDCE (Hold_fdce_C_D)         0.275     1.833    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[7].ADCSmplCntr_reg[1][7][2]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Trigger_logic/TrigReq_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.388ns (12.307%)  route 2.765ns (87.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.257    -1.536    Trigger_logic/SysClk
    SLICE_X31Y40         FDCE                                         r  Trigger_logic/TrigReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.304    -1.232 r  Trigger_logic/TrigReq_reg/Q
                         net (fo=36, routed)          0.867    -0.365    AFE_DataPath_inst/TrigReq
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.084    -0.281 r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset[0][0]_i_1/O
                         net (fo=12, routed)          1.898     1.617    AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset[0][0]_i_1_n_0
    SLICE_X48Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.374     1.374    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][4]/C
                         clock pessimism              0.000     1.374    
                         clock uncertainty            0.205     1.579    
    SLICE_X48Y49         FDCE (Hold_fdce_C_CE)       -0.040     1.539    AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Trigger_logic/TrigReq_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.388ns (12.307%)  route 2.765ns (87.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.257    -1.536    Trigger_logic/SysClk
    SLICE_X31Y40         FDCE                                         r  Trigger_logic/TrigReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.304    -1.232 r  Trigger_logic/TrigReq_reg/Q
                         net (fo=36, routed)          0.867    -0.365    AFE_DataPath_inst/TrigReq
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.084    -0.281 r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset[0][0]_i_1/O
                         net (fo=12, routed)          1.898     1.617    AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset[0][0]_i_1_n_0
    SLICE_X48Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.374     1.374    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][5]/C
                         clock pessimism              0.000     1.374    
                         clock uncertainty            0.205     1.579    
    SLICE_X48Y49         FDCE (Hold_fdce_C_CE)       -0.040     1.539    AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][5]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Trigger_logic/TrigReq_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][6]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.388ns (12.307%)  route 2.765ns (87.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.257    -1.536    Trigger_logic/SysClk
    SLICE_X31Y40         FDCE                                         r  Trigger_logic/TrigReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.304    -1.232 r  Trigger_logic/TrigReq_reg/Q
                         net (fo=36, routed)          0.867    -0.365    AFE_DataPath_inst/TrigReq
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.084    -0.281 r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset[0][0]_i_1/O
                         net (fo=12, routed)          1.898     1.617    AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset[0][0]_i_1_n_0
    SLICE_X48Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.374     1.374    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][6]/C
                         clock pessimism              0.000     1.374    
                         clock uncertainty            0.205     1.579    
    SLICE_X48Y49         FDCE (Hold_fdce_C_CE)       -0.040     1.539    AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Trigger_logic/TrigReq_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][7]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 0.388ns (12.307%)  route 2.765ns (87.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    -1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.257    -1.536    Trigger_logic/SysClk
    SLICE_X31Y40         FDCE                                         r  Trigger_logic/TrigReq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.304    -1.232 r  Trigger_logic/TrigReq_reg/Q
                         net (fo=36, routed)          0.867    -0.365    AFE_DataPath_inst/TrigReq
    SLICE_X42Y47         LUT3 (Prop_lut3_I0_O)        0.084    -0.281 r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset[0][0]_i_1/O
                         net (fo=12, routed)          1.898     1.617    AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset[0][0]_i_1_n_0
    SLICE_X48Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.374     1.374    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y49         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][7]/C
                         clock pessimism              0.000     1.374    
                         clock uncertainty            0.205     1.579    
    SLICE_X48Y49         FDCE (Hold_fdce_C_CE)       -0.040     1.539    AFE_DataPath_inst/Gen_Two_AFEs[0].uBunchOffset_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/PortNo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 0.515ns (14.804%)  route 2.964ns (85.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        2.915ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.374ns
    Source Clock Delay      (SCD):    -1.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.252    -1.541    AFE_DataPath_inst/SysClk
    SLICE_X38Y33         FDCE                                         r  AFE_DataPath_inst/PortNo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.347    -1.194 r  AFE_DataPath_inst/PortNo_reg[0]/Q
                         net (fo=17, routed)          1.987     0.793    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][10][0]
    SLICE_X52Y49         LUT5 (Prop_lut5_I1_O)        0.084     0.877 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn[0][2][6]_i_2/O
                         net (fo=1, routed)           0.977     1.854    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn[0][2][6]_i_2_n_0
    SLICE_X52Y49         LUT6 (Prop_lut6_I0_O)        0.084     1.938 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn[0][2][6]_i_1/O
                         net (fo=1, routed)           0.000     1.938    AFE_DataPath_inst/AFE_Pipeline_inst_n_35
    SLICE_X52Y49         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.374     1.374    AFE_DataPath_inst/Clk_80MHz
    SLICE_X52Y49         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][6]/C
                         clock pessimism              0.000     1.374    
                         clock uncertainty            0.205     1.579    
    SLICE_X52Y49         FDRE (Hold_fdre_C_D)         0.271     1.850    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[2].BufferIn_reg[0][2][6]
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.388ns (11.295%)  route 3.047ns (88.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    -1.535ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.258    -1.535    AFE_DataPath_inst/SysClk
    SLICE_X36Y43         FDCE                                         r  AFE_DataPath_inst/BeamOffLength_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.304    -1.231 r  AFE_DataPath_inst/BeamOffLength_reg[1]/Q
                         net (fo=3, routed)           3.047     1.816    AFE_DataPath_inst/BeamOffLength[1]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.084     1.900 r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth[0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.900    AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth[0][1]_i_1_n_0
    SLICE_X36Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.368     1.368    AFE_DataPath_inst/Clk_80MHz
    SLICE_X36Y44         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][1]/C
                         clock pessimism              0.000     1.368    
                         clock uncertainty            0.205     1.573    
    SLICE_X36Y44         FDCE (Hold_fdce_C_D)         0.220     1.793    AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/ControllerNo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.431ns (12.467%)  route 3.026ns (87.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    -1.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.252    -1.541    AFE_DataPath_inst/SysClk
    SLICE_X38Y33         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.347    -1.194 r  AFE_DataPath_inst/ControllerNo_reg[2]/Q
                         net (fo=17, routed)          3.026     1.832    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13][2]
    SLICE_X57Y47         LUT6 (Prop_lut6_I2_O)        0.084     1.916 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn[0][0][13]_i_1/O
                         net (fo=1, routed)           0.000     1.916    AFE_DataPath_inst/AFE_Pipeline_inst_n_0
    SLICE_X57Y47         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.376     1.376    AFE_DataPath_inst/Clk_80MHz
    SLICE_X57Y47         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13]/C
                         clock pessimism              0.000     1.376    
                         clock uncertainty            0.205     1.581    
    SLICE_X57Y47         FDRE (Hold_fdre_C_D)         0.222     1.803    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/ControllerNo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn_reg[1][2][11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             Clk_80MHz_PLL_AFE_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (Clk_80MHz_PLL_AFE_1 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.388ns (11.083%)  route 3.113ns (88.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.909ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    -1.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.252    -1.541    AFE_DataPath_inst/SysClk
    SLICE_X39Y33         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDCE (Prop_fdce_C_Q)         0.304    -1.237 r  AFE_DataPath_inst/ControllerNo_reg[0]/Q
                         net (fo=17, routed)          3.113     1.876    AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].BufferIn_reg[0][0][13][0]
    SLICE_X56Y34         LUT6 (Prop_lut6_I2_O)        0.084     1.960 r  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn[1][2][11]_i_1/O
                         net (fo=1, routed)           0.000     1.960    AFE_DataPath_inst/AFE_Pipeline_inst_n_142
    SLICE_X56Y34         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn_reg[1][2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.368     1.368    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y34         FDRE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn_reg[1][2][11]/C
                         clock pessimism              0.000     1.368    
                         clock uncertainty            0.205     1.573    
    SLICE_X56Y34         FDRE (Hold_fdre_C_D)         0.271     1.844    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[2].BufferIn_reg[1][2][11]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.116    





---------------------------------------------------------------------------------------------------
From Clock:  SysClk_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Setup :           61  Failing Endpoints,  Worst Slack       -1.198ns,  Total Violation      -55.416ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 RDDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        2.003ns  (logic 0.484ns (24.162%)  route 1.519ns (75.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.130ns = ( 17.620 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.353    17.620    SysClk
    SLICE_X44Y60         FDCE                                         r  RDDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.379    17.999 r  RDDL_reg[0]/Q
                         net (fo=3, routed)           1.060    19.059    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[36]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.105    19.164 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M_i_2/O
                         net (fo=2, routed)           0.459    19.623    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X45Y60         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.244    18.451    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X45Y60         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.238    18.689    
                         clock uncertainty           -0.191    18.498    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)       -0.073    18.425    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         18.425    
                         arrival time                         -19.623    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.111ns  (required time - arrival time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        2.058ns  (logic 0.591ns (28.719%)  route 1.467ns (71.281%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 17.621 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354    17.621    SysClk
    SLICE_X41Y57         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.379    18.000 f  WRDL_reg[1]/Q
                         net (fo=13, routed)          0.745    18.745    OneWire/WRDL[1]
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.105    18.850 f  OneWire/OneWrRdROM[0]_i_3_comp/O
                         net (fo=9, routed)           0.722    19.572    OneWire/OneWrRdROM[0]_i_3_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I3_O)        0.107    19.679 r  OneWire/OneWWrtByte[0]_i_1/O
                         net (fo=1, routed)           0.000    19.679    OneWire/p_2_in[0]
    SLICE_X40Y58         FDCE                                         r  OneWire/OneWWrtByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.244    18.451    OneWire/clock
    SLICE_X40Y58         FDCE                                         r  OneWire/OneWWrtByte_reg[0]/C
                         clock pessimism              0.238    18.689    
                         clock uncertainty           -0.191    18.498    
    SLICE_X40Y58         FDCE (Setup_fdce_C_D)        0.069    18.567    OneWire/OneWWrtByte_reg[0]
  -------------------------------------------------------------------
                         required time                         18.567    
                         arrival time                         -19.679    
  -------------------------------------------------------------------
                         slack                                 -1.111    

Slack (VIOLATED) :        -1.101ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        2.010ns  (logic 0.589ns (29.301%)  route 1.421ns (70.699%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 17.621 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354    17.621    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.379    18.000 r  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.759    18.758    OneWire/WRDL[0]
    SLICE_X41Y58         LUT6 (Prop_lut6_I4_O)        0.105    18.863 f  OneWire/OneWWrtByte[7]_i_3_comp_1/O
                         net (fo=2, routed)           0.663    19.526    OneWire/OneWWrtByte[7]_i_3_n_0
    SLICE_X40Y58         LUT5 (Prop_lut5_I4_O)        0.105    19.631 r  OneWire/OneWWrtByte[2]_i_1/O
                         net (fo=1, routed)           0.000    19.631    OneWire/p_2_in[2]
    SLICE_X40Y58         FDCE                                         r  OneWire/OneWWrtByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.244    18.451    OneWire/clock
    SLICE_X40Y58         FDCE                                         r  OneWire/OneWWrtByte_reg[2]/C
                         clock pessimism              0.238    18.689    
                         clock uncertainty           -0.191    18.498    
    SLICE_X40Y58         FDCE (Setup_fdce_C_D)        0.032    18.530    OneWire/OneWWrtByte_reg[2]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -19.631    
  -------------------------------------------------------------------
                         slack                                 -1.101    

Slack (VIOLATED) :        -1.077ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWBitCount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.986ns  (logic 0.589ns (29.661%)  route 1.397ns (70.339%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 17.621 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354    17.621    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.379    18.000 f  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.752    18.752    OneWire/WRDL[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.105    18.857 r  OneWire/TempCtrl[3]_i_2/O
                         net (fo=3, routed)           0.645    19.502    OneWire/TempCtrl[3]_i_2_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I3_O)        0.105    19.607 r  OneWire/OneWBitCount[6]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.607    OneWire/OneWBitCount__0[6]
    SLICE_X40Y56         FDCE                                         r  OneWire/OneWBitCount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.245    18.452    OneWire/clock
    SLICE_X40Y56         FDCE                                         r  OneWire/OneWBitCount_reg[6]/C
                         clock pessimism              0.238    18.690    
                         clock uncertainty           -0.191    18.499    
    SLICE_X40Y56         FDCE (Setup_fdce_C_D)        0.030    18.529    OneWire/OneWBitCount_reg[6]
  -------------------------------------------------------------------
                         required time                         18.529    
                         arrival time                         -19.607    
  -------------------------------------------------------------------
                         slack                                 -1.077    

Slack (VIOLATED) :        -1.073ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWBitCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.984ns  (logic 0.589ns (29.688%)  route 1.395ns (70.312%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 17.621 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354    17.621    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.379    18.000 f  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.752    18.752    OneWire/WRDL[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.105    18.857 r  OneWire/TempCtrl[3]_i_2/O
                         net (fo=3, routed)           0.643    19.500    OneWire/TempCtrl[3]_i_2_n_0
    SLICE_X40Y56         LUT6 (Prop_lut6_I3_O)        0.105    19.605 r  OneWire/OneWBitCount[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.605    OneWire/OneWBitCount__0[2]
    SLICE_X40Y56         FDCE                                         r  OneWire/OneWBitCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.245    18.452    OneWire/clock
    SLICE_X40Y56         FDCE                                         r  OneWire/OneWBitCount_reg[2]/C
                         clock pessimism              0.238    18.690    
                         clock uncertainty           -0.191    18.499    
    SLICE_X40Y56         FDCE (Setup_fdce_C_D)        0.032    18.531    OneWire/OneWBitCount_reg[2]
  -------------------------------------------------------------------
                         required time                         18.531    
                         arrival time                         -19.605    
  -------------------------------------------------------------------
                         slack                                 -1.073    

Slack (VIOLATED) :        -1.048ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWBitCount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.957ns  (logic 0.589ns (30.091%)  route 1.368ns (69.909%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 17.621 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354    17.621    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.379    18.000 r  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.759    18.759    OneWire/WRDL[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.105    18.864 r  OneWire/TempCtrl[3]_i_1_replica_comp_4/O
                         net (fo=13, routed)          0.609    19.473    OneWire/TempCtrl[3]_i_1_n_0_repN
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.105    19.578 r  OneWire/OneWBitCount[4]_i_1/O
                         net (fo=1, routed)           0.000    19.578    OneWire/OneWBitCount__0[4]
    SLICE_X39Y57         FDCE                                         r  OneWire/OneWBitCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.244    18.451    OneWire/clock
    SLICE_X39Y57         FDCE                                         r  OneWire/OneWBitCount_reg[4]/C
                         clock pessimism              0.238    18.689    
                         clock uncertainty           -0.191    18.498    
    SLICE_X39Y57         FDCE (Setup_fdce_C_D)        0.032    18.530    OneWire/OneWBitCount_reg[4]
  -------------------------------------------------------------------
                         required time                         18.530    
                         arrival time                         -19.578    
  -------------------------------------------------------------------
                         slack                                 -1.048    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.752ns  (logic 0.484ns (27.619%)  route 1.268ns (72.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 17.621 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354    17.621    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.379    18.000 r  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.765    18.765    OneWire/WRDL[0]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.105    18.870 r  OneWire/OneWWrtByte[7]_i_1_comp_1/O
                         net (fo=8, routed)           0.503    19.373    OneWire/OneWWrtByte[7]_i_1_n_0
    SLICE_X40Y59         FDCE                                         r  OneWire/OneWWrtByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.244    18.451    OneWire/clock
    SLICE_X40Y59         FDCE                                         r  OneWire/OneWWrtByte_reg[4]/C
                         clock pessimism              0.238    18.689    
                         clock uncertainty           -0.191    18.498    
    SLICE_X40Y59         FDCE (Setup_fdce_C_CE)      -0.168    18.330    OneWire/OneWWrtByte_reg[4]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -19.373    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.752ns  (logic 0.484ns (27.619%)  route 1.268ns (72.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 17.621 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354    17.621    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.379    18.000 r  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.765    18.765    OneWire/WRDL[0]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.105    18.870 r  OneWire/OneWWrtByte[7]_i_1_comp_1/O
                         net (fo=8, routed)           0.503    19.373    OneWire/OneWWrtByte[7]_i_1_n_0
    SLICE_X40Y59         FDCE                                         r  OneWire/OneWWrtByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.244    18.451    OneWire/clock
    SLICE_X40Y59         FDCE                                         r  OneWire/OneWWrtByte_reg[5]/C
                         clock pessimism              0.238    18.689    
                         clock uncertainty           -0.191    18.498    
    SLICE_X40Y59         FDCE (Setup_fdce_C_CE)      -0.168    18.330    OneWire/OneWWrtByte_reg[5]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -19.373    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.043ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWWrtByte_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.752ns  (logic 0.484ns (27.619%)  route 1.268ns (72.381%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 17.621 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354    17.621    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.379    18.000 r  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.765    18.765    OneWire/WRDL[0]
    SLICE_X40Y59         LUT6 (Prop_lut6_I4_O)        0.105    18.870 r  OneWire/OneWWrtByte[7]_i_1_comp_1/O
                         net (fo=8, routed)           0.503    19.373    OneWire/OneWWrtByte[7]_i_1_n_0
    SLICE_X40Y59         FDCE                                         r  OneWire/OneWWrtByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.244    18.451    OneWire/clock
    SLICE_X40Y59         FDCE                                         r  OneWire/OneWWrtByte_reg[6]/C
                         clock pessimism              0.238    18.689    
                         clock uncertainty           -0.191    18.498    
    SLICE_X40Y59         FDCE (Setup_fdce_C_CE)      -0.168    18.330    OneWire/OneWWrtByte_reg[6]
  -------------------------------------------------------------------
                         required time                         18.330    
                         arrival time                         -19.373    
  -------------------------------------------------------------------
                         slack                                 -1.043    

Slack (VIOLATED) :        -1.039ns  (required time - arrival time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWrRdTmp_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (Clk_100MHz_PLL_0 rise@20.000ns - SysClk_PLL_0 rise@18.750ns)
  Data Path Delay:        1.950ns  (logic 0.589ns (30.198%)  route 1.361ns (69.802%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.548ns = ( 18.452 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.129ns = ( 17.621 - 18.750 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                     18.750    18.750 r  
    P15                                               0.000    18.750 r  VXO_P (IN)
                         net (fo=0)                   0.000    18.750    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870    19.620 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    20.685    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    14.761 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    16.185    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    16.266 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.354    17.621    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.379    18.000 r  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.752    18.752    OneWire/WRDL[0]
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.105    18.857 f  OneWire/TempCtrl[3]_i_2/O
                         net (fo=3, routed)           0.609    19.466    OneWire/TempCtrl[3]_i_2_n_0
    SLICE_X43Y56         LUT4 (Prop_lut4_I2_O)        0.105    19.571 r  OneWire/OneWrRdTmp[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    19.571    OneWire/OneWrRdTmp__0[0]
    SLICE_X43Y56         FDCE                                         r  OneWire/OneWrRdTmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     20.000    20.000 r  
    P15                                               0.000    20.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    20.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    20.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    21.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    15.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    17.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.245    18.452    OneWire/clock
    SLICE_X43Y56         FDCE                                         r  OneWire/OneWrRdTmp_reg[0]/C
                         clock pessimism              0.238    18.690    
                         clock uncertainty           -0.191    18.499    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)        0.033    18.532    OneWire/OneWrRdTmp_reg[0]
  -------------------------------------------------------------------
                         required time                         18.532    
                         arrival time                         -19.571    
  -------------------------------------------------------------------
                         slack                                 -1.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.141ns (20.176%)  route 0.558ns (79.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.560    -0.471    SysClk
    SLICE_X41Y57         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  WRDL_reg[1]/Q
                         net (fo=13, routed)          0.558     0.228    ILA_uC/U0/ila_core_inst/TRIGGER_I[35]
    SLICE_X42Y56         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][35]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.831    -0.859    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y56         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][35]_srl8/CLK
                         clock pessimism              0.707    -0.152    
                         clock uncertainty            0.191     0.039    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     0.147    ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][35]_srl8
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.228    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.141ns (19.880%)  route 0.568ns (80.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.560    -0.471    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.568     0.239    ILA_uC/U0/ila_core_inst/TRIGGER_I[34]
    SLICE_X42Y56         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.831    -0.859    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y56         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
                         clock pessimism              0.707    -0.152    
                         clock uncertainty            0.191     0.039    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.133    ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][34]_srl8
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.192ns (27.030%)  route 0.518ns (72.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.560    -0.471    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.518     0.189    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[34]
    SLICE_X43Y62         LUT2 (Prop_lut2_I0_O)        0.051     0.240 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M_i_2/O
                         net (fo=2, routed)           0.000     0.240    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X43Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.827    -0.863    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X43Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.707    -0.156    
                         clock uncertainty            0.191     0.035    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.098     0.133    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.133    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.192ns (27.030%)  route 0.518ns (72.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.560    -0.471    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.518     0.189    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[34]
    SLICE_X43Y62         LUT2 (Prop_lut2_I0_O)        0.051     0.240 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M_i_2/O
                         net (fo=2, routed)           0.000     0.240    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X43Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.827    -0.863    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X43Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.707    -0.156    
                         clock uncertainty            0.191     0.035    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.097     0.132    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.132    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 RDDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.141ns (18.299%)  route 0.630ns (81.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.560    -0.471    SysClk
    SLICE_X44Y60         FDCE                                         r  RDDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  RDDL_reg[1]/Q
                         net (fo=2, routed)           0.630     0.300    ILA_uC/U0/ila_core_inst/TRIGGER_I[37]
    SLICE_X42Y56         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.831    -0.859    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X42Y56         SRL16E                                       r  ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK
                         clock pessimism              0.707    -0.152    
                         clock uncertainty            0.191     0.039    
    SLICE_X42Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     0.154    ILA_uC/U0/ila_core_inst/shifted_data_in_reg[7][37]_srl8
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 RDDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.927%)  route 0.560ns (75.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.560    -0.471    SysClk
    SLICE_X44Y60         FDCE                                         r  RDDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  RDDL_reg[1]/Q
                         net (fo=2, routed)           0.560     0.231    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[37]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.276 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M_i_1/O
                         net (fo=2, routed)           0.000     0.276    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[1]
    SLICE_X45Y60         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.830    -0.860    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X45Y60         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.707    -0.153    
                         clock uncertainty            0.191     0.038    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.091     0.129    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 WRDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWrRdROM_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.231ns (30.652%)  route 0.523ns (69.348%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.560    -0.471    SysClk
    SLICE_X40Y57         FDCE                                         r  WRDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  WRDL_reg[0]/Q
                         net (fo=14, routed)          0.330     0.000    OneWire/WRDL[0]
    SLICE_X39Y58         LUT6 (Prop_lut6_I4_O)        0.045     0.045 f  OneWire/OneWrRdROM[0]_i_3_comp/O
                         net (fo=9, routed)           0.193     0.238    OneWire/OneWrRdROM[0]_i_3_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.283 r  OneWire/OneWrRdROM[0]_i_1/O
                         net (fo=1, routed)           0.000     0.283    OneWire/OneWrRdROM__0[0]
    SLICE_X39Y58         FDCE                                         r  OneWire/OneWrRdROM_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.828    -0.861    OneWire/clock
    SLICE_X39Y58         FDCE                                         r  OneWire/OneWrRdROM_reg[0]/C
                         clock pessimism              0.707    -0.154    
                         clock uncertainty            0.191     0.037    
    SLICE_X39Y58         FDCE (Hold_fdce_C_D)         0.092     0.129    OneWire/OneWrRdROM_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 RDDL_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.432%)  route 0.575ns (75.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.560    -0.471    SysClk
    SLICE_X44Y60         FDCE                                         r  RDDL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.330 r  RDDL_reg[0]/Q
                         net (fo=3, routed)           0.575     0.246    ILA_uC/U0/ila_core_inst/u_trig/U_TM/TRIGGER_I[36]
    SLICE_X45Y60         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M_i_2/O
                         net (fo=2, routed)           0.000     0.291    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/PROBES_I[0]
    SLICE_X45Y60         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.830    -0.860    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/CLK_I
    SLICE_X45Y60         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.707    -0.153    
                         clock uncertainty            0.191     0.038    
    SLICE_X45Y60         FDRE (Hold_fdre_C_D)         0.092     0.130    ILA_uC/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWBitCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.402%)  route 0.469ns (71.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.560    -0.471    SysClk
    SLICE_X41Y57         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.330 f  WRDL_reg[1]/Q
                         net (fo=13, routed)          0.279    -0.050    OneWire/WRDL[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.045    -0.005 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.190     0.184    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X38Y57         FDCE                                         r  OneWire/OneWBitCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.828    -0.861    OneWire/clock
    SLICE_X38Y57         FDCE                                         r  OneWire/OneWBitCount_reg[1]/C
                         clock pessimism              0.707    -0.154    
                         clock uncertainty            0.191     0.037    
    SLICE_X38Y57         FDCE (Hold_fdce_C_CE)       -0.016     0.021    OneWire/OneWBitCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 WRDL_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            OneWire/OneWBitCount_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - SysClk_PLL_0 rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.186ns (28.402%)  route 0.469ns (71.598%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.707ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.560    -0.471    SysClk
    SLICE_X41Y57         FDCE                                         r  WRDL_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.330 f  WRDL_reg[1]/Q
                         net (fo=13, routed)          0.279    -0.050    OneWire/WRDL[1]
    SLICE_X41Y56         LUT4 (Prop_lut4_I2_O)        0.045    -0.005 r  OneWire/OneWBitCount[7]_i_1_comp/O
                         net (fo=8, routed)           0.190     0.184    OneWire/OneWBitCount[7]_i_1_n_0
    SLICE_X38Y57         FDCE                                         r  OneWire/OneWBitCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.828    -0.861    OneWire/clock
    SLICE_X38Y57         FDCE                                         r  OneWire/OneWBitCount_reg[5]/C
                         clock pessimism              0.707    -0.154    
                         clock uncertainty            0.191     0.037    
    SLICE_X38Y57         FDCE (Hold_fdce_C_CE)       -0.016     0.021    OneWire/OneWBitCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  Clk_100MHz_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack       32.050ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.050ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.877ns  (logic 0.379ns (43.236%)  route 0.498ns (56.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.498     0.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X4Y57          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.877    
  -------------------------------------------------------------------
                         slack                                 32.050    

Slack (MET) :             32.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.575%)  route 0.383ns (52.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.383     0.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X4Y57          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X4Y57          FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 32.057    

Slack (MET) :             32.098ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.070%)  route 0.347ns (49.930%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.347     0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X5Y56          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                 32.098    

Slack (MET) :             32.120ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.710ns  (logic 0.348ns (49.022%)  route 0.362ns (50.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.362     0.710    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X2Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y63          FDCE (Setup_fdce_C_D)       -0.170    32.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.830    
                         arrival time                          -0.710    
  -------------------------------------------------------------------
                         slack                                 32.120    

Slack (MET) :             32.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.747ns  (logic 0.379ns (50.719%)  route 0.368ns (49.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.368     0.747    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X5Y56          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X5Y56          FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.747    
  -------------------------------------------------------------------
                         slack                                 32.178    

Slack (MET) :             32.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.738ns  (logic 0.379ns (51.343%)  route 0.359ns (48.657%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.359     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X0Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                 32.187    

Slack (MET) :             32.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.776ns  (logic 0.433ns (55.769%)  route 0.343ns (44.231%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X2Y65          FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.343     0.776    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X2Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X2Y63          FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                 32.195    

Slack (MET) :             32.207ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk_100MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.720ns  (logic 0.379ns (52.611%)  route 0.341ns (47.389%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X0Y65          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.341     0.720    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X0Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X0Y63          FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 32.207    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_80MHz_PLL_AFE_1
  To Clock:  Clk_200MHz_PLL_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.194ns,  Total Violation       -1.194ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.194ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE/rst_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (Clk_200MHz_PLL_0 rise@15.000ns - Clk_80MHz_PLL_AFE_1 rise@12.500ns)
  Data Path Delay:        0.511ns  (logic 0.379ns (74.147%)  route 0.132ns (25.853%))
  Logic Levels:           0  
  Clock Path Skew:        -2.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 13.456 - 15.000 ) 
    Source Clock Delay      (SCD):    1.359ns = ( 13.859 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                     12.500    12.500 r  
    BUFGCTRL_X0Y4        BUFG                         0.000    12.500 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389    13.889    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    10.998 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    12.419    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.500 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.359    13.859    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y57         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDPE (Prop_fdpe_C_Q)         0.379    14.238 r  AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]/Q
                         net (fo=75, routed)          0.132    14.370    AFE/reset
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                     15.000    15.000 r  
    P15                                               0.000    15.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    15.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    15.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    16.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    10.773 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    12.130    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    12.207 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.249    13.456    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[0]/C
                         clock pessimism              0.000    13.456    
                         clock uncertainty           -0.204    13.252    
    SLICE_X49Y57         FDRE (Setup_fdre_C_D)       -0.075    13.177    AFE/rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.177    
                         arrival time                         -14.370    
  -------------------------------------------------------------------
                         slack                                 -1.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE/rst_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_200MHz_PLL_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             Clk_200MHz_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_200MHz_PLL_0 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.068%)  route 0.066ns (31.932%))
  Logic Levels:           0  
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.563     0.563    AFE_DataPath_inst/Clk_80MHz
    SLICE_X48Y57         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.704 r  AFE_DataPath_inst/Gen_Two_AFEs[0].SerdesRst_reg[0]/Q
                         net (fo=75, routed)          0.066     0.770    AFE/reset
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.832    -0.857    AFE/CLK
    SLICE_X49Y57         FDRE                                         r  AFE/rst_reg_reg[0]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.204    -0.653    
    SLICE_X49Y57         FDRE (Hold_fdre_C_D)         0.046    -0.607    AFE/rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  1.376    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_80MHz_PLL_AFE_1
  To Clock:  SysClk_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.915ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].startEVB_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        2.890ns  (logic 1.235ns (42.740%)  route 1.655ns (57.260%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=2)
  Clock Path Skew:        -2.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 4.714 - 6.250 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.373     1.373    AFE_DataPath_inst/Clk_80MHz
    SLICE_X50Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].startEVB_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDCE (Prop_fdce_C_Q)         0.433     1.806 f  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].startEVB_reg[0][1]/Q
                         net (fo=1, routed)           0.802     2.608    EventBuilder_logic/startEVB[0][1]
    SLICE_X46Y40         LUT6 (Prop_lut6_I1_O)        0.105     2.713 f  EventBuilder_logic/FSM_sequential_prev_state[1]_i_9/O
                         net (fo=1, routed)           0.000     2.713    EventBuilder_logic/FSM_sequential_prev_state[1]_i_9_n_0
    SLICE_X46Y40         MUXF7 (Prop_muxf7_I0_O)      0.173     2.886 f  EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.473     3.359    EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_6_n_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I4_O)        0.241     3.600 f  EventBuilder_logic/FSM_sequential_prev_state[1]_i_4/O
                         net (fo=2, routed)           0.380     3.979    EventBuilder_logic/Event_Builder10_out
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.105     4.084 r  EventBuilder_logic/FSM_sequential_prev_state[0]_i_2/O
                         net (fo=1, routed)           0.000     4.084    EventBuilder_logic/FSM_sequential_prev_state[0]_i_2_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I0_O)      0.178     4.262 r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     4.262    EventBuilder_logic/Event_Builder[0]
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.257     4.714    EventBuilder_logic/SysClk
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]/C
                         clock pessimism              0.000     4.714    
                         clock uncertainty           -0.204     4.510    
    SLICE_X43Y39         FDCE (Setup_fdce_C_D)        0.060     4.570    EventBuilder_logic/FSM_sequential_prev_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.570    
                         arrival time                          -4.262    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].startEVB_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 1.235ns (46.766%)  route 1.406ns (53.234%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        -2.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 4.715 - 6.250 ) 
    Source Clock Delay      (SCD):    1.373ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.373     1.373    AFE_DataPath_inst/Clk_80MHz
    SLICE_X50Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].startEVB_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y42         FDCE (Prop_fdce_C_Q)         0.433     1.806 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[1].startEVB_reg[0][1]/Q
                         net (fo=1, routed)           0.802     2.608    EventBuilder_logic/startEVB[0][1]
    SLICE_X46Y40         LUT6 (Prop_lut6_I1_O)        0.105     2.713 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_9/O
                         net (fo=1, routed)           0.000     2.713    EventBuilder_logic/FSM_sequential_prev_state[1]_i_9_n_0
    SLICE_X46Y40         MUXF7 (Prop_muxf7_I0_O)      0.173     2.886 r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.473     3.359    EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_6_n_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I4_O)        0.241     3.600 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_4/O
                         net (fo=2, routed)           0.131     3.731    EventBuilder_logic/Event_Builder10_out
    SLICE_X44Y39         LUT5 (Prop_lut5_I4_O)        0.105     3.836 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_2/O
                         net (fo=1, routed)           0.000     3.836    EventBuilder_logic/FSM_sequential_prev_state[1]_i_2_n_0
    SLICE_X44Y39         MUXF7 (Prop_muxf7_I0_O)      0.178     4.014 r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     4.014    EventBuilder_logic/Event_Builder[1]
    SLICE_X44Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.258     4.715    EventBuilder_logic/SysClk
    SLICE_X44Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]/C
                         clock pessimism              0.000     4.715    
                         clock uncertainty           -0.204     4.511    
    SLICE_X44Y39         FDCE (Setup_fdce_C_D)        0.060     4.571    EventBuilder_logic/FSM_sequential_prev_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.571    
                         arrival time                          -4.014    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.243ns (51.790%)  route 1.157ns (48.210%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 4.714 - 6.250 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.367     1.367    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.348     1.715 f  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/Q
                         net (fo=3, routed)           0.560     2.275    EventBuilder_logic/MaskReg[1][1]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.242     2.517 f  EventBuilder_logic/FSM_sequential_prev_state[3]_i_28/O
                         net (fo=1, routed)           0.000     2.517    EventBuilder_logic/FSM_sequential_prev_state[3]_i_28_n_0
    SLICE_X41Y41         MUXF7 (Prop_muxf7_I0_O)      0.199     2.716 f  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.716    EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17_n_0
    SLICE_X41Y41         MUXF8 (Prop_muxf8_I0_O)      0.085     2.801 f  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_8/O
                         net (fo=2, routed)           0.350     3.151    EventBuilder_logic/Event_Builder3
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.264     3.415 f  EventBuilder_logic/FSM_sequential_prev_state[3]_i_4/O
                         net (fo=3, routed)           0.247     3.662    EventBuilder_logic/Event_Builder12_out
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.105     3.767 r  EventBuilder_logic/FSM_sequential_prev_state[2]_i_1/O
                         net (fo=1, routed)           0.000     3.767    EventBuilder_logic/Event_Builder[2]
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.257     4.714    EventBuilder_logic/SysClk
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[2]/C
                         clock pessimism              0.000     4.714    
                         clock uncertainty           -0.204     4.510    
    SLICE_X43Y39         FDCE (Setup_fdce_C_D)        0.033     4.543    EventBuilder_logic/FSM_sequential_prev_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.543    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (SysClk_PLL_0 rise@6.250ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 1.243ns (51.876%)  route 1.153ns (48.124%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 4.714 - 6.250 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.367     1.367    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.348     1.715 r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/Q
                         net (fo=3, routed)           0.560     2.275    EventBuilder_logic/MaskReg[1][1]
    SLICE_X41Y41         LUT6 (Prop_lut6_I0_O)        0.242     2.517 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_28/O
                         net (fo=1, routed)           0.000     2.517    EventBuilder_logic/FSM_sequential_prev_state[3]_i_28_n_0
    SLICE_X41Y41         MUXF7 (Prop_muxf7_I0_O)      0.199     2.716 r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     2.716    EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17_n_0
    SLICE_X41Y41         MUXF8 (Prop_muxf8_I0_O)      0.085     2.801 r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_8/O
                         net (fo=2, routed)           0.350     3.151    EventBuilder_logic/Event_Builder3
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.264     3.415 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_4/O
                         net (fo=3, routed)           0.243     3.658    EventBuilder_logic/Event_Builder12_out
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.105     3.763 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_1/O
                         net (fo=1, routed)           0.000     3.763    EventBuilder_logic/Event_Builder[3]
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      6.250     6.250 r  
    P15                                               0.000     6.250 r  VXO_P (IN)
                         net (fo=0)                   0.000     6.250    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     7.080 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     8.084    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061     2.023 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357     3.380    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     3.457 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.257     4.714    EventBuilder_logic/SysClk
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]/C
                         clock pessimism              0.000     4.714    
                         clock uncertainty           -0.204     4.510    
    SLICE_X43Y39         FDCE (Setup_fdce_C_D)        0.032     4.542    EventBuilder_logic/FSM_sequential_prev_state_reg[3]
  -------------------------------------------------------------------
                         required time                          4.542    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                  0.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.915ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.440ns (55.646%)  route 0.351ns (44.354%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/Q
                         net (fo=3, routed)           0.075     0.777    EventBuilder_logic/MaskReg[0][2]
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.822 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_29/O
                         net (fo=1, routed)           0.000     0.822    EventBuilder_logic/FSM_sequential_prev_state[3]_i_29_n_0
    SLICE_X41Y41         MUXF7 (Prop_muxf7_I1_O)      0.074     0.896 r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     0.896    EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17_n_0
    SLICE_X41Y41         MUXF8 (Prop_muxf8_I0_O)      0.023     0.919 r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_8/O
                         net (fo=2, routed)           0.165     1.085    EventBuilder_logic/Event_Builder3
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.112     1.197 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_4/O
                         net (fo=3, routed)           0.111     1.307    EventBuilder_logic/Event_Builder12_out
    SLICE_X43Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.352 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.352    EventBuilder_logic/Event_Builder[3]
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.831    -0.859    EventBuilder_logic/SysClk
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.204    -0.655    
    SLICE_X43Y39         FDCE (Hold_fdce_C_D)         0.092    -0.563    EventBuilder_logic/FSM_sequential_prev_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  1.915    

Slack (MET) :             1.918ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.440ns (55.435%)  route 0.354ns (44.565%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.141     0.703 f  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/Q
                         net (fo=3, routed)           0.075     0.777    EventBuilder_logic/MaskReg[0][2]
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.822 f  EventBuilder_logic/FSM_sequential_prev_state[3]_i_29/O
                         net (fo=1, routed)           0.000     0.822    EventBuilder_logic/FSM_sequential_prev_state[3]_i_29_n_0
    SLICE_X41Y41         MUXF7 (Prop_muxf7_I1_O)      0.074     0.896 f  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     0.896    EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17_n_0
    SLICE_X41Y41         MUXF8 (Prop_muxf8_I0_O)      0.023     0.919 f  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_8/O
                         net (fo=2, routed)           0.165     1.085    EventBuilder_logic/Event_Builder3
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.112     1.197 f  EventBuilder_logic/FSM_sequential_prev_state[3]_i_4/O
                         net (fo=3, routed)           0.114     1.310    EventBuilder_logic/Event_Builder12_out
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.355 r  EventBuilder_logic/FSM_sequential_prev_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.355    EventBuilder_logic/Event_Builder[2]
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.831    -0.859    EventBuilder_logic/SysClk
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[2]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.204    -0.655    
    SLICE_X43Y39         FDCE (Hold_fdce_C_D)         0.092    -0.563    EventBuilder_logic/FSM_sequential_prev_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.918ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].startEVB_reg[1][1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.463ns (57.352%)  route 0.344ns (42.649%))
  Logic Levels:           5  (LUT5=2 LUT6=1 MUXF7=2)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.563     0.563    AFE_DataPath_inst/Clk_80MHz
    SLICE_X47Y40         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].startEVB_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDCE (Prop_fdce_C_Q)         0.141     0.704 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[1].startEVB_reg[1][1]/Q
                         net (fo=1, routed)           0.090     0.794    EventBuilder_logic/startEVB[1][1]
    SLICE_X46Y40         LUT6 (Prop_lut6_I0_O)        0.045     0.839 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_9/O
                         net (fo=1, routed)           0.000     0.839    EventBuilder_logic/FSM_sequential_prev_state[1]_i_9_n_0
    SLICE_X46Y40         MUXF7 (Prop_muxf7_I0_O)      0.062     0.901 r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.187     1.088    EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_6_n_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I4_O)        0.108     1.196 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_4/O
                         net (fo=2, routed)           0.067     1.263    EventBuilder_logic/Event_Builder10_out
    SLICE_X44Y39         LUT5 (Prop_lut5_I4_O)        0.045     1.308 r  EventBuilder_logic/FSM_sequential_prev_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.308    EventBuilder_logic/FSM_sequential_prev_state[1]_i_2_n_0
    SLICE_X44Y39         MUXF7 (Prop_muxf7_I0_O)      0.062     1.370 r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.370    EventBuilder_logic/Event_Builder[1]
    SLICE_X44Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.832    -0.858    EventBuilder_logic/SysClk
    SLICE_X44Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[1]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.204    -0.654    
    SLICE_X44Y39         FDCE (Hold_fdce_C_D)         0.105    -0.549    EventBuilder_logic/FSM_sequential_prev_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             2.015ns  (arrival time - required time)
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            EventBuilder_logic/FSM_sequential_prev_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             SysClk_PLL_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SysClk_PLL_0 rise@0.000ns - Clk_80MHz_PLL_AFE_1 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.505ns (55.874%)  route 0.399ns (44.126%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.136ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/Q
                         net (fo=3, routed)           0.075     0.777    EventBuilder_logic/MaskReg[0][2]
    SLICE_X41Y41         LUT6 (Prop_lut6_I4_O)        0.045     0.822 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_29/O
                         net (fo=1, routed)           0.000     0.822    EventBuilder_logic/FSM_sequential_prev_state[3]_i_29_n_0
    SLICE_X41Y41         MUXF7 (Prop_muxf7_I1_O)      0.074     0.896 r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17/O
                         net (fo=1, routed)           0.000     0.896    EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_17_n_0
    SLICE_X41Y41         MUXF8 (Prop_muxf8_I0_O)      0.023     0.919 r  EventBuilder_logic/FSM_sequential_prev_state_reg[3]_i_8/O
                         net (fo=2, routed)           0.165     1.085    EventBuilder_logic/Event_Builder3
    SLICE_X40Y39         LUT6 (Prop_lut6_I0_O)        0.112     1.197 r  EventBuilder_logic/FSM_sequential_prev_state[3]_i_4/O
                         net (fo=3, routed)           0.159     1.355    EventBuilder_logic/Event_Builder12_out
    SLICE_X43Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.400 r  EventBuilder_logic/FSM_sequential_prev_state[0]_i_3/O
                         net (fo=1, routed)           0.000     1.400    EventBuilder_logic/FSM_sequential_prev_state[0]_i_3_n_0
    SLICE_X43Y39         MUXF7 (Prop_muxf7_I1_O)      0.065     1.465 r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.465    EventBuilder_logic/Event_Builder[0]
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.831    -0.859    EventBuilder_logic/SysClk
    SLICE_X43Y39         FDCE                                         r  EventBuilder_logic/FSM_sequential_prev_state_reg[0]/C
                         clock pessimism              0.000    -0.859    
                         clock uncertainty            0.204    -0.655    
    SLICE_X43Y39         FDCE (Hold_fdce_C_D)         0.105    -0.550    EventBuilder_logic/FSM_sequential_prev_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  2.015    





---------------------------------------------------------------------------------------------------
From Clock:  Clk_100MHz_PLL_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        8.861ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.969ns  (logic 0.348ns (35.912%)  route 0.621ns (64.088%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.621     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X12Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y57         FDCE (Setup_fdce_C_D)       -0.170     9.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.929ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.864ns  (logic 0.348ns (40.287%)  route 0.516ns (59.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.516     0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X0Y64          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)       -0.207     9.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.864    
  -------------------------------------------------------------------
                         slack                                  8.929    

Slack (MET) :             9.019ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.906ns  (logic 0.379ns (41.853%)  route 0.527ns (58.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.527     0.906    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X13Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X13Y57         FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                  9.019    

Slack (MET) :             9.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.873ns  (logic 0.379ns (43.430%)  route 0.494ns (56.570%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.494     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X12Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y57         FDCE (Setup_fdce_C_D)       -0.031     9.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                  9.096    

Slack (MET) :             9.098ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.695ns  (logic 0.348ns (50.080%)  route 0.347ns (49.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.347     0.695    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X0Y64          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)       -0.207     9.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  9.098    

Slack (MET) :             9.168ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.757ns  (logic 0.379ns (50.080%)  route 0.378ns (49.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.378     0.757    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X0Y64          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)       -0.075     9.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.757    
  -------------------------------------------------------------------
                         slack                                  9.168    

Slack (MET) :             9.171ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.144%)  route 0.377ns (49.856%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.377     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X0Y64          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)       -0.073     9.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  9.171    

Slack (MET) :             9.215ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.756ns  (logic 0.379ns (50.114%)  route 0.377ns (49.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57                                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.377     0.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X12Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X12Y57         FDCE (Setup_fdce_C_D)       -0.029     9.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.971    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                  9.215    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Clk_100MHz_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Setup :            0  Failing Endpoints,  Worst Slack        6.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.379ns (14.840%)  route 2.175ns (85.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.175     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y55         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y55         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.375     8.831    
                         clock uncertainty           -0.071     8.760    
    SLICE_X14Y55         FDPE (Recov_fdpe_C_PRE)     -0.292     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.379ns (14.840%)  route 2.175ns (85.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.175     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]/C
                         clock pessimism              0.375     8.831    
                         clock uncertainty           -0.071     8.760    
    SLICE_X14Y55         FDCE (Recov_fdce_C_CLR)     -0.292     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[13]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.379ns (14.840%)  route 2.175ns (85.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.175     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.375     8.831    
                         clock uncertainty           -0.071     8.760    
    SLICE_X14Y55         FDCE (Recov_fdce_C_CLR)     -0.292     8.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.379ns (14.840%)  route 2.175ns (85.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.175     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]/C
                         clock pessimism              0.375     8.831    
                         clock uncertainty           -0.071     8.760    
    SLICE_X14Y55         FDCE (Recov_fdce_C_CLR)     -0.258     8.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[12]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.006ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.379ns (14.840%)  route 2.175ns (85.160%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.175     1.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]/C
                         clock pessimism              0.375     8.831    
                         clock uncertainty           -0.071     8.760    
    SLICE_X14Y55         FDCE (Recov_fdce_C_CLR)     -0.258     8.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[19]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -1.496    
  -------------------------------------------------------------------
                         slack                                  7.006    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.379ns (15.856%)  route 2.011ns (84.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.011     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.375     8.831    
                         clock uncertainty           -0.071     8.760    
    SLICE_X15Y54         FDCE (Recov_fdce_C_CLR)     -0.331     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.379ns (15.856%)  route 2.011ns (84.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.011     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.375     8.831    
                         clock uncertainty           -0.071     8.760    
    SLICE_X15Y54         FDCE (Recov_fdce_C_CLR)     -0.331     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.097ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.379ns (15.856%)  route 2.011ns (84.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.011     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X15Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X15Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.375     8.831    
                         clock uncertainty           -0.071     8.760    
    SLICE_X15Y54         FDCE (Recov_fdce_C_CLR)     -0.331     8.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  7.097    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.379ns (15.856%)  route 2.011ns (84.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.011     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.375     8.831    
                         clock uncertainty           -0.071     8.760    
    SLICE_X14Y54         FDCE (Recov_fdce_C_CLR)     -0.258     8.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  7.170    

Slack (MET) :             7.170ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
                            (recovery check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk_100MHz_PLL_0 rise@10.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 0.379ns (15.856%)  route 2.011ns (84.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 8.455 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.011     1.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X14Y54         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  VXO_P (IN)
                         net (fo=0)                   0.000    10.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830    10.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    11.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     5.773 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.130    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     7.207 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248     8.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X14Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]/C
                         clock pessimism              0.375     8.831    
                         clock uncertainty           -0.071     8.760    
    SLICE_X14Y54         FDCE (Recov_fdce_C_CLR)     -0.258     8.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[16]
  -------------------------------------------------------------------
                         required time                          8.502    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  7.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.633%)  route 0.126ns (43.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.564    -0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y55          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.164    -0.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.126    -0.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X8Y56          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.833    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X8Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.406    -0.451    
    SLICE_X8Y56          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.633%)  route 0.126ns (43.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.564    -0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X8Y55          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDPE (Prop_fdpe_C_Q)         0.164    -0.303 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.126    -0.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X8Y56          FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.833    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X8Y56          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.406    -0.451    
    SLICE_X8Y56          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.522    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.091%)  route 0.194ns (57.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.564    -0.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X11Y54         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.326 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.194    -0.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X10Y55         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.833    -0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X10Y55         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.406    -0.451    
    SLICE_X10Y55         FDCE (Remov_fdce_C_CLR)     -0.067    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.911%)  route 0.195ns (58.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.591    -0.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDPE (Prop_fdpe_C_Q)         0.141    -0.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.859    -0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.405    -0.426    
    SLICE_X1Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.911%)  route 0.195ns (58.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.591    -0.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDPE (Prop_fdpe_C_Q)         0.141    -0.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.859    -0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.405    -0.426    
    SLICE_X1Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.911%)  route 0.195ns (58.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.591    -0.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDPE (Prop_fdpe_C_Q)         0.141    -0.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.859    -0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.405    -0.426    
    SLICE_X1Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.911%)  route 0.195ns (58.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.591    -0.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDPE (Prop_fdpe_C_Q)         0.141    -0.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.859    -0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.405    -0.426    
    SLICE_X1Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.911%)  route 0.195ns (58.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.591    -0.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDPE (Prop_fdpe_C_Q)         0.141    -0.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.859    -0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.405    -0.426    
    SLICE_X1Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.911%)  route 0.195ns (58.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.591    -0.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDPE (Prop_fdpe_C_Q)         0.141    -0.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.859    -0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.405    -0.426    
    SLICE_X1Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk_100MHz_PLL_0 rise@0.000ns - Clk_100MHz_PLL_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.911%)  route 0.195ns (58.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.591    -0.440    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X0Y60          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDPE (Prop_fdpe_C_Q)         0.141    -0.299 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X1Y62          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.859    -0.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X1Y62          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.405    -0.426    
    SLICE_X1Y62          FDCE (Remov_fdce_C_CLR)     -0.092    -0.518    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.414    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.351ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.938ns (25.099%)  route 2.799ns (74.901%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.433     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.105     4.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.827     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.125     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.781     5.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y50          LUT1 (Prop_lut1_I0_O)        0.275     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y52          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.315    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y52          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.211    35.844    
                         clock uncertainty           -0.035    35.809    
    SLICE_X5Y52          FDCE (Recov_fdce_C_CLR)     -0.331    35.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.478    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                 28.839    

Slack (MET) :             28.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.938ns (25.099%)  route 2.799ns (74.901%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.433     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.105     4.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.827     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.125     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.781     5.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y50          LUT1 (Prop_lut1_I0_O)        0.275     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y52          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.315    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y52          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.211    35.844    
                         clock uncertainty           -0.035    35.809    
    SLICE_X5Y52          FDCE (Recov_fdce_C_CLR)     -0.331    35.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.478    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                 28.839    

Slack (MET) :             28.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.938ns (25.099%)  route 2.799ns (74.901%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.433     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.105     4.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.827     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.125     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.781     5.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y50          LUT1 (Prop_lut1_I0_O)        0.275     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y52          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.315    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y52          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.211    35.844    
                         clock uncertainty           -0.035    35.809    
    SLICE_X5Y52          FDCE (Recov_fdce_C_CLR)     -0.331    35.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.478    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                 28.839    

Slack (MET) :             28.839ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.938ns (25.099%)  route 2.799ns (74.901%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 35.633 - 33.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.433     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.105     4.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.827     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.125     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.781     5.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y50          LUT1 (Prop_lut1_I0_O)        0.275     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X5Y52          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.315    35.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X5Y52          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.211    35.844    
                         clock uncertainty           -0.035    35.809    
    SLICE_X5Y52          FDCE (Recov_fdce_C_CLR)     -0.331    35.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.478    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                 28.839    

Slack (MET) :             28.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.938ns (25.803%)  route 2.697ns (74.196%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.433     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.105     4.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.827     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.125     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.781     5.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y50          LUT1 (Prop_lut1_I0_O)        0.275     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316    35.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.211    35.845    
                         clock uncertainty           -0.035    35.810    
    SLICE_X3Y51          FDCE (Recov_fdce_C_CLR)     -0.331    35.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.479    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                 28.942    

Slack (MET) :             28.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.938ns (25.803%)  route 2.697ns (74.196%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.433     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.105     4.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.827     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.125     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.781     5.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y50          LUT1 (Prop_lut1_I0_O)        0.275     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316    35.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.211    35.845    
                         clock uncertainty           -0.035    35.810    
    SLICE_X3Y51          FDCE (Recov_fdce_C_CLR)     -0.331    35.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.479    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                 28.942    

Slack (MET) :             28.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.938ns (25.803%)  route 2.697ns (74.196%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.433     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.105     4.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.827     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.125     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.781     5.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y50          LUT1 (Prop_lut1_I0_O)        0.275     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316    35.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.211    35.845    
                         clock uncertainty           -0.035    35.810    
    SLICE_X3Y51          FDCE (Recov_fdce_C_CLR)     -0.331    35.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.479    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                 28.942    

Slack (MET) :             28.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.938ns (25.803%)  route 2.697ns (74.196%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.433     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.105     4.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.827     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.125     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.781     5.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y50          LUT1 (Prop_lut1_I0_O)        0.275     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316    35.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.211    35.845    
                         clock uncertainty           -0.035    35.810    
    SLICE_X3Y51          FDCE (Recov_fdce_C_CLR)     -0.331    35.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.479    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                 28.942    

Slack (MET) :             28.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.938ns (25.803%)  route 2.697ns (74.196%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.433     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.105     4.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.827     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.125     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.781     5.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y50          LUT1 (Prop_lut1_I0_O)        0.275     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316    35.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.211    35.845    
                         clock uncertainty           -0.035    35.810    
    SLICE_X3Y51          FDCE (Recov_fdce_C_CLR)     -0.331    35.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.479    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                 28.942    

Slack (MET) :             28.942ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.938ns (25.803%)  route 2.697ns (74.196%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 35.634 - 33.000 ) 
    Source Clock Delay      (SCD):    2.902ns
    Clock Pessimism Removal (CPR):    0.211ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.373     2.902    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDRE (Prop_fdre_C_Q)         0.433     3.335 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.695     4.030    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X8Y44          LUT6 (Prop_lut6_I3_O)        0.105     4.135 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.827     4.962    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X4Y44          LUT4 (Prop_lut4_I3_O)        0.125     5.087 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.781     5.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X4Y50          LUT1 (Prop_lut1_I0_O)        0.275     6.143 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.394     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X3Y51          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241    34.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    34.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316    35.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X3Y51          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.211    35.845    
                         clock uncertainty           -0.035    35.810    
    SLICE_X3Y51          FDCE (Recov_fdce_C_CLR)     -0.331    35.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.479    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                 28.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.770%)  route 0.135ns (45.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y66          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDPE (Prop_fdpe_C_Q)         0.164     1.464 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.135     1.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X2Y65          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.857     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X2Y65          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.368     1.315    
    SLICE_X2Y65          FDCE (Remov_fdce_C_CLR)     -0.067     1.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.325%)  route 0.127ns (43.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.681ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.588     1.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X2Y66          FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDPE (Prop_fdpe_C_Q)         0.164     1.464 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.127     1.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X0Y66          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.856     1.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X0Y66          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.368     1.314    
    SLICE_X0Y66          FDCE (Remov_fdce_C_CLR)     -0.092     1.222    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.978%)  route 0.212ns (60.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.417 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.367     1.291    
    SLICE_X12Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.978%)  route 0.212ns (60.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.417 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.367     1.291    
    SLICE_X12Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.978%)  route 0.212ns (60.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.417 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.367     1.291    
    SLICE_X12Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.978%)  route 0.212ns (60.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.417 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.367     1.291    
    SLICE_X12Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.978%)  route 0.212ns (60.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.417 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.367     1.291    
    SLICE_X12Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.978%)  route 0.212ns (60.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.417 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.367     1.291    
    SLICE_X12Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.978%)  route 0.212ns (60.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.417 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y58         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y58         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.367     1.291    
    SLICE_X12Y58         FDCE (Remov_fdce_C_CLR)     -0.067     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.978%)  route 0.212ns (60.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.564     1.276    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X13Y56         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDPE (Prop_fdpe_C_Q)         0.141     1.417 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.212     1.628    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X12Y58         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.832     1.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X12Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.367     1.291    
    SLICE_X12Y58         FDPE (Remov_fdpe_C_PRE)     -0.071     1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.409    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk_100MHz_PLL_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.902ns  (logic 1.369ns (23.195%)  route 4.533ns (76.805%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 f  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.426     3.690    DACControl/CpldRst
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.105     3.795 r  DACControl/DACCS[2]_i_2/O
                         net (fo=169, routed)         2.108     5.902    DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y40          FDRE                                         r  DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.329    -1.464    DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y40          FDRE                                         r  DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.289ns  (logic 1.369ns (25.883%)  route 3.920ns (74.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 f  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.930     4.194    resetn
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.105     4.299 r  AFE_DataPath_inst_i_1/O
                         net (fo=58, routed)          0.990     5.289    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X30Y18         FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.250    -1.543    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X30Y18         FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.525ns  (logic 0.454ns (17.976%)  route 2.071ns (82.024%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 f  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          1.551     1.960    resetn
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  AFE_DataPath_inst_i_1/O
                         net (fo=58, routed)          0.520     2.525    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X30Y18         FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.823    -0.867    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X30Y18         FDRE                                         r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.888ns  (logic 0.454ns (15.717%)  route 2.434ns (84.283%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.825ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 f  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          1.336     1.745    DACControl/CpldRst
    SLICE_X28Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.790 r  DACControl/DACCS[2]_i_2/O
                         net (fo=169, routed)         1.099     2.888    DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X2Y40          FDRE                                         r  DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.865    -0.825    DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X2Y40          FDRE                                         r  DACControl/CmdFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_100MHz_PLL_0
  To Clock:  Clk_100MHz_PLL_0

Max Delay           364 Endpoints
Min Delay           364 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.351ns  (logic 1.995ns (45.851%)  route 2.356ns (54.149%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X38Y58         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.201 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.694     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.119     1.014 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.968     1.982    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X43Y73         LUT3 (Prop_lut3_I2_O)        0.277     2.259 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.694     2.953    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.267     3.220 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     3.220    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[7]
    SLICE_X40Y72         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.233    -1.560    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X40Y72         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[7]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 1.995ns (45.933%)  route 2.348ns (54.067%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X38Y58         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.201 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.694     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.119     1.014 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.968     1.982    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X43Y73         LUT3 (Prop_lut3_I2_O)        0.277     2.259 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.686     2.945    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.267     3.212 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.212    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[3]
    SLICE_X40Y71         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.233    -1.560    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X40Y71         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[3]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.340ns  (logic 1.995ns (45.967%)  route 2.345ns (54.033%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X38Y58         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.201 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.694     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.119     1.014 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.968     1.982    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X43Y73         LUT3 (Prop_lut3_I2_O)        0.277     2.259 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.683     2.942    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X40Y71         LUT5 (Prop_lut5_I0_O)        0.267     3.209 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     3.209    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[4]
    SLICE_X40Y71         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.233    -1.560    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X40Y71         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[4]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.314ns  (logic 1.830ns (42.424%)  route 2.484ns (57.576%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X38Y58         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.201 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.694     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.119     1.014 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.968     1.982    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/SCNT_RESET
    SLICE_X43Y73         LUT3 (Prop_lut3_I2_O)        0.274     2.256 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.821     3.077    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.105     3.182 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     3.182    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/p_1_in[14]
    SLICE_X45Y76         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.232    -1.561    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X45Y76         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[14]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.257ns  (logic 1.830ns (42.986%)  route 2.427ns (57.014%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X38Y58         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.201 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.694     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.119     1.014 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.964     1.978    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.274     2.252 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.769     3.021    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.105     3.126 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_2/O
                         net (fo=1, routed)           0.000     3.126    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[16]
    SLICE_X38Y77         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.232    -1.561    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X38Y77         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.249ns  (logic 1.830ns (43.067%)  route 2.419ns (56.933%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X38Y58         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.201 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.694     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.119     1.014 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.964     1.978    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.274     2.252 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.761     3.013    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.105     3.118 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     3.118    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[15]
    SLICE_X38Y77         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.232    -1.561    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X38Y77         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[15]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.211ns  (logic 1.995ns (47.372%)  route 2.216ns (52.628%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X38Y58         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.201 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.694     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.119     1.014 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.968     1.982    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X43Y73         LUT3 (Prop_lut3_I2_O)        0.277     2.259 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.554     2.813    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.267     3.080 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.080    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[8]
    SLICE_X40Y72         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.233    -1.560    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X40Y72         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.208ns  (logic 1.995ns (47.409%)  route 2.213ns (52.591%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X38Y58         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.201 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.694     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.119     1.014 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.968     1.982    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X43Y73         LUT3 (Prop_lut3_I2_O)        0.277     2.259 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.551     2.810    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.267     3.077 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.077    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[0]
    SLICE_X40Y72         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.233    -1.560    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X40Y72         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[0]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.175ns  (logic 1.995ns (47.790%)  route 2.180ns (52.210%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X38Y58         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.201 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.694     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.119     1.014 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.968     1.982    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/SCNT_RESET
    SLICE_X43Y73         LUT3 (Prop_lut3_I2_O)        0.277     2.259 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.517     2.776    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.267     3.043 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     3.043    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[6]
    SLICE_X40Y72         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.233    -1.560    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X40Y72         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[6]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
                            (rising edge-triggered cell SRLC32E clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.157ns  (logic 1.830ns (44.023%)  route 2.327ns (55.977%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns
    Source Clock Delay      (SCD):    -1.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/CFG_CLK_I
    SLICE_X38Y58         SRLC32E                                      r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.332     0.201 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_B/Q
                         net (fo=1, routed)           0.694     0.895    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_0
    SLICE_X39Y58         LUT3 (Prop_lut3_I2_O)        0.119     1.014 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O_INST_0/O
                         net (fo=18, routed)          0.964     1.978    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/SCNT_RESET
    SLICE_X39Y73         LUT3 (Prop_lut3_I2_O)        0.274     2.252 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3/O
                         net (fo=17, routed)          0.669     2.921    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_3_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.105     3.026 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     3.026    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[13]
    SLICE_X38Y77         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.232    -1.561    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X38Y77         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.416ns  (logic 0.304ns (73.117%)  route 0.112ns (26.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.240    -1.553    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X44Y65         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.304    -1.249 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/Q
                         net (fo=2, routed)           0.112    -1.137    ILA_uC/U0/ila_core_inst/debug_data_in[12]
    SLICE_X45Y65         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.348    -1.135    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X45Y65         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[12]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.505ns  (logic 0.388ns (76.827%)  route 0.117ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.148ns
    Source Clock Delay      (SCD):    -1.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.229    -1.564    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CFG_CLK
    SLICE_X39Y75         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDRE (Prop_fdre_C_Q)         0.304    -1.260 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_load_i_reg[5]/Q
                         net (fo=2, routed)           0.117    -1.143    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_0_in[4]
    SLICE_X38Y75         LUT5 (Prop_lut5_I1_O)        0.084    -1.059 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -1.059    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/p_1_in[5]
    SLICE_X38Y75         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.335    -1.148    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X38Y75         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[5]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.495ns  (logic 0.279ns (56.409%)  route 0.216ns (43.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.135ns
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.240    -1.553    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X44Y65         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y65         FDRE (Prop_fdre_C_Q)         0.279    -1.274 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[15]/Q
                         net (fo=2, routed)           0.216    -1.058    ILA_uC/U0/ila_core_inst/debug_data_in[15]
    SLICE_X46Y65         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.348    -1.135    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X46Y65         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[15]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.502ns  (logic 0.388ns (77.313%)  route 0.114ns (22.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.233    -1.560    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CFG_CLK
    SLICE_X41Y72         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.304    -1.256 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_load_i_reg[8]/Q
                         net (fo=2, routed)           0.114    -1.142    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_0_in[7]
    SLICE_X40Y72         LUT5 (Prop_lut5_I1_O)        0.084    -1.058 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -1.058    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/p_1_in[8]
    SLICE_X40Y72         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.339    -1.144    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X40Y72         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[8]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.505ns  (logic 0.388ns (76.827%)  route 0.117ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.140ns
    Source Clock Delay      (SCD):    -1.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.236    -1.557    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CFG_CLK
    SLICE_X47Y70         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.304    -1.253 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_load_i_reg[8]/Q
                         net (fo=2, routed)           0.117    -1.136    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_0_in[7]
    SLICE_X46Y70         LUT5 (Prop_lut5_I1_O)        0.084    -1.052 r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -1.052    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/p_1_in[8]
    SLICE_X46Y70         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.343    -1.140    ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X46Y70         FDRE                                         r  ILA_uC/U0/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[8]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.511ns  (logic 0.304ns (59.545%)  route 0.207ns (40.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.134ns
    Source Clock Delay      (SCD):    -1.553ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.240    -1.553    ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X43Y64         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y64         FDRE (Prop_fdre_C_Q)         0.304    -1.249 r  ILA_uC/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.207    -1.042    ILA_uC/U0/ila_core_inst/debug_data_in[2]
    SLICE_X47Y64         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.349    -1.134    ILA_uC/U0/ila_core_inst/DESIGN_CLK_I
    SLICE_X47Y64         FDRE                                         r  ILA_uC/U0/ila_core_inst/debug_data_in_sync1_reg[2]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.528ns  (logic 0.319ns (60.424%)  route 0.209ns (39.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.128ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.245    -1.548    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X46Y58         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.319    -1.229 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
                         net (fo=2, routed)           0.209    -1.020    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
    SLICE_X46Y57         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.355    -1.128    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X46Y57         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.532ns  (logic 0.279ns (52.415%)  route 0.253ns (47.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.131ns
    Source Clock Delay      (SCD):    -1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.243    -1.550    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X31Y59         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.279    -1.271 r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.253    -1.017    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X31Y59         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X31Y59         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.545ns  (logic 0.319ns (58.549%)  route 0.226ns (41.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.129ns
    Source Clock Delay      (SCD):    -1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.245    -1.548    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/s_dclk_o
    SLICE_X46Y58         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.319    -1.229 r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.226    -1.003    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X47Y58         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.354    -1.129    ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X47Y58         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C

Slack:                    inf
  Source:                 ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.550ns  (logic 0.279ns (50.723%)  route 0.271ns (49.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.133ns
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.241    -1.552    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X33Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.279    -1.273 r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=8, routed)           0.271    -1.002    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X33Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.350    -1.133    ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X33Y62         FDRE                                         r  ILA_uC/U0/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  Clk_100MHz_PLL_0

Max Delay            78 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.748ns  (logic 1.087ns (62.194%)  route 0.661ns (37.806%))
  Logic Levels:           0  
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.423     2.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X6Y58          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     4.039 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/O
                         net (fo=1, routed)           0.661     4.700    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X7Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.314    -1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.660ns  (logic 1.084ns (65.288%)  route 0.576ns (34.712%))
  Logic Levels:           0  
  Clock Path Skew:        -4.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.424     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y57          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     4.037 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.576     4.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X8Y57          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248    -1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X8Y57          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.585ns  (logic 1.109ns (69.959%)  route 0.476ns (30.041%))
  Logic Levels:           0  
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.423     2.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X6Y58          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     4.061 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/O
                         net (fo=1, routed)           0.476     4.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[12]
    SLICE_X7Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.314    -1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.647ns  (logic 1.084ns (65.815%)  route 0.563ns (34.185%))
  Logic Levels:           0  
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.357     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X10Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     3.970 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.563     4.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X11Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.247    -1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X11Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.579ns  (logic 1.107ns (70.118%)  route 0.472ns (29.882%))
  Logic Levels:           0  
  Clock Path Skew:        -4.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.424     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y57          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     4.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.472     4.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X8Y57          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248    -1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X8Y57          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.537ns  (logic 1.081ns (70.320%)  route 0.456ns (29.680%))
  Logic Levels:           0  
  Clock Path Skew:        -4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    2.952ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.423     2.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X6Y58          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     4.033 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/O
                         net (fo=1, routed)           0.456     4.489    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X7Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.314    -1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.559ns  (logic 1.081ns (69.348%)  route 0.478ns (30.652%))
  Logic Levels:           0  
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.357     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X10Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     3.967 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/O
                         net (fo=1, routed)           0.478     4.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[7]
    SLICE_X11Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.247    -1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X11Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.463ns  (logic 1.087ns (74.310%)  route 0.376ns (25.690%))
  Logic Levels:           0  
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.424     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y57          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     4.040 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.376     4.416    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X7Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.314    -1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.445ns  (logic 1.081ns (74.812%)  route 0.364ns (25.188%))
  Logic Levels:           0  
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.424     2.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X6Y57          RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     4.034 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.364     4.398    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X7Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.314    -1.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X7Y58          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.505ns  (logic 1.107ns (73.533%)  route 0.398ns (26.467%))
  Logic Levels:           0  
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    2.886ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.357     2.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X10Y58         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y58         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     3.993 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/O
                         net (fo=1, routed)           0.398     4.392    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X11Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.247    -1.546    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X11Y58         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.182%)  route 0.057ns (30.818%))
  Logic Levels:           0  
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.128     1.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/Q
                         net (fo=2, routed)           0.057     1.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[24]
    SLICE_X8Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.836    -0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.128ns (64.931%)  route 0.069ns (35.069%))
  Logic Levels:           0  
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.128     1.405 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.069     1.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X8Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.836    -0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.461%)  route 0.071ns (35.539%))
  Logic Levels:           0  
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.128     1.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.071     1.477    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[6]
    SLICE_X8Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.246ns  (logic 0.128ns (51.951%)  route 0.118ns (48.049%))
  Logic Levels:           0  
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.128     1.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.118     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X8Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.711%)  route 0.112ns (44.289%))
  Logic Levels:           0  
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.112     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X8Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.836    -0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.744%)  route 0.124ns (49.256%))
  Logic Levels:           0  
  Clock Path Skew:        -2.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y49          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.128     1.406 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.124     1.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X9Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.834    -0.855    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X9Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.711%)  route 0.112ns (44.289%))
  Logic Levels:           0  
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.112     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[11]
    SLICE_X8Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.711%)  route 0.112ns (44.289%))
  Logic Levels:           0  
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.112     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[13]
    SLICE_X8Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y47          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.566     1.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y46          FDRE (Prop_fdre_C_Q)         0.141     1.418 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/Q
                         net (fo=2, routed)           0.114     1.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[23]
    SLICE_X8Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.836    -0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y46          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[23]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        -2.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.686     0.686    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.712 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.567     1.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X9Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_fdre_C_Q)         0.141     1.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.114     1.533    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[5]
    SLICE_X8Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.837    -0.853    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X8Y48          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SysClk_PLL_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.246ns  (logic 1.369ns (26.096%)  route 3.877ns (73.904%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 f  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.930     4.194    resetn
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.105     4.299 r  AFE_DataPath_inst_i_1/O
                         net (fo=58, routed)          0.947     5.246    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X15Y30         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.253    -1.540    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X15Y30         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.733ns  (logic 1.369ns (28.924%)  route 3.364ns (71.076%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 f  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.930     4.194    resetn
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.105     4.299 r  AFE_DataPath_inst_i_1/O
                         net (fo=58, routed)          0.434     4.733    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X28Y27         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.247    -1.546    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y27         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.219ns  (logic 0.454ns (20.456%)  route 1.765ns (79.544%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.870ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 f  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          1.551     1.960    resetn
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  AFE_DataPath_inst_i_1/O
                         net (fo=58, routed)          0.214     2.219    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X28Y27         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.820    -0.870    EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X28Y27         FDRE                                         r  EventBuilder_logic/uBunchBuffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.535ns  (logic 0.454ns (17.907%)  route 2.081ns (82.093%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 f  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         0.409     0.409 f  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          1.551     1.960    resetn
    SLICE_X28Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.005 r  AFE_DataPath_inst_i_1/O
                         net (fo=58, routed)          0.530     2.535    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X15Y30         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.826    -0.864    EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X15Y30         FDRE                                         r  EventBuilder_logic/EventBuff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_100MHz_PLL_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 0.379ns (11.889%)  route 2.809ns (88.111%))
  Logic Levels:           0  
  Clock Path Skew:        3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.809     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.314     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 0.379ns (11.889%)  route 2.809ns (88.111%))
  Logic Levels:           0  
  Clock Path Skew:        3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.809     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.314     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 0.379ns (11.889%)  route 2.809ns (88.111%))
  Logic Levels:           0  
  Clock Path Skew:        3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.809     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.314     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 0.379ns (11.889%)  route 2.809ns (88.111%))
  Logic Levels:           0  
  Clock Path Skew:        3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.809     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.314     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 0.379ns (11.889%)  route 2.809ns (88.111%))
  Logic Levels:           0  
  Clock Path Skew:        3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.809     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.314     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 0.379ns (11.889%)  route 2.809ns (88.111%))
  Logic Levels:           0  
  Clock Path Skew:        3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.809     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.314     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 0.379ns (11.889%)  route 2.809ns (88.111%))
  Logic Levels:           0  
  Clock Path Skew:        3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.809     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.314     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 0.379ns (11.889%)  route 2.809ns (88.111%))
  Logic Levels:           0  
  Clock Path Skew:        3.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.809     2.130    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.314     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y59          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.100ns  (logic 0.379ns (12.225%)  route 2.721ns (87.775%))
  Logic Levels:           0  
  Clock Path Skew:        3.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.721     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X6Y60          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.313     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y60          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.100ns  (logic 0.379ns (12.225%)  route 2.721ns (87.775%))
  Logic Levels:           0  
  Clock Path Skew:        3.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.631ns
    Source Clock Delay      (SCD):    -1.058ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.425    -1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X4Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.379    -0.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.721     2.042    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[0]_0
    SLICE_X6Y60          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.313     2.631    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X6Y60          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.279ns (53.667%)  route 0.241ns (46.333%))
  Logic Levels:           0  
  Clock Path Skew:        4.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248    -1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X9Y52          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.279    -1.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.241    -1.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X9Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.359     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X9Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.319ns (60.044%)  route 0.212ns (39.956%))
  Logic Levels:           0  
  Clock Path Skew:        4.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248    -1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X10Y51         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.319    -1.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.212    -1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X10Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.359     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X10Y52         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.497ns  (logic 0.279ns (56.169%)  route 0.218ns (43.831%))
  Logic Levels:           0  
  Clock Path Skew:        4.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.315    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X4Y52          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.279    -1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.218    -0.981    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[0]
    SLICE_X4Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.425     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X4Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.319ns (60.044%)  route 0.212ns (39.956%))
  Logic Levels:           0  
  Clock Path Skew:        4.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.315    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X6Y52          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.319    -1.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.212    -0.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X6Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.425     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X6Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.279ns (45.717%)  route 0.331ns (54.283%))
  Logic Levels:           0  
  Clock Path Skew:        4.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248    -1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X9Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.279    -1.266 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.331    -0.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X9Y55          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.359     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X9Y55          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.624ns  (logic 0.304ns (48.697%)  route 0.320ns (51.303%))
  Logic Levels:           0  
  Clock Path Skew:        4.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.887ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248    -1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X9Y57          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDCE (Prop_fdce_C_Q)         0.304    -1.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.320    -0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X12Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.358     2.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X12Y57         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.571ns  (logic 0.279ns (48.871%)  route 0.292ns (51.129%))
  Logic Levels:           0  
  Clock Path Skew:        4.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.948ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.312    -1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X0Y63          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDCE (Prop_fdce_C_Q)         0.279    -1.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.292    -0.910    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X0Y64          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419     2.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X0Y64          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.670ns  (logic 0.319ns (47.604%)  route 0.351ns (52.396%))
  Logic Levels:           0  
  Clock Path Skew:        4.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    -1.545ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.248    -1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X10Y53         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.319    -1.226 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.351    -0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X10Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.359     2.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X10Y54         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.279ns (45.717%)  route 0.331ns (54.283%))
  Logic Levels:           0  
  Clock Path Skew:        4.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.315    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X7Y51          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.279    -1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.331    -0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X7Y52          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.425     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X7Y52          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.610ns  (logic 0.279ns (45.717%)  route 0.331ns (54.283%))
  Logic Levels:           0  
  Clock Path Skew:        4.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    -1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.315    -1.478    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X7Y53          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.279    -1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.331    -0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X7Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.448     1.448    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     1.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.425     2.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X7Y54          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.490ns  (logic 4.818ns (31.102%)  route 10.673ns (68.898%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[3]_inst/O
                         net (fo=104, routed)         5.393     6.656    uControllerRegister/uCA[3]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.125     6.781 r  uControllerRegister/iCD[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.711     7.492    uControllerRegister/iCD[3]_INST_0_i_8_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.267     7.759 r  uControllerRegister/iCD[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.966     8.725    uControllerRegister/iCD[3]_INST_0_i_7_n_0
    SLICE_X36Y42         LUT6 (Prop_lut6_I5_O)        0.275     9.000 r  uControllerRegister/iCD[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.910     9.910    uControllerRegister/iCD[1]_INST_0_i_2_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I1_O)        0.105    10.015 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.596    10.611    iCD[1]
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.105    10.716 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.097    12.813    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       2.677    15.490 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.490    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.402ns  (logic 4.480ns (29.086%)  route 10.923ns (70.914%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=104, routed)         5.393     6.656    uControllerRegister/uCA[3]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.105     6.761 f  uControllerRegister/iCD[2]_INST_0_i_7/O
                         net (fo=12, routed)          0.754     7.515    uControllerRegister/iCD[2]_INST_0_i_7_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.105     7.620 r  uControllerRegister/iCD[15]_INST_0_i_6/O
                         net (fo=16, routed)          1.219     8.839    uControllerRegister/iCD[15]_INST_0_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I5_O)        0.105     8.944 r  uControllerRegister/iCD[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.243     9.188    uControllerRegister/iCD[14]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.105     9.293 r  uControllerRegister/iCD[14]_INST_0/O
                         net (fo=1, routed)           0.353     9.646    iCD[14]
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.105     9.751 r  uCD_IOBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.960    12.711    uCD_IOBUF[14]_inst/I
    Y22                  OBUFT (Prop_obuft_I_O)       2.692    15.402 r  uCD_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.402    uCD[14]
    Y22                                                               r  uCD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.352ns  (logic 4.466ns (29.090%)  route 10.886ns (70.910%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=104, routed)         5.393     6.656    uControllerRegister/uCA[3]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.105     6.761 f  uControllerRegister/iCD[2]_INST_0_i_7/O
                         net (fo=12, routed)          0.754     7.515    uControllerRegister/iCD[2]_INST_0_i_7_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.105     7.620 r  uControllerRegister/iCD[15]_INST_0_i_6/O
                         net (fo=16, routed)          1.570     9.190    uControllerRegister/iCD[15]_INST_0_i_6_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.105     9.295 r  uControllerRegister/iCD[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.449     9.744    uControllerRegister/iCD[4]_INST_0_i_5_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.105     9.849 r  uControllerRegister/iCD[4]_INST_0/O
                         net (fo=1, routed)           0.740    10.589    iCD[4]
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.105    10.694 r  uCD_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.980    12.674    uCD_IOBUF[4]_inst/I
    N21                  OBUFT (Prop_obuft_I_O)       2.677    15.352 r  uCD_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.352    uCD[4]
    N21                                                               r  uCD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.319ns  (logic 4.470ns (29.176%)  route 10.850ns (70.824%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=104, routed)         5.393     6.656    uControllerRegister/uCA[3]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.105     6.761 f  uControllerRegister/iCD[2]_INST_0_i_7/O
                         net (fo=12, routed)          0.754     7.515    uControllerRegister/iCD[2]_INST_0_i_7_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.105     7.620 r  uControllerRegister/iCD[15]_INST_0_i_6/O
                         net (fo=16, routed)          1.221     8.841    uControllerRegister/iCD[15]_INST_0_i_6_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I5_O)        0.105     8.946 r  uControllerRegister/iCD[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     9.606    uControllerRegister/iCD[9]_INST_0_i_2_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.711 r  uControllerRegister/iCD[9]_INST_0/O
                         net (fo=1, routed)           0.396    10.107    iCD[9]
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.105    10.212 r  uCD_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.426    12.638    uCD_IOBUF[9]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       2.681    15.319 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.319    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.194ns  (logic 4.812ns (31.673%)  route 10.382ns (68.327%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[3]_inst/O
                         net (fo=104, routed)         5.393     6.656    uControllerRegister/uCA[3]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.125     6.781 r  uControllerRegister/iCD[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.711     7.492    uControllerRegister/iCD[3]_INST_0_i_8_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.267     7.759 r  uControllerRegister/iCD[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.864     8.623    uControllerRegister/iCD[3]_INST_0_i_7_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I2_O)        0.275     8.898 r  uControllerRegister/iCD[3]_INST_0_i_6/O
                         net (fo=1, routed)           0.645     9.542    uControllerRegister/iCD[3]_INST_0_i_6_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.105     9.647 r  uControllerRegister/iCD[3]_INST_0/O
                         net (fo=1, routed)           0.786    10.433    iCD[3]
    SLICE_X31Y45         LUT4 (Prop_lut4_I3_O)        0.105    10.538 r  uCD_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.984    12.522    uCD_IOBUF[3]_inst/I
    N22                  OBUFT (Prop_obuft_I_O)       2.672    15.194 r  uCD_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    15.194    uCD[3]
    N22                                                               r  uCD[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.977ns  (logic 4.485ns (29.946%)  route 10.492ns (70.054%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=104, routed)         5.393     6.656    uControllerRegister/uCA[3]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.105     6.761 f  uControllerRegister/iCD[2]_INST_0_i_7/O
                         net (fo=12, routed)          0.754     7.515    uControllerRegister/iCD[2]_INST_0_i_7_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.105     7.620 r  uControllerRegister/iCD[15]_INST_0_i_6/O
                         net (fo=16, routed)          1.136     8.757    uControllerRegister/iCD[15]_INST_0_i_6_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.105     8.862 r  uControllerRegister/iCD[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.459     9.321    uControllerRegister/iCD[15]_INST_0_i_1_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.105     9.426 r  uControllerRegister/iCD[15]_INST_0/O
                         net (fo=1, routed)           0.353     9.779    iCD[15]
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.105     9.884 r  uCD_IOBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.396    12.280    uCD_IOBUF[15]_inst/I
    Y21                  OBUFT (Prop_obuft_I_O)       2.697    14.977 r  uCD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.977    uCD[15]
    Y21                                                               r  uCD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.964ns  (logic 4.482ns (29.950%)  route 10.482ns (70.050%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT5=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=104, routed)         5.393     6.656    uControllerRegister/uCA[3]
    SLICE_X34Y38         LUT5 (Prop_lut5_I3_O)        0.105     6.761 f  uControllerRegister/iCD[2]_INST_0_i_7/O
                         net (fo=12, routed)          0.754     7.515    uControllerRegister/iCD[2]_INST_0_i_7_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.105     7.620 r  uControllerRegister/iCD[15]_INST_0_i_6/O
                         net (fo=16, routed)          1.132     8.753    uControllerRegister/iCD[15]_INST_0_i_6_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I5_O)        0.105     8.858 r  uControllerRegister/iCD[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.480     9.338    uControllerRegister/iCD[13]_INST_0_i_1_n_0
    SLICE_X30Y45         LUT4 (Prop_lut4_I0_O)        0.105     9.443 r  uControllerRegister/iCD[13]_INST_0/O
                         net (fo=1, routed)           0.337     9.780    iCD[13]
    SLICE_X30Y45         LUT4 (Prop_lut4_I3_O)        0.105     9.885 r  uCD_IOBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.385    12.270    uCD_IOBUF[13]_inst/I
    W21                  OBUFT (Prop_obuft_I_O)       2.693    14.964 r  uCD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.964    uCD[13]
    W21                                                               r  uCD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.852ns  (logic 4.478ns (30.150%)  route 10.375ns (69.850%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=2 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=104, routed)         5.177     6.440    uControllerRegister/uCA[3]
    SLICE_X35Y38         LUT6 (Prop_lut6_I5_O)        0.105     6.545 r  uControllerRegister/iCD[11]_INST_0_i_6/O
                         net (fo=1, routed)           0.368     6.914    uControllerRegister/iCD[11]_INST_0_i_6_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I4_O)        0.105     7.019 r  uControllerRegister/iCD[11]_INST_0_i_4/O
                         net (fo=12, routed)          1.809     8.828    uControllerRegister/iCD[11]_INST_0_i_4_n_0
    SLICE_X33Y45         LUT6 (Prop_lut6_I2_O)        0.105     8.933 r  uControllerRegister/iCD[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.551     9.484    uControllerRegister/iCD[11]_INST_0_i_1_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I0_O)        0.105     9.589 r  uControllerRegister/iCD[11]_INST_0/O
                         net (fo=1, routed)           0.396     9.985    iCD[11]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.105    10.090 r  uCD_IOBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.073    12.163    uCD_IOBUF[11]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       2.690    14.852 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.852    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.844ns  (logic 4.472ns (30.131%)  route 10.371ns (69.869%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 f  uCA_IBUF[3]_inst/O
                         net (fo=104, routed)         5.074     6.337    uControllerRegister/uCA[3]
    SLICE_X34Y37         LUT3 (Prop_lut3_I2_O)        0.105     6.442 f  uControllerRegister/iCD[11]_INST_0_i_7/O
                         net (fo=4, routed)           0.795     7.237    uControllerRegister/iCD[11]_INST_0_i_7_n_0
    SLICE_X34Y40         LUT5 (Prop_lut5_I4_O)        0.105     7.342 r  uControllerRegister/iCD[11]_INST_0_i_5/O
                         net (fo=12, routed)          1.549     8.891    uControllerRegister/iCD[11]_INST_0_i_5_n_0
    SLICE_X35Y45         LUT6 (Prop_lut6_I5_O)        0.105     8.996 r  uControllerRegister/iCD[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.473     9.469    uControllerRegister/iCD[10]_INST_0_i_1_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.105     9.574 r  uControllerRegister/iCD[10]_INST_0/O
                         net (fo=1, routed)           0.119     9.694    iCD[10]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.105     9.799 r  uCD_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.361    12.159    uCD_IOBUF[10]_inst/I
    V22                  OBUFT (Prop_obuft_I_O)       2.684    14.844 r  uCD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.844    uCD[10]
    V22                                                               r  uCD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[3]
                            (input port)
  Destination:            uCD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.691ns  (logic 4.817ns (32.793%)  route 9.873ns (67.207%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  uCA[3] (IN)
                         net (fo=0)                   0.000     0.000    uCA[3]
    P17                  IBUF (Prop_ibuf_I_O)         1.263     1.263 r  uCA_IBUF[3]_inst/O
                         net (fo=104, routed)         5.393     6.656    uControllerRegister/uCA[3]
    SLICE_X34Y38         LUT3 (Prop_lut3_I0_O)        0.125     6.781 r  uControllerRegister/iCD[3]_INST_0_i_8/O
                         net (fo=5, routed)           0.711     7.492    uControllerRegister/iCD[3]_INST_0_i_8_n_0
    SLICE_X35Y38         LUT5 (Prop_lut5_I0_O)        0.267     7.759 r  uControllerRegister/iCD[3]_INST_0_i_7/O
                         net (fo=4, routed)           0.671     8.430    uControllerRegister/iCD[3]_INST_0_i_7_n_0
    SLICE_X34Y40         LUT6 (Prop_lut6_I0_O)        0.275     8.705 r  uControllerRegister/iCD[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.490     9.195    uControllerRegister/iCD[2]_INST_0_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.105     9.300 r  uControllerRegister/iCD[2]_INST_0/O
                         net (fo=1, routed)           0.629     9.929    iCD[2]
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.105    10.034 r  uCD_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.980    12.014    uCD_IOBUF[2]_inst/I
    M21                  OBUFT (Prop_obuft_I_O)       2.677    14.691 r  uCD_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.691    uCD[2]
    M21                                                               r  uCD[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.573ns  (logic 1.326ns (51.538%)  route 1.247ns (48.462%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  uCA_IBUF[2]_inst/O
                         net (fo=88, routed)          0.394     0.806    uCA_IBUF[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.851 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.215     1.066    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.111 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.638     1.749    uCD_IOBUF[12]_inst/T
    W22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.573 r  uCD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.573    uCD[12]
    W22                                                               r  uCD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.326ns (50.347%)  route 1.308ns (49.653%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  uCA_IBUF[2]_inst/O
                         net (fo=88, routed)          0.394     0.806    uCA_IBUF[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.851 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.215     1.066    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.111 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.698     1.809    uCD_IOBUF[9]_inst/T
    U22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.633 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.633    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.635ns  (logic 1.326ns (50.309%)  route 1.310ns (49.691%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  uCA_IBUF[2]_inst/O
                         net (fo=88, routed)          0.394     0.806    uCA_IBUF[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.851 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.215     1.066    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.111 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.700     1.811    uCD_IOBUF[11]_inst/T
    V21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.635 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.635    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.698ns  (logic 1.326ns (49.137%)  route 1.372ns (50.863%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  uCA_IBUF[2]_inst/O
                         net (fo=88, routed)          0.394     0.806    uCA_IBUF[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.851 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.215     1.066    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.111 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.763     1.874    uCD_IOBUF[7]_inst/T
    T22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.698 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.698    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.326ns (49.048%)  route 1.377ns (50.952%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  uCA_IBUF[2]_inst/O
                         net (fo=88, routed)          0.394     0.806    uCA_IBUF[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.851 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.215     1.066    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.111 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.768     1.879    uCD_IOBUF[10]_inst/T
    V22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.703 r  uCD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.703    uCD[10]
    V22                                                               r  uCD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.761ns  (logic 1.326ns (48.018%)  route 1.435ns (51.982%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  uCA_IBUF[2]_inst/O
                         net (fo=88, routed)          0.394     0.806    uCA_IBUF[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.851 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.215     1.066    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.111 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.826     1.937    uCD_IOBUF[8]_inst/T
    T21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.761 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.761    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.764ns  (logic 1.326ns (47.968%)  route 1.438ns (52.032%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  uCA_IBUF[2]_inst/O
                         net (fo=88, routed)          0.394     0.806    uCA_IBUF[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.851 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.215     1.066    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.111 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.829     1.940    uCD_IOBUF[13]_inst/T
    W21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.764 r  uCD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.764    uCD[13]
    W21                                                               r  uCD[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.816ns  (logic 1.326ns (47.083%)  route 1.490ns (52.917%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  uCA_IBUF[2]_inst/O
                         net (fo=88, routed)          0.394     0.806    uCA_IBUF[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.851 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.215     1.066    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.111 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          0.881     1.992    uCD_IOBUF[15]_inst/T
    Y21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.816 r  uCD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.816    uCD[15]
    Y21                                                               r  uCD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.326ns (45.062%)  route 1.616ns (54.938%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  uCA_IBUF[2]_inst/O
                         net (fo=88, routed)          0.394     0.806    uCA_IBUF[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.851 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.215     1.066    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.111 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          1.007     2.118    uCD_IOBUF[5]_inst/T
    P22                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     2.942 r  uCD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.942    uCD[5]
    P22                                                               r  uCD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uCA[2]
                            (input port)
  Destination:            uCD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.326ns (44.119%)  route 1.679ns (55.881%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 r  uCA[2] (IN)
                         net (fo=0)                   0.000     0.000    uCA[2]
    P20                  IBUF (Prop_ibuf_I_O)         0.412     0.412 r  uCA_IBUF[2]_inst/O
                         net (fo=88, routed)          0.394     0.806    uCA_IBUF[2]
    SLICE_X2Y34          LUT6 (Prop_lut6_I1_O)        0.045     0.851 r  uCD_IOBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.215     1.066    uCD_IOBUF[15]_inst_i_6_n_0
    SLICE_X2Y33          LUT4 (Prop_lut4_I2_O)        0.045     1.111 r  uCD_IOBUF[15]_inst_i_2/O
                         net (fo=32, routed)          1.070     2.181    uCD_IOBUF[6]_inst/T
    P21                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.005 r  uCD_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.005    uCD[6]
    P21                                                               r  uCD[6] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_100MHz_PLL_0
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OneWire/OneWrRdROM_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.895ns  (logic 3.837ns (38.778%)  route 6.058ns (61.222%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    OneWire/clock
    SLICE_X39Y58         FDCE                                         r  OneWire/OneWrRdROM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDCE (Prop_fdce_C_Q)         0.379    -0.752 f  OneWire/OneWrRdROM_reg[0]/Q
                         net (fo=14, routed)          1.073     0.321    OneWire/OneWrRdROM_reg_n_0_[0]
    SLICE_X40Y54         LUT5 (Prop_lut5_I3_O)        0.124     0.445 r  OneWire/One_Wire_Out[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.812     1.257    OneWire/One_Wire_Out[9]_INST_0_i_4_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.267     1.524 f  OneWire/One_Wire_Out[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.788     2.312    OneWire/One_Wire_Out[9]_INST_0_i_1_n_0
    SLICE_X32Y52         LUT2 (Prop_lut2_I1_O)        0.119     2.431 r  OneWire/One_Wire_Out[9]_INST_0/O
                         net (fo=1, routed)           0.959     3.390    One_Wire_Out[9]
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.267     3.657 r  uCD_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.426     6.083    uCD_IOBUF[9]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       2.681     8.764 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.764    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DACControl/AFEPDn_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.004ns  (logic 3.581ns (39.774%)  route 5.423ns (60.226%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.370    -1.114    DACControl/Clk_100MHz
    SLICE_X15Y39         FDPE                                         r  DACControl/AFEPDn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDPE (Prop_fdpe_C_Q)         0.379    -0.735 r  DACControl/AFEPDn_reg[1]/Q
                         net (fo=4, routed)           1.318     0.583    uControllerRegister/AFEPDn[1]
    SLICE_X34Y37         LUT6 (Prop_lut6_I0_O)        0.105     0.688 r  uControllerRegister/iCD[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.577     1.265    uControllerRegister/iCD[1]_INST_0_i_14_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I5_O)        0.105     1.370 r  uControllerRegister/iCD[1]_INST_0_i_10/O
                         net (fo=1, routed)           0.130     1.500    uControllerRegister/iCD[1]_INST_0_i_10_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I0_O)        0.105     1.605 r  uControllerRegister/iCD[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.705     2.310    uControllerRegister/iCD[1]_INST_0_i_6_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I5_O)        0.105     2.415 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.596     3.011    iCD[1]
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.105     3.116 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.097     5.213    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       2.677     7.891 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.891    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DACControl/AFEPDn_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.892ns  (logic 3.561ns (40.049%)  route 5.331ns (59.951%))
  Logic Levels:           6  (LUT4=1 LUT6=4 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.370    -1.114    DACControl/Clk_100MHz
    SLICE_X15Y39         FDPE                                         r  DACControl/AFEPDn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDPE (Prop_fdpe_C_Q)         0.379    -0.735 r  DACControl/AFEPDn_reg[0]/Q
                         net (fo=4, routed)           1.191     0.456    uControllerRegister/AFEPDn[0]
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.105     0.561 r  uControllerRegister/iCD[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.125     0.687    uControllerRegister/iCD[0]_INST_0_i_12_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I5_O)        0.105     0.792 r  uControllerRegister/iCD[0]_INST_0_i_10/O
                         net (fo=1, routed)           0.663     1.455    uControllerRegister/iCD[0]_INST_0_i_10_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I0_O)        0.105     1.560 r  uControllerRegister/iCD[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.803     2.363    uControllerRegister/iCD[0]_INST_0_i_6_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I5_O)        0.105     2.468 r  uControllerRegister/iCD[0]_INST_0/O
                         net (fo=1, routed)           0.452     2.919    iCD[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.105     3.024 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.097     5.121    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       2.657     7.779 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.779    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempDat_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.325ns  (logic 3.617ns (43.444%)  route 4.708ns (56.556%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.354    -1.129    OneWire/clock
    SLICE_X30Y54         FDCE                                         r  OneWire/TempDat_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y54         FDCE (Prop_fdce_C_Q)         0.433    -0.696 r  OneWire/TempDat_reg[31]/Q
                         net (fo=2, routed)           0.564    -0.133    OneWire/data5[15]
    SLICE_X30Y54         LUT6 (Prop_lut6_I1_O)        0.105    -0.028 f  OneWire/One_Wire_Out[15]_INST_0_i_2/O
                         net (fo=1, routed)           0.781     0.753    OneWire/One_Wire_Out[15]_INST_0_i_2_n_0
    SLICE_X28Y54         LUT3 (Prop_lut3_I1_O)        0.115     0.868 r  OneWire/One_Wire_Out[15]_INST_0/O
                         net (fo=1, routed)           0.967     1.836    One_Wire_Out[15]
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.267     2.103 r  uCD_IOBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.396     4.499    uCD_IOBUF[15]_inst/I
    Y21                  OBUFT (Prop_obuft_I_O)       2.697     7.195 r  uCD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.195    uCD[15]
    Y21                                                               r  uCD[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uControllerRegister/UpTimeStage_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.187ns  (logic 3.386ns (41.354%)  route 4.801ns (58.646%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.369    -1.115    uControllerRegister/Clk_100MHz
    SLICE_X28Y49         FDCE                                         r  uControllerRegister/UpTimeStage_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDCE (Prop_fdce_C_Q)         0.379    -0.736 r  uControllerRegister/UpTimeStage_reg[30]/Q
                         net (fo=1, routed)           0.683    -0.053    uControllerRegister/data6[14]
    SLICE_X30Y49         LUT6 (Prop_lut6_I4_O)        0.105     0.052 r  uControllerRegister/iCD[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.805     0.857    uControllerRegister/iCD[14]_INST_0_i_2_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I1_O)        0.105     0.962 r  uControllerRegister/iCD[14]_INST_0/O
                         net (fo=1, routed)           0.353     1.316    iCD[14]
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.105     1.421 r  uCD_IOBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.960     4.380    uCD_IOBUF[14]_inst/I
    Y22                  OBUFT (Prop_obuft_I_O)       2.692     7.072 r  uCD_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.072    uCD[14]
    Y22                                                               r  uCD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempDat_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 3.665ns (45.178%)  route 4.447ns (54.822%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    OneWire/clock
    SLICE_X35Y52         FDCE                                         r  OneWire/TempDat_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDCE (Prop_fdce_C_Q)         0.379    -0.752 r  OneWire/TempDat_reg[56]/Q
                         net (fo=2, routed)           0.694    -0.059    OneWire/data3[8]
    SLICE_X33Y52         LUT6 (Prop_lut6_I0_O)        0.105     0.046 f  OneWire/One_Wire_Out[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.517     0.563    OneWire/One_Wire_Out[8]_INST_0_i_3_n_0
    SLICE_X33Y52         LUT2 (Prop_lut2_I1_O)        0.126     0.689 f  OneWire/One_Wire_Out[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.207     0.897    OneWire/One_Wire_Out[8]_INST_0_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I5_O)        0.275     1.172 r  OneWire/One_Wire_Out[8]_INST_0/O
                         net (fo=1, routed)           0.958     2.130    One_Wire_Out[8]
    SLICE_X31Y43         LUT4 (Prop_lut4_I0_O)        0.105     2.235 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.071     4.306    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       2.675     6.981 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.981    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/OneWireCmdReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.085ns  (logic 3.475ns (42.975%)  route 4.611ns (57.025%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.352    -1.131    OneWire/clock
    SLICE_X37Y58         FDCE                                         r  OneWire/OneWireCmdReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDCE (Prop_fdce_C_Q)         0.348    -0.783 r  OneWire/OneWireCmdReg_reg[7]/Q
                         net (fo=1, routed)           0.949     0.165    OneWire/OneWireCmdReg[7]
    SLICE_X38Y53         LUT6 (Prop_lut6_I5_O)        0.242     0.407 r  OneWire/One_Wire_Out[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.650     1.057    OneWire/One_Wire_Out[7]_INST_0_i_2_n_0
    SLICE_X34Y53         LUT5 (Prop_lut5_I3_O)        0.105     1.162 r  OneWire/One_Wire_Out[7]_INST_0/O
                         net (fo=1, routed)           0.941     2.103    One_Wire_Out[7]
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.105     2.208 r  uCD_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.071     4.279    uCD_IOBUF[7]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       2.675     6.954 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.954    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempDat_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.011ns  (logic 3.432ns (42.841%)  route 4.579ns (57.159%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.354    -1.129    OneWire/clock
    SLICE_X30Y53         FDCE                                         r  OneWire/TempDat_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDCE (Prop_fdce_C_Q)         0.433    -0.696 r  OneWire/TempDat_reg[42]/Q
                         net (fo=2, routed)           0.667    -0.029    OneWire/data4[10]
    SLICE_X32Y52         LUT6 (Prop_lut6_I5_O)        0.105     0.076 r  OneWire/One_Wire_Out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.716     0.792    OneWire/One_Wire_Out[10]_INST_0_i_2_n_0
    SLICE_X33Y52         LUT3 (Prop_lut3_I2_O)        0.105     0.897 r  OneWire/One_Wire_Out[10]_INST_0/O
                         net (fo=1, routed)           0.835     1.732    One_Wire_Out[10]
    SLICE_X32Y45         LUT4 (Prop_lut4_I0_O)        0.105     1.837 r  uCD_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.361     4.198    uCD_IOBUF[10]_inst/I
    V22                  OBUFT (Prop_obuft_I_O)       2.684     6.882 r  uCD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.882    uCD[10]
    V22                                                               r  uCD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempDat_reg[70]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.988ns  (logic 3.420ns (42.814%)  route 4.568ns (57.186%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.354    -1.129    OneWire/clock
    SLICE_X38Y53         FDCE                                         r  OneWire/TempDat_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDCE (Prop_fdce_C_Q)         0.433    -0.696 r  OneWire/TempDat_reg[70]/Q
                         net (fo=2, routed)           0.807     0.111    OneWire/data2[6]
    SLICE_X36Y53         LUT5 (Prop_lut5_I1_O)        0.105     0.216 r  OneWire/One_Wire_Out[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.656     0.872    OneWire/One_Wire_Out[6]_INST_0_i_2_n_0
    SLICE_X32Y54         LUT5 (Prop_lut5_I3_O)        0.105     0.977 r  OneWire/One_Wire_Out[6]_INST_0/O
                         net (fo=1, routed)           1.125     2.102    One_Wire_Out[6]
    SLICE_X31Y42         LUT4 (Prop_lut4_I0_O)        0.105     2.207 r  uCD_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.980     4.187    uCD_IOBUF[6]_inst/I
    P21                  OBUFT (Prop_obuft_I_O)       2.672     6.859 r  uCD_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.859    uCD[6]
    P21                                                               r  uCD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempDat_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.949ns  (logic 3.568ns (44.888%)  route 4.381ns (55.112%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.355    -1.128    OneWire/clock
    SLICE_X28Y53         FDCE                                         r  OneWire/TempDat_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDCE (Prop_fdce_C_Q)         0.379    -0.749 r  OneWire/TempDat_reg[13]/Q
                         net (fo=2, routed)           0.566    -0.183    OneWire/TempDat_reg_n_0_[13]
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.105    -0.078 r  OneWire/One_Wire_Out[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.615     0.537    OneWire/One_Wire_Out[13]_INST_0_i_2_n_0
    SLICE_X29Y52         LUT3 (Prop_lut3_I2_O)        0.124     0.661 r  OneWire/One_Wire_Out[13]_INST_0/O
                         net (fo=1, routed)           0.815     1.476    One_Wire_Out[13]
    SLICE_X30Y45         LUT4 (Prop_lut4_I0_O)        0.267     1.743 r  uCD_IOBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.385     4.128    uCD_IOBUF[13]_inst/I
    W21                  OBUFT (Prop_obuft_I_O)       2.693     6.821 r  uCD_IOBUF[13]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     6.821    uCD[13]
    W21                                                               r  uCD[13] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ADC_Mux/MuxEn_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MuxEn[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.390ns (67.215%)  route 0.678ns (32.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.563    -0.468    ADC_Mux/Clk_100MHz
    SLICE_X46Y51         FDCE                                         r  ADC_Mux/MuxEn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDCE (Prop_fdce_C_Q)         0.148    -0.320 r  ADC_Mux/MuxEn_reg[3]/Q
                         net (fo=1, routed)           0.678     0.359    MuxEn_OBUF[3]
    R3                   OBUF (Prop_obuf_I_O)         1.242     1.601 r  MuxEn_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.601    MuxEn[3]
    R3                                                                r  MuxEn[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/MuxEn_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MuxEn[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.378ns (65.376%)  route 0.730ns (34.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.563    -0.468    ADC_Mux/Clk_100MHz
    SLICE_X46Y51         FDCE                                         r  ADC_Mux/MuxEn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDCE (Prop_fdce_C_Q)         0.148    -0.320 r  ADC_Mux/MuxEn_reg[2]/Q
                         net (fo=1, routed)           0.730     0.410    MuxEn_OBUF[2]
    R4                   OBUF (Prop_obuf_I_O)         1.230     1.640 r  MuxEn_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.640    MuxEn[2]
    R4                                                                r  MuxEn[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/Muxad_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Muxad[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.327ns (62.273%)  route 0.804ns (37.727%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.563    -0.468    ADC_Mux/Clk_100MHz
    SLICE_X46Y51         FDCE                                         r  ADC_Mux/Muxad_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.304 r  ADC_Mux/Muxad_reg[0]/Q
                         net (fo=1, routed)           0.804     0.501    Muxad_OBUF[0]
    M5                   OBUF (Prop_obuf_I_O)         1.163     1.664 r  Muxad_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.664    Muxad[0]
    M5                                                                r  Muxad[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/Muxad_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Muxad[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.371ns (62.245%)  route 0.831ns (37.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.563    -0.468    ADC_Mux/Clk_100MHz
    SLICE_X46Y51         FDCE                                         r  ADC_Mux/Muxad_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDCE (Prop_fdce_C_Q)         0.148    -0.320 r  ADC_Mux/Muxad_reg[1]/Q
                         net (fo=1, routed)           0.831     0.512    Muxad_OBUF[1]
    N5                   OBUF (Prop_obuf_I_O)         1.223     1.735 r  Muxad_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.735    Muxad[1]
    N5                                                                r  Muxad[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ADC_Mux/MuxEn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MuxEn[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.342ns (58.033%)  route 0.970ns (41.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.563    -0.468    ADC_Mux/Clk_100MHz
    SLICE_X46Y51         FDCE                                         r  ADC_Mux/MuxEn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.304 r  ADC_Mux/MuxEn_reg[1]/Q
                         net (fo=1, routed)           0.970     0.667    MuxEn_OBUF[1]
    M7                   OBUF (Prop_obuf_I_O)         1.178     1.845 r  MuxEn_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.845    MuxEn[1]
    M7                                                                r  MuxEn[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempEn_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Temp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.342ns  (logic 1.081ns (46.160%)  route 1.261ns (53.840%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.561    -0.470    OneWire/clock
    SLICE_X43Y54         FDRE                                         r  OneWire/TempEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  OneWire/TempEn_reg/Q
                         net (fo=5, routed)           0.215    -0.114    OneWire/TempEn
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.051    -0.063 r  OneWire/Temp_IOBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.046     0.983    OneWire/Temp_IOBUF[3]_inst/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      0.889     1.872 r  OneWire/Temp_IOBUF[3]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.872    Temp[3]
    V4                                                                r  Temp[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uC_to_LVDSTX/FMTx/Tx_Out_reg[FM]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LVDSTX
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.355ns  (logic 1.346ns (57.176%)  route 1.008ns (42.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.551    -0.480    uC_to_LVDSTX/FMTx/Clk_100MHz
    SLICE_X36Y23         FDCE                                         r  uC_to_LVDSTX/FMTx/Tx_Out_reg[FM]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.339 r  uC_to_LVDSTX/FMTx/Tx_Out_reg[FM]/Q
                         net (fo=2, routed)           1.008     0.670    LVDSTX_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.205     1.875 r  LVDSTX_OBUF_inst/O
                         net (fo=0)                   0.000     1.875    LVDSTX
    U5                                                                r  LVDSTX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempEn_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Temp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.081ns (44.679%)  route 1.338ns (55.321%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.561    -0.470    OneWire/clock
    SLICE_X43Y54         FDRE                                         r  OneWire/TempEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  OneWire/TempEn_reg/Q
                         net (fo=5, routed)           0.164    -0.165    OneWire/TempEn
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.049    -0.116 r  OneWire/Temp_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.175     1.059    OneWire/Temp_IOBUF[1]_inst/T
    W2                   OBUFT (TriStatD_obuft_T_O)
                                                      0.891     1.950 r  OneWire/Temp_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.950    Temp[1]
    W2                                                                r  Temp[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OneWire/TempEn_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Temp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.010ns (41.113%)  route 1.447ns (58.887%))
  Logic Levels:           2  (LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.561    -0.470    OneWire/clock
    SLICE_X43Y54         FDRE                                         r  OneWire/TempEn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  OneWire/TempEn_reg/Q
                         net (fo=5, routed)           0.215    -0.114    OneWire/TempEn
    SLICE_X43Y52         LUT5 (Prop_lut5_I4_O)        0.045    -0.069 r  OneWire/Temp_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.232     1.163    OneWire/Temp_IOBUF[2]_inst/T
    Y1                   OBUFT (TriStatD_obuft_T_O)
                                                      0.824     1.987 r  OneWire/Temp_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.987    Temp[2]
    Y1                                                                r  Temp[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uControllerRegister/TestCount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.464ns  (logic 1.468ns (59.567%)  route 0.996ns (40.433%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.562    -0.469    uControllerRegister/Clk_100MHz
    SLICE_X32Y42         FDCE                                         r  uControllerRegister/TestCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  uControllerRegister/TestCount_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.266    uControllerRegister/TestCount_reg_n_0_[7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  uControllerRegister/iCD[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.177    -0.044    uControllerRegister/iCD[7]_INST_0_i_3_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.001 r  uControllerRegister/iCD[7]_INST_0/O
                         net (fo=1, routed)           0.051     0.052    iCD[7]
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.045     0.097 r  uCD_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.707     0.804    uCD_IOBUF[7]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       1.192     1.995 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.995    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_200MHz_PLL_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'Clk_200MHz_PLL_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.316ns  (logic 0.029ns (2.203%)  route 1.287ns (97.797%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 fall edge)
                                                      2.500     2.500 f  
    P15                                               0.000     2.500 f  VXO_P (IN)
                         net (fo=0)                   0.000     2.500    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     2.913 f  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.393    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     0.248 f  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     0.781    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.810 f  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.754     1.564    AFE/CLK
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   f  AFE/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'Clk_200MHz_PLL_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.314ns  (logic 0.029ns (2.207%)  route 1.285ns (97.793%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 fall edge)
                                                      2.500     2.500 f  
    P15                                               0.000     2.500 f  VXO_P (IN)
                         net (fo=0)                   0.000     2.500    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     2.913 f  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.393    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145     0.248 f  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534     0.781    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.810 f  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          0.751     1.562    AFE/CLK
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'Clk_200MHz_PLL_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.492ns  (logic 0.077ns (3.090%)  route 2.415ns (96.910%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.057    -1.736    AFE/CLK
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  AFE/IDELAYCTRL_inst_REPLICATED_0/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'Clk_200MHz_PLL_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.505ns  (logic 0.077ns (3.073%)  route 2.428ns (96.927%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_200MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_200MHz_PLL_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout3_buf/O
                         net (fo=19, routed)          1.071    -1.722    AFE/CLK
    IDELAYCTRL_X1Y0      IDELAYCTRL                                   r  AFE/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk_80MHz_PLL_AFE_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE1Clk_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.488ns  (logic 1.578ns (28.761%)  route 3.910ns (71.239%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.250 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     7.639    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890     4.748 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     6.169    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.250 f  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        2.489     8.739    AFE/Clk_80MHz
    AA6                  OBUFDS (Prop_obufds_I_OB)    1.497    10.237 r  AFE/OBUFDS_inst1/OB
                         net (fo=0)                   0.000    10.237    AFE1Clk_N
    AB6                                                               r  AFE1Clk_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE1Clk_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.487ns  (logic 1.577ns (28.748%)  route 3.910ns (71.252%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.250 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     7.639    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890     4.748 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     6.169    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.250 f  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        2.489     8.739    AFE/Clk_80MHz
    AA6                  OBUFDS (Prop_obufds_I_O)     1.496    10.236 f  AFE/OBUFDS_inst1/O
                         net (fo=0)                   0.000    10.236    AFE1Clk_P
    AA6                                                               f  AFE1Clk_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE0Clk_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.451ns  (logic 1.555ns (28.525%)  route 3.896ns (71.475%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.250 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     7.639    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890     4.748 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     6.169    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.250 f  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        2.476     8.726    AFE/Clk_80MHz
    M4                   OBUFDS (Prop_obufds_I_OB)    1.474    10.200 r  AFE/OBUFDS_inst0/OB
                         net (fo=0)                   0.000    10.200    AFE0Clk_N
    M3                                                                r  AFE0Clk_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE0Clk_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.450ns  (logic 1.554ns (28.512%)  route 3.896ns (71.488%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 fall edge)
                                                      6.250     6.250 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     6.250 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     7.639    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890     4.748 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421     6.169    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.250 f  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        2.476     8.726    AFE/Clk_80MHz
    M4                   OBUFDS (Prop_obufds_I_O)     1.473    10.199 f  AFE/OBUFDS_inst0/O
                         net (fo=0)                   0.000    10.199    AFE0Clk_P
    M4                                                                f  AFE0Clk_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][6]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.050ns  (logic 3.386ns (42.058%)  route 4.664ns (57.942%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.367     1.367    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.379     1.746 r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][6]/Q
                         net (fo=3, routed)           1.108     2.854    uControllerRegister/MaskReg[1][6]
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.105     2.959 r  uControllerRegister/iCD[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.243     3.202    uControllerRegister/iCD[14]_INST_0_i_1_n_0
    SLICE_X28Y46         LUT4 (Prop_lut4_I0_O)        0.105     3.307 r  uControllerRegister/iCD[14]_INST_0/O
                         net (fo=1, routed)           0.353     3.660    iCD[14]
    SLICE_X28Y46         LUT4 (Prop_lut4_I3_O)        0.105     3.765 r  uCD_IOBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.960     6.725    uCD_IOBUF[14]_inst/I
    Y22                  OBUFT (Prop_obuft_I_O)       2.692     9.417 r  uCD_IOBUF[14]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.417    uCD[14]
    Y22                                                               r  uCD[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.048ns  (logic 3.481ns (43.253%)  route 4.567ns (56.747%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.367     1.367    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.348     1.715 r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/Q
                         net (fo=3, routed)           1.085     2.800    uControllerRegister/MaskReg[1][1]
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.242     3.042 r  uControllerRegister/iCD[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.660     3.702    uControllerRegister/iCD[9]_INST_0_i_2_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I3_O)        0.105     3.807 r  uControllerRegister/iCD[9]_INST_0/O
                         net (fo=1, routed)           0.396     4.203    iCD[9]
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.105     4.308 r  uCD_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.426     6.734    uCD_IOBUF[9]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       2.681     9.415 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.415    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][4]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 3.387ns (44.116%)  route 4.290ns (55.884%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.367     1.367    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.379     1.746 r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][4]/Q
                         net (fo=3, routed)           0.972     2.717    uControllerRegister/MaskReg[1][4]
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.822 r  uControllerRegister/iCD[12]_INST_0_i_2/O
                         net (fo=1, routed)           0.452     3.274    uControllerRegister/iCD[12]_INST_0_i_2_n_0
    SLICE_X32Y45         LUT6 (Prop_lut6_I4_O)        0.105     3.379 r  uControllerRegister/iCD[12]_INST_0/O
                         net (fo=1, routed)           0.643     4.022    iCD[12]
    SLICE_X30Y45         LUT4 (Prop_lut4_I3_O)        0.105     4.127 r  uCD_IOBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.224     6.351    uCD_IOBUF[12]_inst/I
    W22                  OBUFT (Prop_obuft_I_O)       2.693     9.044 r  uCD_IOBUF[12]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.044    uCD[12]
    W22                                                               r  uCD[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][6]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.558ns  (logic 3.366ns (44.539%)  route 4.192ns (55.461%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.367     1.367    AFE_DataPath_inst/Clk_80MHz
    SLICE_X41Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.379     1.746 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][6]/Q
                         net (fo=3, routed)           1.091     2.837    uControllerRegister/MaskReg[0][6]
    SLICE_X33Y43         LUT6 (Prop_lut6_I4_O)        0.105     2.942 r  uControllerRegister/iCD[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.573     3.515    uControllerRegister/iCD[6]_INST_0_i_3_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I4_O)        0.105     3.620 r  uControllerRegister/iCD[6]_INST_0/O
                         net (fo=1, routed)           0.547     4.168    iCD[6]
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.105     4.273 r  uCD_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.980     6.252    uCD_IOBUF[6]_inst/I
    P21                  OBUFT (Prop_obuft_I_O)       2.672     8.925 r  uCD_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.925    uCD[6]
    P21                                                               r  uCD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][0]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.538ns  (logic 3.405ns (45.174%)  route 4.133ns (54.826%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.368     1.368    AFE_DataPath_inst/Clk_80MHz
    SLICE_X42Y42         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDPE (Prop_fdpe_C_Q)         0.433     1.801 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][0]/Q
                         net (fo=3, routed)           1.045     2.845    uControllerRegister/MaskReg[0][0]
    SLICE_X33Y41         LUT6 (Prop_lut6_I3_O)        0.105     2.950 r  uControllerRegister/iCD[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.540     3.490    uControllerRegister/iCD[0]_INST_0_i_1_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.105     3.595 r  uControllerRegister/iCD[0]_INST_0/O
                         net (fo=1, routed)           0.452     4.047    iCD[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.105     4.152 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.097     6.249    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       2.657     8.906 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.906    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][7]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 3.391ns (45.285%)  route 4.097ns (54.715%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     1.389    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.890    -1.502 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.421    -0.081    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.367     1.367    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.379     1.746 r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][7]/Q
                         net (fo=3, routed)           0.888     2.634    uControllerRegister/MaskReg[1][7]
    SLICE_X33Y44         LUT6 (Prop_lut6_I4_O)        0.105     2.739 r  uControllerRegister/iCD[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.459     3.198    uControllerRegister/iCD[15]_INST_0_i_1_n_0
    SLICE_X28Y45         LUT4 (Prop_lut4_I0_O)        0.105     3.303 r  uControllerRegister/iCD[15]_INST_0/O
                         net (fo=1, routed)           0.353     3.656    iCD[15]
    SLICE_X28Y45         LUT4 (Prop_lut4_I3_O)        0.105     3.761 r  uCD_IOBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.396     6.158    uCD_IOBUF[15]_inst/I
    Y21                  OBUFT (Prop_obuft_I_O)       2.697     8.854 r  uCD_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.854    uCD[15]
    Y21                                                               r  uCD[15] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE0Clk_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.954ns  (logic 0.734ns (37.576%)  route 1.220ns (62.424%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.734     0.734    AFE/Clk_80MHz
    M4                   OBUFDS (Prop_obufds_I_O)     0.708     1.442 r  AFE/OBUFDS_inst0/O
                         net (fo=0)                   0.000     1.442    AFE0Clk_P
    M4                                                                r  AFE0Clk_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE0Clk_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 0.735ns (37.608%)  route 1.220ns (62.392%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.734     0.734    AFE/Clk_80MHz
    M4                   OBUFDS (Prop_obufds_I_OB)    0.709     1.443 r  AFE/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     1.443    AFE0Clk_N
    M3                                                                r  AFE0Clk_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE1Clk_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.979ns  (logic 0.758ns (38.274%)  route 1.222ns (61.726%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.736     0.736    AFE/Clk_80MHz
    AA6                  OBUFDS (Prop_obufds_I_O)     0.732     1.467 r  AFE/OBUFDS_inst1/O
                         net (fo=0)                   0.000     1.467    AFE1Clk_P
    AA6                                                               r  AFE1Clk_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'Clk_80MHz_PLL_AFE_1'  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            AFE1Clk_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 0.759ns (38.305%)  route 1.222ns (61.695%))
  Logic Levels:           2  (BUFG=1 OBUFDS=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.736     0.736    AFE/Clk_80MHz
    AA6                  OBUFDS (Prop_obufds_I_OB)    0.733     1.468 r  AFE/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     1.468    AFE1Clk_N
    AB6                                                               r  AFE1Clk_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.468ns (53.279%)  route 1.287ns (46.721%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][7]/Q
                         net (fo=3, routed)           0.353     1.055    uControllerRegister/MaskReg[0][7]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.100 r  uControllerRegister/iCD[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.177     1.277    uControllerRegister/iCD[7]_INST_0_i_3_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.322 r  uControllerRegister/iCD[7]_INST_0/O
                         net (fo=1, routed)           0.051     1.373    iCD[7]
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.418 r  uCD_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.707     2.125    uCD_IOBUF[7]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       1.192     3.317 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.317    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][3]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.804ns  (logic 1.523ns (54.300%)  route 1.281ns (45.700%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.128     0.690 r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][3]/Q
                         net (fo=3, routed)           0.370     1.060    uControllerRegister/MaskReg[1][3]
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.098     1.158 r  uControllerRegister/iCD[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.051     1.208    uControllerRegister/iCD[11]_INST_0_i_2_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.253 r  uControllerRegister/iCD[11]_INST_0/O
                         net (fo=1, routed)           0.156     1.409    iCD[11]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.454 r  uCD_IOBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.705     2.159    uCD_IOBUF[11]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       1.207     3.366 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.366    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][5]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.900ns  (logic 1.486ns (51.243%)  route 1.414ns (48.757%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X42Y42         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDPE (Prop_fdpe_C_Q)         0.164     0.726 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][5]/Q
                         net (fo=3, routed)           0.317     1.043    uControllerRegister/MaskReg[0][5]
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.088 r  uControllerRegister/iCD[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.177     1.264    uControllerRegister/iCD[5]_INST_0_i_3_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.309 r  uControllerRegister/iCD[5]_INST_0/O
                         net (fo=1, routed)           0.220     1.529    iCD[5]
    SLICE_X31Y43         LUT4 (Prop_lut4_I3_O)        0.045     1.574 r  uCD_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.700     2.275    uCD_IOBUF[5]_inst/I
    P22                  OBUFT (Prop_obuft_I_O)       1.187     3.462 r  uCD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.462    uCD[5]
    P22                                                               r  uCD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][0]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.936ns  (logic 1.468ns (50.012%)  route 1.467ns (49.988%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][0]/Q
                         net (fo=3, routed)           0.447     1.150    uControllerRegister/MaskReg[1][0]
    SLICE_X32Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.195 r  uControllerRegister/iCD[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.263     1.457    uControllerRegister/iCD[8]_INST_0_i_4_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.502 r  uControllerRegister/iCD[8]_INST_0/O
                         net (fo=1, routed)           0.051     1.553    iCD[8]
    SLICE_X31Y43         LUT4 (Prop_lut4_I3_O)        0.045     1.598 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.707     2.305    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       1.192     3.497 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.497    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.984ns  (logic 1.470ns (49.267%)  route 1.514ns (50.733%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/Q
                         net (fo=3, routed)           0.295     0.997    uControllerRegister/MaskReg[0][2]
    SLICE_X33Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.042 r  uControllerRegister/iCD[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.224     1.266    uControllerRegister/iCD[2]_INST_0_i_5_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.311 r  uControllerRegister/iCD[2]_INST_0/O
                         net (fo=1, routed)           0.281     1.592    iCD[2]
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.045     1.637 r  uCD_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.715     2.352    uCD_IOBUF[2]_inst/I
    M21                  OBUFT (Prop_obuft_I_O)       1.194     3.546 r  uCD_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.546    uCD[2]
    M21                                                               r  uCD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][4]/C
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            uCD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.986ns  (logic 1.471ns (49.250%)  route 1.515ns (50.750%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.562     0.562    AFE_DataPath_inst/Clk_80MHz
    SLICE_X41Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDPE (Prop_fdpe_C_Q)         0.141     0.703 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][4]/Q
                         net (fo=3, routed)           0.277     0.980    uControllerRegister/MaskReg[0][4]
    SLICE_X33Y46         LUT6 (Prop_lut6_I1_O)        0.045     1.025 r  uControllerRegister/iCD[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.205     1.230    uControllerRegister/iCD[4]_INST_0_i_5_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I4_O)        0.045     1.275 r  uControllerRegister/iCD[4]_INST_0/O
                         net (fo=1, routed)           0.318     1.593    iCD[4]
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.638 r  uCD_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.715     2.353    uCD_IOBUF[4]_inst/I
    N21                  OBUFT (Prop_obuft_I_O)       1.195     3.548 r  uCD_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.548    uCD[4]
    N21                                                               r  uCD[4] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  SysClk_PLL_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOnLength_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 3.371ns (33.517%)  route 6.687ns (66.483%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.365    -1.119    AFE_DataPath_inst/SysClk
    SLICE_X35Y43         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDCE (Prop_fdce_C_Q)         0.379    -0.740 r  AFE_DataPath_inst/BeamOnLength_reg[2]/Q
                         net (fo=3, routed)           3.509     2.769    uControllerRegister/BeamOnLength[2]
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.105     2.874 r  uControllerRegister/iCD[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.569     3.443    uControllerRegister/iCD[2]_INST_0_i_4_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I3_O)        0.105     3.548 r  uControllerRegister/iCD[2]_INST_0/O
                         net (fo=1, routed)           0.629     4.177    iCD[2]
    SLICE_X32Y48         LUT4 (Prop_lut4_I3_O)        0.105     4.282 r  uCD_IOBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.980     6.262    uCD_IOBUF[2]_inst/I
    M21                  OBUFT (Prop_obuft_I_O)       2.677     8.939 r  uCD_IOBUF[2]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.939    uCD[2]
    M21                                                               r  uCD[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.933ns  (logic 3.429ns (34.521%)  route 6.504ns (65.479%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.368    -1.116    AFE_DataPath_inst/SysClk
    SLICE_X38Y45         FDPE                                         r  AFE_DataPath_inst/BeamOffLength_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y45         FDPE (Prop_fdpe_C_Q)         0.433    -0.683 r  AFE_DataPath_inst/BeamOffLength_reg[9]/Q
                         net (fo=3, routed)           3.196     2.513    uControllerRegister/BeamOffLength[9]
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.105     2.618 r  uControllerRegister/iCD[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.486     3.104    uControllerRegister/iCD[9]_INST_0_i_1_n_0
    SLICE_X33Y46         LUT5 (Prop_lut5_I0_O)        0.105     3.209 r  uControllerRegister/iCD[9]_INST_0/O
                         net (fo=1, routed)           0.396     3.606    iCD[9]
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.105     3.711 r  uCD_IOBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.426     6.137    uCD_IOBUF[9]_inst/I
    U22                  OBUFT (Prop_obuft_I_O)       2.681     8.818 r  uCD_IOBUF[9]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.818    uCD[9]
    U22                                                               r  uCD[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.765ns  (logic 3.371ns (34.525%)  route 6.394ns (65.475%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.367    -1.117    AFE_DataPath_inst/SysClk
    SLICE_X36Y43         FDCE                                         r  AFE_DataPath_inst/BeamOffLength_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDCE (Prop_fdce_C_Q)         0.379    -0.738 r  AFE_DataPath_inst/BeamOffLength_reg[4]/Q
                         net (fo=3, routed)           3.014     2.276    uControllerRegister/BeamOffLength[4]
    SLICE_X33Y42         LUT6 (Prop_lut6_I1_O)        0.105     2.381 r  uControllerRegister/iCD[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.660     3.041    uControllerRegister/iCD[4]_INST_0_i_1_n_0
    SLICE_X32Y43         LUT5 (Prop_lut5_I0_O)        0.105     3.146 r  uControllerRegister/iCD[4]_INST_0/O
                         net (fo=1, routed)           0.740     3.886    iCD[4]
    SLICE_X32Y46         LUT4 (Prop_lut4_I3_O)        0.105     3.991 r  uCD_IOBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.980     5.971    uCD_IOBUF[4]_inst/I
    N21                  OBUFT (Prop_obuft_I_O)       2.677     8.648 r  uCD_IOBUF[4]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.648    uCD[4]
    N21                                                               r  uCD[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.622ns  (logic 3.366ns (34.985%)  route 6.255ns (65.015%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.367    -1.117    AFE_DataPath_inst/SysClk
    SLICE_X39Y43         FDCE                                         r  AFE_DataPath_inst/BeamOffLength_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.379    -0.738 r  AFE_DataPath_inst/BeamOffLength_reg[6]/Q
                         net (fo=3, routed)           3.047     2.309    uControllerRegister/BeamOffLength[6]
    SLICE_X37Y42         LUT6 (Prop_lut6_I4_O)        0.105     2.414 r  uControllerRegister/iCD[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.682     3.096    uControllerRegister/iCD[6]_INST_0_i_1_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I2_O)        0.105     3.201 r  uControllerRegister/iCD[6]_INST_0/O
                         net (fo=1, routed)           0.547     3.748    iCD[6]
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.105     3.853 r  uCD_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.980     5.833    uCD_IOBUF[6]_inst/I
    P21                  OBUFT (Prop_obuft_I_O)       2.672     8.505 r  uCD_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.505    uCD[6]
    P21                                                               r  uCD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.436ns  (logic 3.378ns (35.800%)  route 6.058ns (64.200%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.368    -1.116    AFE_DataPath_inst/SysClk
    SLICE_X36Y46         FDPE                                         r  AFE_DataPath_inst/BeamOffLength_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDPE (Prop_fdpe_C_Q)         0.379    -0.737 r  AFE_DataPath_inst/BeamOffLength_reg[10]/Q
                         net (fo=3, routed)           3.105     2.368    uControllerRegister/BeamOffLength[10]
    SLICE_X35Y45         LUT6 (Prop_lut6_I4_O)        0.105     2.473 r  uControllerRegister/iCD[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.473     2.946    uControllerRegister/iCD[10]_INST_0_i_1_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I0_O)        0.105     3.051 r  uControllerRegister/iCD[10]_INST_0/O
                         net (fo=1, routed)           0.119     3.170    iCD[10]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.105     3.275 r  uCD_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.361     5.636    uCD_IOBUF[10]_inst/I
    V22                  OBUFT (Prop_obuft_I_O)       2.684     8.320 r  uCD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.320    uCD[10]
    V22                                                               r  uCD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Phase_Detector_inst/SqWav_reg/C
                            (falling edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            A7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.257ns  (logic 3.276ns (52.357%)  route 2.981ns (47.643%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 fall edge)
                                                      3.125     3.125 f  
    P15                                               0.000     3.125 f  VXO_P (IN)
                         net (fo=0)                   0.000     3.125    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     3.995 f  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     5.060    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -0.864 f  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425     0.560    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     0.641 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.359     2.000    Phase_Detector_inst/SysClk
    SLICE_X28Y32         FDCE                                         r  Phase_Detector_inst/SqWav_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y32         FDCE (Prop_fdce_C_Q)         0.353     2.353 r  Phase_Detector_inst/SqWav_reg/Q
                         net (fo=1, routed)           0.221     2.574    Phase_Detector_inst/SqWav
    SLICE_X28Y32         LUT4 (Prop_lut4_I0_O)        0.239     2.813 r  Phase_Detector_inst/A7_INST_0/O
                         net (fo=1, routed)           2.760     5.573    A7_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         2.684     8.257 r  A7_OBUF_inst/O
                         net (fo=0)                   0.000     8.257    A7
    AB20                                                              r  A7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOnLength_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.365ns  (logic 3.369ns (35.971%)  route 5.996ns (64.029%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.368    -1.116    AFE_DataPath_inst/SysClk
    SLICE_X36Y45         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.379    -0.737 r  AFE_DataPath_inst/BeamOnLength_reg[7]/Q
                         net (fo=3, routed)           3.344     2.607    uControllerRegister/BeamOnLength[7]
    SLICE_X37Y42         LUT6 (Prop_lut6_I3_O)        0.105     2.712 r  uControllerRegister/iCD[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.466     3.178    uControllerRegister/iCD[7]_INST_0_i_1_n_0
    SLICE_X31Y42         LUT6 (Prop_lut6_I2_O)        0.105     3.283 r  uControllerRegister/iCD[7]_INST_0/O
                         net (fo=1, routed)           0.116     3.398    iCD[7]
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.105     3.503 r  uCD_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.071     5.574    uCD_IOBUF[7]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       2.675     8.249 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.249    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOnLength_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.236ns  (logic 3.364ns (36.420%)  route 5.872ns (63.580%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.367    -1.117    AFE_DataPath_inst/SysClk
    SLICE_X39Y42         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDCE (Prop_fdce_C_Q)         0.379    -0.738 r  AFE_DataPath_inst/BeamOnLength_reg[5]/Q
                         net (fo=3, routed)           2.757     2.020    uControllerRegister/BeamOnLength[5]
    SLICE_X36Y43         LUT6 (Prop_lut6_I3_O)        0.105     2.125 r  uControllerRegister/iCD[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.576     2.701    uControllerRegister/iCD[5]_INST_0_i_1_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.105     2.806 r  uControllerRegister/iCD[5]_INST_0/O
                         net (fo=1, routed)           0.547     3.353    iCD[5]
    SLICE_X31Y43         LUT4 (Prop_lut4_I3_O)        0.105     3.458 r  uCD_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.992     5.450    uCD_IOBUF[5]_inst/I
    P22                  OBUFT (Prop_obuft_I_O)       2.670     8.119 r  uCD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.119    uCD[5]
    P22                                                               r  uCD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOffLength_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.207ns  (logic 3.423ns (37.177%)  route 5.784ns (62.823%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.368    -1.116    AFE_DataPath_inst/SysClk
    SLICE_X38Y46         FDPE                                         r  AFE_DataPath_inst/BeamOffLength_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDPE (Prop_fdpe_C_Q)         0.433    -0.683 r  AFE_DataPath_inst/BeamOffLength_reg[8]/Q
                         net (fo=3, routed)           3.121     2.438    uControllerRegister/BeamOffLength[8]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.105     2.543 r  uControllerRegister/iCD[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.476     3.020    uControllerRegister/iCD[8]_INST_0_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I2_O)        0.105     3.125 r  uControllerRegister/iCD[8]_INST_0/O
                         net (fo=1, routed)           0.116     3.240    iCD[8]
    SLICE_X31Y43         LUT4 (Prop_lut4_I3_O)        0.105     3.345 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.071     5.416    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       2.675     8.091 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.091    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/ControllerNo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.013ns  (logic 3.333ns (36.974%)  route 5.681ns (63.026%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.870     0.870 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.935    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.989 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.565    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    -2.484 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.359    -1.125    AFE_DataPath_inst/SysClk
    SLICE_X38Y33         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y33         FDCE (Prop_fdce_C_Q)         0.433    -0.692 r  AFE_DataPath_inst/ControllerNo_reg[3]/Q
                         net (fo=17, routed)          3.212     2.520    uControllerRegister/ControllerNo[3]
    SLICE_X33Y45         LUT5 (Prop_lut5_I2_O)        0.105     2.625 r  uControllerRegister/iCD[11]_INST_0/O
                         net (fo=1, routed)           0.396     3.021    iCD[11]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.105     3.126 r  uCD_IOBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.073     5.199    uCD_IOBUF[11]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       2.690     7.889 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.889    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trigger_logic/Pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            Pulse
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.331ns (57.443%)  route 0.986ns (42.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.561    -0.470    Trigger_logic/SysClk
    SLICE_X31Y39         FDRE                                         r  Trigger_logic/Pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  Trigger_logic/Pulse_reg/Q
                         net (fo=1, routed)           0.986     0.657    Pulse_OBUF
    R2                   OBUF (Prop_obuf_I_O)         1.190     1.847 r  Pulse_OBUF_inst/O
                         net (fo=0)                   0.000     1.847    Pulse
    R2                                                                r  Pulse (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/LEDTime_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.423ns (60.557%)  route 0.927ns (39.443%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.562    -0.469    Trigger_logic/SysClk
    SLICE_X31Y42         FDCE                                         r  Trigger_logic/LEDTime_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  Trigger_logic/LEDTime_reg[7]/Q
                         net (fo=4, routed)           0.169    -0.159    uControllerRegister/LEDTime[7]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.045    -0.114 r  uControllerRegister/iCD[7]_INST_0/O
                         net (fo=1, routed)           0.051    -0.063    iCD[7]
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.045    -0.018 r  uCD_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.707     0.689    uCD_IOBUF[7]_inst/I
    T22                  OBUFT (Prop_obuft_I_O)       1.192     1.881 r  uCD_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.881    uCD[7]
    T22                                                               r  uCD[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/LEDTime_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.403ns  (logic 1.423ns (59.222%)  route 0.980ns (40.778%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.562    -0.469    Trigger_logic/SysClk
    SLICE_X31Y42         FDCE                                         r  Trigger_logic/LEDTime_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  Trigger_logic/LEDTime_reg[8]/Q
                         net (fo=3, routed)           0.222    -0.105    uControllerRegister/LEDTime[8]
    SLICE_X31Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.060 r  uControllerRegister/iCD[8]_INST_0/O
                         net (fo=1, routed)           0.051    -0.010    iCD[8]
    SLICE_X31Y43         LUT4 (Prop_lut4_I3_O)        0.045     0.035 r  uCD_IOBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.707     0.742    uCD_IOBUF[8]_inst/I
    T21                  OBUFT (Prop_obuft_I_O)       1.192     1.934 r  uCD_IOBUF[8]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     1.934    uCD[8]
    T21                                                               r  uCD[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/PulseSel_reg/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            PulseSel
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.479ns  (logic 1.372ns (55.357%)  route 1.107ns (44.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.562    -0.469    Trigger_logic/SysClk
    SLICE_X31Y40         FDCE                                         r  Trigger_logic/PulseSel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  Trigger_logic/PulseSel_reg/Q
                         net (fo=5, routed)           1.107     0.779    PulseSel_OBUF
    W4                   OBUF (Prop_obuf_I_O)         1.231     2.011 r  PulseSel_OBUF_inst/O
                         net (fo=0)                   0.000     2.011    PulseSel
    W4                                                                r  PulseSel (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/uBunch_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.702ns  (logic 1.451ns (53.688%)  route 1.251ns (46.312%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.563    -0.468    Trigger_logic/SysClk
    SLICE_X31Y45         FDCE                                         r  Trigger_logic/uBunch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  Trigger_logic/uBunch_reg[0]/Q
                         net (fo=1, routed)           0.051    -0.275    uControllerRegister/uBunch[0]
    SLICE_X30Y45         LUT6 (Prop_lut6_I1_O)        0.045    -0.230 r  uControllerRegister/iCD[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.230     0.000    uControllerRegister/iCD[0]_INST_0_i_3_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.045 r  uControllerRegister/iCD[0]_INST_0/O
                         net (fo=1, routed)           0.210     0.255    iCD[0]
    SLICE_X32Y44         LUT4 (Prop_lut4_I3_O)        0.045     0.300 r  uCD_IOBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.760     1.060    uCD_IOBUF[0]_inst/I
    M19                  OBUFT (Prop_obuft_I_O)       1.175     2.235 r  uCD_IOBUF[0]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.235    uCD[0]
    M19                                                               r  uCD[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/LEDTime_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.420ns (52.407%)  route 1.290ns (47.593%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.562    -0.469    Trigger_logic/SysClk
    SLICE_X29Y42         FDCE                                         r  Trigger_logic/LEDTime_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  Trigger_logic/LEDTime_reg[6]/Q
                         net (fo=4, routed)           0.354     0.026    uControllerRegister/LEDTime[6]
    SLICE_X31Y42         LUT6 (Prop_lut6_I1_O)        0.045     0.071 r  uControllerRegister/iCD[6]_INST_0/O
                         net (fo=1, routed)           0.220     0.291    iCD[6]
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.045     0.336 r  uCD_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.716     1.052    uCD_IOBUF[6]_inst/I
    P21                  OBUFT (Prop_obuft_I_O)       1.189     2.242 r  uCD_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.242    uCD[6]
    P21                                                               r  uCD[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/LEDTime_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.441ns (52.993%)  route 1.278ns (47.007%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.562    -0.469    Trigger_logic/SysClk
    SLICE_X30Y40         FDPE                                         r  Trigger_logic/LEDTime_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y40         FDPE (Prop_fdpe_C_Q)         0.164    -0.305 r  Trigger_logic/LEDTime_reg[5]/Q
                         net (fo=4, routed)           0.358     0.053    uControllerRegister/LEDTime[5]
    SLICE_X31Y43         LUT6 (Prop_lut6_I1_O)        0.045     0.098 r  uControllerRegister/iCD[5]_INST_0/O
                         net (fo=1, routed)           0.220     0.319    iCD[5]
    SLICE_X31Y43         LUT4 (Prop_lut4_I3_O)        0.045     0.364 r  uCD_IOBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.700     1.064    uCD_IOBUF[5]_inst/I
    P22                  OBUFT (Prop_obuft_I_O)       1.187     2.251 r  uCD_IOBUF[5]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.251    uCD[5]
    P22                                                               r  uCD[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AFE_DataPath_inst/BeamOnLength_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.734ns  (logic 1.483ns (54.235%)  route 1.251ns (45.765%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.563    -0.468    AFE_DataPath_inst/SysClk
    SLICE_X33Y45         FDCE                                         r  AFE_DataPath_inst/BeamOnLength_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  AFE_DataPath_inst/BeamOnLength_reg[11]/Q
                         net (fo=3, routed)           0.169    -0.158    uControllerRegister/BeamOnLength[11]
    SLICE_X33Y45         LUT6 (Prop_lut6_I3_O)        0.045    -0.113 r  uControllerRegister/iCD[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.221     0.109    uControllerRegister/iCD[11]_INST_0_i_1_n_0
    SLICE_X33Y45         LUT5 (Prop_lut5_I0_O)        0.045     0.154 r  uControllerRegister/iCD[11]_INST_0/O
                         net (fo=1, routed)           0.156     0.310    iCD[11]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  uCD_IOBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.705     1.059    uCD_IOBUF[11]_inst/I
    V21                  OBUFT (Prop_obuft_I_O)       1.207     2.266 r  uCD_IOBUF[11]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.266    uCD[11]
    V21                                                               r  uCD[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/uBunch_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.783ns  (logic 1.500ns (53.897%)  route 1.283ns (46.103%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.562    -0.469    Trigger_logic/SysClk
    SLICE_X30Y50         FDCE                                         r  Trigger_logic/uBunch_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDCE (Prop_fdce_C_Q)         0.164    -0.305 r  Trigger_logic/uBunch_reg[26]/Q
                         net (fo=2, routed)           0.155    -0.150    uControllerRegister/uBunch[26]
    SLICE_X31Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.105 r  uControllerRegister/iCD[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.157     0.052    uControllerRegister/iCD[10]_INST_0_i_3_n_0
    SLICE_X32Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.097 r  uControllerRegister/iCD[10]_INST_0/O
                         net (fo=1, routed)           0.055     0.153    iCD[10]
    SLICE_X32Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.198 r  uCD_IOBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.916     1.114    uCD_IOBUF[10]_inst/I
    V22                  OBUFT (Prop_obuft_I_O)       1.201     2.315 r  uCD_IOBUF[10]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.315    uCD[10]
    V22                                                               r  uCD[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger_logic/uBunch_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            uCD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.792ns  (logic 1.511ns (54.096%)  route 1.282ns (45.904%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUFT=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.817    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.545 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.056    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.030 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.563    -0.468    Trigger_logic/SysClk
    SLICE_X31Y45         FDCE                                         r  Trigger_logic/uBunch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDCE (Prop_fdce_C_Q)         0.128    -0.340 r  Trigger_logic/uBunch_reg[1]/Q
                         net (fo=1, routed)           0.083    -0.256    uControllerRegister/uBunch[1]
    SLICE_X31Y45         LUT6 (Prop_lut6_I1_O)        0.098    -0.158 r  uControllerRegister/iCD[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.165     0.007    uControllerRegister/iCD[1]_INST_0_i_3_n_0
    SLICE_X31Y41         LUT6 (Prop_lut6_I2_O)        0.045     0.052 r  uControllerRegister/iCD[1]_INST_0/O
                         net (fo=1, routed)           0.263     0.315    iCD[1]
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.045     0.360 r  uCD_IOBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.770     1.130    uCD_IOBUF[1]_inst/I
    M22                  OBUFT (Prop_obuft_I_O)       1.195     2.325 r  uCD_IOBUF[1]_inst/OBUFT/O
                         net (fo=1, unset)            0.000     2.325    uCD[1]
    M22                                                               r  uCD[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_0'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            PLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_0 fall edge)
                                                      3.125     3.125 f  
    P15                                               0.000     3.125 f  VXO_P (IN)
                         net (fo=0)                   0.000     3.125    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     3.538 f  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     4.018    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     0.873 f  PLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     1.406    PLL/inst/clkfbout_PLL_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     1.435 f  PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     2.251    PLL/inst/clkfbout_buf_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_0'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            PLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.718ns  (logic 0.077ns (2.833%)  route 2.641ns (97.167%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/clkfbout_PLL_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.284    -1.509    PLL/inst/clkfbout_buf_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL_AFE_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_AFE_1'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            HF_PLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.890ns  (logic 0.081ns (2.802%)  route 2.809ns (97.198%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_AFE_1 fall edge)
                                                      3.125     3.125 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     3.125 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.389     4.514    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.890     1.623 f  HF_PLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.421     3.044    HF_PLL/inst/clkfbout_PLL_AFE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.081     3.125 f  HF_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.389     4.514    HF_PLL/inst/clkfbout_buf_PLL_AFE
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  HF_PLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HF_PLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL_AFE_1'  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            HF_PLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.549     0.549    HF_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  HF_PLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    HF_PLL/inst/clkfbout_PLL_AFE
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  HF_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    HF_PLL/inst/clkfbout_buf_PLL_AFE
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  HF_PLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk_100MHz_PLL_0

Max Delay           889 Endpoints
Min Delay           889 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCD[3]
                            (input port)
  Destination:            uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.953ns  (logic 1.273ns (11.618%)  route 9.681ns (88.382%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  uCD[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[3]_inst/IO
    N22                  IBUF (Prop_ibuf_I_O)         1.273     1.273 r  uCD_IOBUF[3]_inst/IBUF/O
                         net (fo=57, routed)          9.681    10.953    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB18_X1Y6          RAMB18E1                                     r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.293    -1.499    uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X1Y6          RAMB18E1                                     r  uC_to_LVDSTX/FMTx_Buff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            uControllerRegister/TestCount_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.728ns  (logic 1.949ns (18.165%)  route 8.779ns (81.835%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    uControllerRegister/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.126     8.431 r  uControllerRegister/TestCount[31]_i_12/O
                         net (fo=2, routed)           0.669     9.100    uControllerRegister/TestCount[31]_i_12_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.281     9.381 r  uControllerRegister/TestCount[31]_i_8/O
                         net (fo=17, routed)          1.071    10.451    uControllerRegister/TestCount[31]_i_8_n_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.277    10.728 r  uControllerRegister/TestCount[17]_i_1/O
                         net (fo=1, routed)           0.000    10.728    uControllerRegister/TestCount[17]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  uControllerRegister/TestCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.255    -1.538    uControllerRegister/Clk_100MHz
    SLICE_X35Y45         FDCE                                         r  uControllerRegister/TestCount_reg[17]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            uControllerRegister/TestCount_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.718ns  (logic 1.939ns (18.089%)  route 8.779ns (81.911%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    uControllerRegister/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.126     8.431 r  uControllerRegister/TestCount[31]_i_12/O
                         net (fo=2, routed)           0.669     9.100    uControllerRegister/TestCount[31]_i_12_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.281     9.381 r  uControllerRegister/TestCount[31]_i_8/O
                         net (fo=17, routed)          1.071    10.451    uControllerRegister/TestCount[31]_i_8_n_0
    SLICE_X35Y45         LUT3 (Prop_lut3_I1_O)        0.267    10.718 r  uControllerRegister/TestCount[16]_i_1/O
                         net (fo=1, routed)           0.000    10.718    uControllerRegister/TestCount[16]_i_1_n_0
    SLICE_X35Y45         FDCE                                         r  uControllerRegister/TestCount_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.255    -1.538    uControllerRegister/Clk_100MHz
    SLICE_X35Y45         FDCE                                         r  uControllerRegister/TestCount_reg[16]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            uControllerRegister/TestCount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.692ns  (logic 1.782ns (16.665%)  route 8.910ns (83.335%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    uControllerRegister/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.126     8.431 r  uControllerRegister/TestCount[31]_i_12/O
                         net (fo=2, routed)           0.669     9.100    uControllerRegister/TestCount[31]_i_12_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.267     9.367 r  uControllerRegister/TestCount[15]_i_3/O
                         net (fo=17, routed)          1.201    10.568    uControllerRegister/TestCount[15]_i_3_n_0
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  uControllerRegister/TestCount[3]_i_1/O
                         net (fo=1, routed)           0.000    10.692    uControllerRegister/TestCount[3]_i_1_n_0
    SLICE_X33Y41         FDCE                                         r  uControllerRegister/TestCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.257    -1.536    uControllerRegister/Clk_100MHz
    SLICE_X33Y41         FDCE                                         r  uControllerRegister/TestCount_reg[3]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            uControllerRegister/TestCount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.673ns  (logic 1.763ns (16.517%)  route 8.910ns (83.483%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    uControllerRegister/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.126     8.431 r  uControllerRegister/TestCount[31]_i_12/O
                         net (fo=2, routed)           0.669     9.100    uControllerRegister/TestCount[31]_i_12_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.267     9.367 r  uControllerRegister/TestCount[15]_i_3/O
                         net (fo=17, routed)          1.201    10.568    uControllerRegister/TestCount[15]_i_3_n_0
    SLICE_X33Y41         LUT3 (Prop_lut3_I1_O)        0.105    10.673 r  uControllerRegister/TestCount[2]_i_1/O
                         net (fo=1, routed)           0.000    10.673    uControllerRegister/TestCount[2]_i_1_n_0
    SLICE_X33Y41         FDCE                                         r  uControllerRegister/TestCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.257    -1.536    uControllerRegister/Clk_100MHz
    SLICE_X33Y41         FDCE                                         r  uControllerRegister/TestCount_reg[2]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            uControllerRegister/TestCount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.662ns  (logic 1.763ns (16.534%)  route 8.899ns (83.466%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    uControllerRegister/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.126     8.431 f  uControllerRegister/TestCount[31]_i_12/O
                         net (fo=2, routed)           0.669     9.100    uControllerRegister/TestCount[31]_i_12_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.267     9.367 f  uControllerRegister/TestCount[15]_i_3/O
                         net (fo=17, routed)          0.231     9.598    uControllerRegister/TestCount[15]_i_3_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.105     9.703 r  uControllerRegister/TestCount[15]_i_1/O
                         net (fo=16, routed)          0.959    10.662    uControllerRegister/p_0_in[15]
    SLICE_X35Y40         FDCE                                         r  uControllerRegister/TestCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.254    -1.539    uControllerRegister/Clk_100MHz
    SLICE_X35Y40         FDCE                                         r  uControllerRegister/TestCount_reg[0]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            uControllerRegister/TestCount_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.662ns  (logic 1.763ns (16.534%)  route 8.899ns (83.466%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    uControllerRegister/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.126     8.431 f  uControllerRegister/TestCount[31]_i_12/O
                         net (fo=2, routed)           0.669     9.100    uControllerRegister/TestCount[31]_i_12_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.267     9.367 f  uControllerRegister/TestCount[15]_i_3/O
                         net (fo=17, routed)          0.231     9.598    uControllerRegister/TestCount[15]_i_3_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.105     9.703 r  uControllerRegister/TestCount[15]_i_1/O
                         net (fo=16, routed)          0.959    10.662    uControllerRegister/p_0_in[15]
    SLICE_X35Y40         FDCE                                         r  uControllerRegister/TestCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.254    -1.539    uControllerRegister/Clk_100MHz
    SLICE_X35Y40         FDCE                                         r  uControllerRegister/TestCount_reg[1]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            uControllerRegister/TestCount_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.649ns  (logic 1.939ns (18.206%)  route 8.711ns (81.794%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    uControllerRegister/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.126     8.431 f  uControllerRegister/TestCount[31]_i_12/O
                         net (fo=2, routed)           0.669     9.100    uControllerRegister/TestCount[31]_i_12_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.281     9.381 f  uControllerRegister/TestCount[31]_i_8/O
                         net (fo=17, routed)          0.366     9.746    uControllerRegister/TestCount[31]_i_8_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.267    10.013 r  uControllerRegister/TestCount[31]_i_1/O
                         net (fo=16, routed)          0.636    10.649    uControllerRegister/p_0_in[31]
    SLICE_X35Y46         FDCE                                         r  uControllerRegister/TestCount_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.255    -1.538    uControllerRegister/Clk_100MHz
    SLICE_X35Y46         FDCE                                         r  uControllerRegister/TestCount_reg[18]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            uControllerRegister/TestCount_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.649ns  (logic 1.939ns (18.206%)  route 8.711ns (81.794%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    uControllerRegister/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.126     8.431 f  uControllerRegister/TestCount[31]_i_12/O
                         net (fo=2, routed)           0.669     9.100    uControllerRegister/TestCount[31]_i_12_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.281     9.381 f  uControllerRegister/TestCount[31]_i_8/O
                         net (fo=17, routed)          0.366     9.746    uControllerRegister/TestCount[31]_i_8_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.267    10.013 r  uControllerRegister/TestCount[31]_i_1/O
                         net (fo=16, routed)          0.636    10.649    uControllerRegister/p_0_in[31]
    SLICE_X35Y46         FDCE                                         r  uControllerRegister/TestCount_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.255    -1.538    uControllerRegister/Clk_100MHz
    SLICE_X35Y46         FDCE                                         r  uControllerRegister/TestCount_reg[21]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            uControllerRegister/TestCount_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.649ns  (logic 1.939ns (18.206%)  route 8.711ns (81.794%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    uControllerRegister/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.126     8.431 f  uControllerRegister/TestCount[31]_i_12/O
                         net (fo=2, routed)           0.669     9.100    uControllerRegister/TestCount[31]_i_12_n_0
    SLICE_X36Y50         LUT5 (Prop_lut5_I3_O)        0.281     9.381 f  uControllerRegister/TestCount[31]_i_8/O
                         net (fo=17, routed)          0.366     9.746    uControllerRegister/TestCount[31]_i_8_n_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I5_O)        0.267    10.013 r  uControllerRegister/TestCount[31]_i_1/O
                         net (fo=16, routed)          0.636    10.649    uControllerRegister/p_0_in[31]
    SLICE_X35Y46         FDCE                                         r  uControllerRegister/TestCount_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        1.255    -1.538    uControllerRegister/Clk_100MHz
    SLICE_X35Y46         FDCE                                         r  uControllerRegister/TestCount_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            DACControl/BiasTarget_reg[0][7]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.420ns (44.041%)  route 0.534ns (55.959%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          0.534     0.954    DACControl/uCD[7]
    SLICE_X11Y34         FDCE                                         r  DACControl/BiasTarget_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.830    -0.860    DACControl/Clk_100MHz
    SLICE_X11Y34         FDCE                                         r  DACControl/BiasTarget_reg[0][7]/C

Slack:                    inf
  Source:                 uCD[10]
                            (input port)
  Destination:            DACControl/BiasTarget_reg[0][10]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.956ns  (logic 0.429ns (44.892%)  route 0.527ns (55.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  uCD[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[10]_inst/IO
    V22                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  uCD_IOBUF[10]_inst/IBUF/O
                         net (fo=45, routed)          0.527     0.956    DACControl/uCD[10]
    SLICE_X11Y35         FDCE                                         r  DACControl/BiasTarget_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.831    -0.859    DACControl/Clk_100MHz
    SLICE_X11Y35         FDCE                                         r  DACControl/BiasTarget_reg[0][10]/C

Slack:                    inf
  Source:                 uCD[5]
                            (input port)
  Destination:            DACControl/ODFifoData_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.460ns (45.765%)  route 0.545ns (54.235%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P22                                               0.000     0.000 r  uCD[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[5]_inst/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  uCD_IOBUF[5]_inst/IBUF/O
                         net (fo=52, routed)          0.545     0.961    DACControl/uCD[5]
    SLICE_X9Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.006 r  DACControl/ODFifoData[5]_i_1/O
                         net (fo=1, routed)           0.000     1.006    DACControl/ODFifoData[5]_i_1_n_0
    SLICE_X9Y37          FDCE                                         r  DACControl/ODFifoData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.832    -0.858    DACControl/Clk_100MHz
    SLICE_X9Y37          FDCE                                         r  DACControl/ODFifoData_reg[5]/C

Slack:                    inf
  Source:                 uCD[11]
                            (input port)
  Destination:            DACControl/BiasTarget_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.435ns (41.627%)  route 0.610ns (58.373%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V21                                               0.000     0.000 r  uCD[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[11]_inst/IO
    V21                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  uCD_IOBUF[11]_inst/IBUF/O
                         net (fo=45, routed)          0.610     1.045    DACControl/uCD[11]
    SLICE_X10Y35         FDCE                                         r  DACControl/BiasTarget_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.831    -0.859    DACControl/Clk_100MHz
    SLICE_X10Y35         FDCE                                         r  DACControl/BiasTarget_reg[0][11]/C

Slack:                    inf
  Source:                 uCD[6]
                            (input port)
  Destination:            DACControl/BiasTarget_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.418ns (39.641%)  route 0.636ns (60.359%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  uCD[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[6]_inst/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  uCD_IOBUF[6]_inst/IBUF/O
                         net (fo=51, routed)          0.636     1.053    DACControl/uCD[6]
    SLICE_X10Y34         FDCE                                         r  DACControl/BiasTarget_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.830    -0.860    DACControl/Clk_100MHz
    SLICE_X10Y34         FDCE                                         r  DACControl/BiasTarget_reg[0][6]/C

Slack:                    inf
  Source:                 uCD[9]
                            (input port)
  Destination:            DACControl/ODFifoData_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.471ns (44.312%)  route 0.592ns (55.688%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U22                                               0.000     0.000 r  uCD[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[9]_inst/IO
    U22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  uCD_IOBUF[9]_inst/IBUF/O
                         net (fo=47, routed)          0.592     1.019    DACControl/uCD[9]
    SLICE_X9Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.064 r  DACControl/ODFifoData[9]_i_1/O
                         net (fo=1, routed)           0.000     1.064    DACControl/ODFifoData[9]_i_1_n_0
    SLICE_X9Y36          FDCE                                         r  DACControl/ODFifoData_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.831    -0.859    DACControl/Clk_100MHz
    SLICE_X9Y36          FDCE                                         r  DACControl/ODFifoData_reg[9]/C

Slack:                    inf
  Source:                 uCD[5]
                            (input port)
  Destination:            DACControl/BiasTarget_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.415ns (39.009%)  route 0.649ns (60.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P22                                               0.000     0.000 r  uCD[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[5]_inst/IO
    P22                  IBUF (Prop_ibuf_I_O)         0.415     0.415 r  uCD_IOBUF[5]_inst/IBUF/O
                         net (fo=52, routed)          0.649     1.064    DACControl/uCD[5]
    SLICE_X10Y35         FDCE                                         r  DACControl/BiasTarget_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.831    -0.859    DACControl/Clk_100MHz
    SLICE_X10Y35         FDCE                                         r  DACControl/BiasTarget_reg[0][5]/C

Slack:                    inf
  Source:                 uCD[8]
                            (input port)
  Destination:            DACControl/BiasTarget_reg[1][8]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.420ns (39.304%)  route 0.649ns (60.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.856ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T21                                               0.000     0.000 r  uCD[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[8]_inst/IO
    T21                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[8]_inst/IBUF/O
                         net (fo=52, routed)          0.649     1.069    DACControl/uCD[8]
    SLICE_X13Y38         FDCE                                         r  DACControl/BiasTarget_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.834    -0.856    DACControl/Clk_100MHz
    SLICE_X13Y38         FDCE                                         r  DACControl/BiasTarget_reg[1][8]/C

Slack:                    inf
  Source:                 uCD[9]
                            (input port)
  Destination:            DACControl/BiasTarget_reg[0][9]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.071ns  (logic 0.426ns (39.816%)  route 0.645ns (60.184%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U22                                               0.000     0.000 r  uCD[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[9]_inst/IO
    U22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  uCD_IOBUF[9]_inst/IBUF/O
                         net (fo=47, routed)          0.645     1.071    DACControl/uCD[9]
    SLICE_X10Y35         FDCE                                         r  DACControl/BiasTarget_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.831    -0.859    DACControl/Clk_100MHz
    SLICE_X10Y35         FDCE                                         r  DACControl/BiasTarget_reg[0][9]/C

Slack:                    inf
  Source:                 uCD[12]
                            (input port)
  Destination:            DACControl/ODFifoData_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by Clk_100MHz_PLL_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.483ns (45.018%)  route 0.590ns (54.982%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W22                                               0.000     0.000 r  uCD[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[12]_inst/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uCD_IOBUF[12]_inst/IBUF/O
                         net (fo=9, routed)           0.590     1.028    DACControl/uCD[12]
    SLICE_X8Y37          LUT3 (Prop_lut3_I1_O)        0.045     1.073 r  DACControl/ODFifoData[12]_i_1/O
                         net (fo=1, routed)           0.000     1.073    DACControl/ODFifoData[12]_i_1_n_0
    SLICE_X8Y37          FDCE                                         r  DACControl/ODFifoData_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_100MHz_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/Clk_100MHz_PLL_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout1_buf/O
                         net (fo=7241, routed)        0.832    -0.858    DACControl/Clk_100MHz
    SLICE_X8Y37          FDCE                                         r  DACControl/ODFifoData_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk_560MHz_PLL_AFE_1

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AFE1Dat_N[6]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.600ns  (logic 1.600ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 2.199 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB2                                               0.000     0.000 f  AFE1Dat_N[6] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[6].dfebit_inst/AFE1Dat_N[0]
    AB3                  IBUFDS (Prop_ibufds_IB_O)    0.920     0.920 r  AFE/afe1_inst/genfebit[6].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.920    AFE/afe1_inst/genfebit[6].dfebit_inst/din_ibuf
    IDELAY_X1Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.600 r  AFE/afe1_inst/genfebit[6].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.600    AFE/afe1_inst/genfebit[6].dfebit_inst/din_delayed
    ILOGIC_X1Y18         ISERDESE2                                    r  AFE/afe1_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.306     2.199    AFE/afe1_inst/genfebit[6].dfebit_inst/CLKB
    ILOGIC_X1Y18         ISERDESE2                                    r  AFE/afe1_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[5]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.596ns  (logic 1.596ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 2.202 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA1                                               0.000     0.000 f  AFE1Dat_N[5] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[5].dfebit_inst/AFE1Dat_N[0]
    AA2                  IBUFDS (Prop_ibufds_IB_O)    0.916     0.916 r  AFE/afe1_inst/genfebit[5].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.916    AFE/afe1_inst/genfebit[5].dfebit_inst/din_ibuf
    IDELAY_X1Y16         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.596 r  AFE/afe1_inst/genfebit[5].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.596    AFE/afe1_inst/genfebit[5].dfebit_inst/din_delayed
    ILOGIC_X1Y16         ISERDESE2                                    r  AFE/afe1_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.309     2.202    AFE/afe1_inst/genfebit[5].dfebit_inst/CLKB
    ILOGIC_X1Y16         ISERDESE2                                    r  AFE/afe1_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[2]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.588ns  (logic 1.588ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 2.202 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W1                                                0.000     0.000 f  AFE1Dat_N[2] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[2].dfebit_inst/AFE1Dat_N[0]
    V1                   IBUFDS (Prop_ibufds_IB_O)    0.908     0.908 r  AFE/afe1_inst/genfebit[2].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.908    AFE/afe1_inst/genfebit[2].dfebit_inst/din_ibuf
    IDELAY_X1Y36         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.588 r  AFE/afe1_inst/genfebit[2].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.588    AFE/afe1_inst/genfebit[2].dfebit_inst/din_delayed
    ILOGIC_X1Y36         ISERDESE2                                    r  AFE/afe1_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.309     2.202    AFE/afe1_inst/genfebit[2].dfebit_inst/CLKB
    ILOGIC_X1Y36         ISERDESE2                                    r  AFE/afe1_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[7]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.583ns  (logic 1.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.310ns = ( 2.202 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 f  AFE1Dat_N[7] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[7].dfebit_inst/AFE1Dat_N[0]
    AB5                  IBUFDS (Prop_ibufds_IB_O)    0.903     0.903 r  AFE/afe1_inst/genfebit[7].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.903    AFE/afe1_inst/genfebit[7].dfebit_inst/din_ibuf
    IDELAY_X1Y14         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.583 r  AFE/afe1_inst/genfebit[7].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.583    AFE/afe1_inst/genfebit[7].dfebit_inst/din_delayed
    ILOGIC_X1Y14         ISERDESE2                                    r  AFE/afe1_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.309     2.202    AFE/afe1_inst/genfebit[7].dfebit_inst/CLKB
    ILOGIC_X1Y14         ISERDESE2                                    r  AFE/afe1_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[3]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.578ns  (logic 1.578ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 2.196 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y3                                                0.000     0.000 f  AFE1Dat_N[3] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[3].dfebit_inst/AFE1Dat_N[0]
    W3                   IBUFDS (Prop_ibufds_IB_O)    0.898     0.898 r  AFE/afe1_inst/genfebit[3].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.898    AFE/afe1_inst/genfebit[3].dfebit_inst/din_ibuf
    IDELAY_X1Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.578 r  AFE/afe1_inst/genfebit[3].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.578    AFE/afe1_inst/genfebit[3].dfebit_inst/din_delayed
    ILOGIC_X1Y30         ISERDESE2                                    r  AFE/afe1_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.303     2.196    AFE/afe1_inst/genfebit[3].dfebit_inst/CLKB
    ILOGIC_X1Y30         ISERDESE2                                    r  AFE/afe1_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[1]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.576ns  (logic 1.576ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 2.199 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 f  AFE1Dat_N[1] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[1].dfebit_inst/AFE1Dat_N[0]
    U2                   IBUFDS (Prop_ibufds_IB_O)    0.896     0.896 r  AFE/afe1_inst/genfebit[1].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.896    AFE/afe1_inst/genfebit[1].dfebit_inst/din_ibuf
    IDELAY_X1Y32         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.576 r  AFE/afe1_inst/genfebit[1].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.576    AFE/afe1_inst/genfebit[1].dfebit_inst/din_delayed
    ILOGIC_X1Y32         ISERDESE2                                    r  AFE/afe1_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.306     2.199    AFE/afe1_inst/genfebit[1].dfebit_inst/CLKB
    ILOGIC_X1Y32         ISERDESE2                                    r  AFE/afe1_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_N[7]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.572ns  (logic 1.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 2.189 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  AFE0Dat_N[7] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[7].dfebit_inst/AFE0Dat_N[0]
    P1                   IBUFDS (Prop_ibufds_IB_O)    0.892     0.892 r  AFE/afe0_inst/genfebit[7].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.892    AFE/afe0_inst/genfebit[7].dfebit_inst/din_ibuf
    IDELAY_X1Y66         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.572 r  AFE/afe0_inst/genfebit[7].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.572    AFE/afe0_inst/genfebit[7].dfebit_inst/din_delayed
    ILOGIC_X1Y66         ISERDESE2                                    r  AFE/afe0_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.296     2.189    AFE/afe0_inst/genfebit[7].dfebit_inst/CLKB
    ILOGIC_X1Y66         ISERDESE2                                    r  AFE/afe0_inst/genfebit[7].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1FCLK_N
                            (input port)
  Destination:            AFE/afe1_inst/ffebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.565ns  (logic 1.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 2.196 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 f  AFE1FCLK_N (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/ffebit_inst/AFE1FCLK_N
    U4                   IBUFDS (Prop_ibufds_IB_O)    0.885     0.885 r  AFE/afe1_inst/ffebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.885    AFE/afe1_inst/ffebit_inst/din_ibuf
    IDELAY_X1Y28         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.565 r  AFE/afe1_inst/ffebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.565    AFE/afe1_inst/ffebit_inst/din_delayed
    ILOGIC_X1Y28         ISERDESE2                                    r  AFE/afe1_inst/ffebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.303     2.196    AFE/afe1_inst/ffebit_inst/CLKB
    ILOGIC_X1Y28         ISERDESE2                                    r  AFE/afe1_inst/ffebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_N[0]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.564ns  (logic 1.564ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 2.194 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 f  AFE1Dat_N[0] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[0].dfebit_inst/AFE1Dat_N[0]
    T3                   IBUFDS (Prop_ibufds_IB_O)    0.884     0.884 r  AFE/afe1_inst/genfebit[0].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.884    AFE/afe1_inst/genfebit[0].dfebit_inst/din_ibuf
    IDELAY_X1Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.564 r  AFE/afe1_inst/genfebit[0].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.564    AFE/afe1_inst/genfebit[0].dfebit_inst/din_delayed
    ILOGIC_X1Y26         ISERDESE2                                    r  AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.301     2.194    AFE/afe1_inst/genfebit[0].dfebit_inst/CLKB
    ILOGIC_X1Y26         ISERDESE2                                    r  AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_N[4]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.564ns  (logic 1.564ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        1.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 2.183 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 f  AFE0Dat_N[4] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[4].dfebit_inst/AFE0Dat_N[0]
    M2                   IBUFDS (Prop_ibufds_IB_O)    0.884     0.884 r  AFE/afe0_inst/genfebit[4].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.884    AFE/afe0_inst/genfebit[4].dfebit_inst/din_ibuf
    IDELAY_X1Y70         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.564 r  AFE/afe0_inst/genfebit[4].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.564    AFE/afe0_inst/genfebit[4].dfebit_inst/din_delayed
    ILOGIC_X1Y70         ISERDESE2                                    r  AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     2.178    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.714    -0.537 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.352     0.816    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          1.290     2.183    AFE/afe0_inst/genfebit[4].dfebit_inst/CLKB
    ILOGIC_X1Y70         ISERDESE2                                    r  AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AFE0Dat_P[3]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.590ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 1.745 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L5                                                0.000     0.000 r  AFE0Dat_P[3] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[3].dfebit_inst/AFE0Dat_P[0]
    L5                   IBUFDS (Prop_ibufds_I_O)     0.346     0.346 r  AFE/afe0_inst/genfebit[3].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.346    AFE/afe0_inst/genfebit[3].dfebit_inst/din_ibuf
    IDELAY_X1Y82         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.590 r  AFE/afe0_inst/genfebit[3].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.590    AFE/afe0_inst/genfebit[3].dfebit_inst/din_delayed
    ILOGIC_X1Y82         ISERDESE2                                    r  AFE/afe0_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.852     1.745    AFE/afe0_inst/genfebit[3].dfebit_inst/CLKB
    ILOGIC_X1Y82         ISERDESE2                                    r  AFE/afe0_inst/genfebit[3].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[1]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.610ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 1.750 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  AFE0Dat_P[1] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[1].dfebit_inst/AFE0Dat_P[0]
    H4                   IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  AFE/afe0_inst/genfebit[1].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.366    AFE/afe0_inst/genfebit[1].dfebit_inst/din_ibuf
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.610 r  AFE/afe0_inst/genfebit[1].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.610    AFE/afe0_inst/genfebit[1].dfebit_inst/din_delayed
    ILOGIC_X1Y96         ISERDESE2                                    r  AFE/afe0_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.857     1.750    AFE/afe0_inst/genfebit[1].dfebit_inst/CLKB
    ILOGIC_X1Y96         ISERDESE2                                    r  AFE/afe0_inst/genfebit[1].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0FCLK_P
                            (input port)
  Destination:            AFE/afe0_inst/ffebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.610ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 1.741 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  AFE0FCLK_P (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/ffebit_inst/AFE0FCLK_P
    L8                   IBUFDS (Prop_ibufds_I_O)     0.366     0.366 r  AFE/afe0_inst/ffebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.366    AFE/afe0_inst/ffebit_inst/din_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.610 r  AFE/afe0_inst/ffebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.610    AFE/afe0_inst/ffebit_inst/din_delayed
    ILOGIC_X1Y78         ISERDESE2                                    r  AFE/afe0_inst/ffebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.849     1.741    AFE/afe0_inst/ffebit_inst/CLKB
    ILOGIC_X1Y78         ISERDESE2                                    r  AFE/afe0_inst/ffebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[5]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 1.745 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N4                                                0.000     0.000 r  AFE0Dat_P[5] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[5].dfebit_inst/AFE0Dat_P[0]
    N4                   IBUFDS (Prop_ibufds_I_O)     0.367     0.367 r  AFE/afe0_inst/genfebit[5].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.367    AFE/afe0_inst/genfebit[5].dfebit_inst/din_ibuf
    IDELAY_X1Y68         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.611 r  AFE/afe0_inst/genfebit[5].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.611    AFE/afe0_inst/genfebit[5].dfebit_inst/din_delayed
    ILOGIC_X1Y68         ISERDESE2                                    r  AFE/afe0_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.852     1.745    AFE/afe0_inst/genfebit[5].dfebit_inst/CLKB
    ILOGIC_X1Y68         ISERDESE2                                    r  AFE/afe0_inst/genfebit[5].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[2]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.615ns  (logic 0.615ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.857ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 1.749 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  AFE0Dat_P[2] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[2].dfebit_inst/AFE0Dat_P[0]
    K3                   IBUFDS (Prop_ibufds_I_O)     0.371     0.371 r  AFE/afe0_inst/genfebit[2].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.371    AFE/afe0_inst/genfebit[2].dfebit_inst/din_ibuf
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.615 r  AFE/afe0_inst/genfebit[2].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.615    AFE/afe0_inst/genfebit[2].dfebit_inst/din_delayed
    ILOGIC_X1Y92         ISERDESE2                                    r  AFE/afe0_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.856     1.749    AFE/afe0_inst/genfebit[2].dfebit_inst/CLKB
    ILOGIC_X1Y92         ISERDESE2                                    r  AFE/afe0_inst/genfebit[2].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_P[4]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.616ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 1.751 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W7                                                0.000     0.000 r  AFE1Dat_P[4] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[4].dfebit_inst/AFE1Dat_P[0]
    W7                   IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  AFE/afe1_inst/genfebit[4].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.372    AFE/afe1_inst/genfebit[4].dfebit_inst/din_ibuf
    IDELAY_X1Y8          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  AFE/afe1_inst/genfebit[4].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.616    AFE/afe1_inst/genfebit[4].dfebit_inst/din_delayed
    ILOGIC_X1Y8          ISERDESE2                                    r  AFE/afe1_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.859     1.751    AFE/afe1_inst/genfebit[4].dfebit_inst/CLKB
    ILOGIC_X1Y8          ISERDESE2                                    r  AFE/afe1_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[0]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.616ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns = ( 1.751 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  AFE0Dat_P[0] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[0].dfebit_inst/AFE0Dat_P[0]
    J3                   IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  AFE/afe0_inst/genfebit[0].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.372    AFE/afe0_inst/genfebit[0].dfebit_inst/din_ibuf
    IDELAY_X1Y98         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  AFE/afe0_inst/genfebit[0].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.616    AFE/afe0_inst/genfebit[0].dfebit_inst/din_delayed
    ILOGIC_X1Y98         ISERDESE2                                    r  AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.859     1.751    AFE/afe0_inst/genfebit[0].dfebit_inst/CLKB
    ILOGIC_X1Y98         ISERDESE2                                    r  AFE/afe0_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[6]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.619ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 1.747 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P3                                                0.000     0.000 r  AFE0Dat_P[6] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[6].dfebit_inst/AFE0Dat_P[0]
    P3                   IBUFDS (Prop_ibufds_I_O)     0.375     0.375 r  AFE/afe0_inst/genfebit[6].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.375    AFE/afe0_inst/genfebit[6].dfebit_inst/din_ibuf
    IDELAY_X1Y64         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.619 r  AFE/afe0_inst/genfebit[6].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.619    AFE/afe0_inst/genfebit[6].dfebit_inst/din_delayed
    ILOGIC_X1Y64         ISERDESE2                                    r  AFE/afe0_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.854     1.747    AFE/afe0_inst/genfebit[6].dfebit_inst/CLKB
    ILOGIC_X1Y64         ISERDESE2                                    r  AFE/afe0_inst/genfebit[6].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE0Dat_P[4]
                            (input port)
  Destination:            AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.621ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 1.743 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  AFE0Dat_P[4] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe0_inst/genfebit[4].dfebit_inst/AFE0Dat_P[0]
    M2                   IBUFDS (Prop_ibufds_I_O)     0.377     0.377 r  AFE/afe0_inst/genfebit[4].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.377    AFE/afe0_inst/genfebit[4].dfebit_inst/din_ibuf
    IDELAY_X1Y70         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.621 r  AFE/afe0_inst/genfebit[4].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.621    AFE/afe0_inst/genfebit[4].dfebit_inst/din_delayed
    ILOGIC_X1Y70         ISERDESE2                                    r  AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.850     1.743    AFE/afe0_inst/genfebit[4].dfebit_inst/CLKB
    ILOGIC_X1Y70         ISERDESE2                                    r  AFE/afe0_inst/genfebit[4].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 AFE1Dat_P[0]
                            (input port)
  Destination:            AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by Clk_560MHz_PLL_AFE_1  {rise@0.000ns fall@0.893ns period=1.786ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.622ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        0.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 1.742 - 0.893 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  AFE1Dat_P[0] (IN)
                         net (fo=0)                   0.000     0.000    AFE/afe1_inst/genfebit[0].dfebit_inst/AFE1Dat_P[0]
    T3                   IBUFDS (Prop_ibufds_I_O)     0.378     0.378 r  AFE/afe1_inst/genfebit[0].dfebit_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.378    AFE/afe1_inst/genfebit[0].dfebit_inst/din_ibuf
    IDELAY_X1Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.622 r  AFE/afe1_inst/genfebit[0].dfebit_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.622    AFE/afe1_inst/genfebit[0].dfebit_inst/din_delayed
    ILOGIC_X1Y26         ISERDESE2                                    r  AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock Clk_560MHz_PLL_AFE_1 fall edge)
                                                      0.893     0.893 f  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.893 f  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     1.709    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.334 f  HF_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     0.864    HF_PLL/inst/Clk_560MHz_PLL_AFE
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.893 f  HF_PLL/inst/clkout1_buf/O
                         net (fo=72, routed)          0.850     1.742    AFE/afe1_inst/genfebit[0].dfebit_inst/CLKB
    ILOGIC_X1Y26         ISERDESE2                                    r  AFE/afe1_inst/genfebit[0].dfebit_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  Clk_80MHz_PLL_AFE_1

Max Delay          3039 Endpoints
Min Delay          3039 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.536ns  (logic 1.685ns (12.447%)  route 11.851ns (87.553%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    AFE_DataPath_inst/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_5/O
                         net (fo=4, routed)           1.055     9.465    AFE_DataPath_inst/eqOp66_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.105     9.570 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3/O
                         net (fo=19, routed)          1.278    10.848    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3_n_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.105    10.953 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2/O
                         net (fo=8, routed)           1.571    12.525    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.105    12.630 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh[1][6][11]_i_1/O
                         net (fo=12, routed)          0.906    13.536    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.254     1.254    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][4]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][5]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.536ns  (logic 1.685ns (12.447%)  route 11.851ns (87.553%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    AFE_DataPath_inst/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_5/O
                         net (fo=4, routed)           1.055     9.465    AFE_DataPath_inst/eqOp66_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.105     9.570 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3/O
                         net (fo=19, routed)          1.278    10.848    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3_n_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.105    10.953 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2/O
                         net (fo=8, routed)           1.571    12.525    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.105    12.630 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh[1][6][11]_i_1/O
                         net (fo=12, routed)          0.906    13.536    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.254     1.254    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][5]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][6]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.536ns  (logic 1.685ns (12.447%)  route 11.851ns (87.553%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    AFE_DataPath_inst/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_5/O
                         net (fo=4, routed)           1.055     9.465    AFE_DataPath_inst/eqOp66_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.105     9.570 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3/O
                         net (fo=19, routed)          1.278    10.848    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3_n_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.105    10.953 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2/O
                         net (fo=8, routed)           1.571    12.525    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.105    12.630 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh[1][6][11]_i_1/O
                         net (fo=12, routed)          0.906    13.536    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.254     1.254    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][6]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][7]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.536ns  (logic 1.685ns (12.447%)  route 11.851ns (87.553%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    AFE_DataPath_inst/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_5/O
                         net (fo=4, routed)           1.055     9.465    AFE_DataPath_inst/eqOp66_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.105     9.570 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3/O
                         net (fo=19, routed)          1.278    10.848    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3_n_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.105    10.953 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2/O
                         net (fo=8, routed)           1.571    12.525    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.105    12.630 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh[1][6][11]_i_1/O
                         net (fo=12, routed)          0.906    13.536    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.254     1.254    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][7]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][4]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.526ns  (logic 1.871ns (13.831%)  route 11.655ns (86.169%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    AFE_DataPath_inst/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_5/O
                         net (fo=4, routed)           1.192     9.602    AFE_DataPath_inst/eqOp66_in
    SLICE_X42Y53         LUT6 (Prop_lut6_I2_O)        0.105     9.707 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Avg_Req[0]_i_2/O
                         net (fo=3, routed)           0.919    10.626    AFE_DataPath_inst/GateWidth[0]3
    SLICE_X44Y51         LUT5 (Prop_lut5_I0_O)        0.119    10.745 r  AFE_DataPath_inst/Gen_Two_AFEs[0].GateWidth[0][11]_i_5/O
                         net (fo=28, routed)          1.823    12.568    AFE_DataPath_inst/AsyncRst
    SLICE_X38Y39         LUT3 (Prop_lut3_I2_O)        0.277    12.845 r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth[1][11]_i_1/O
                         net (fo=12, routed)          0.681    13.526    AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth[1][11]_i_1_n_0
    SLICE_X33Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.258     1.258    AFE_DataPath_inst/Clk_80MHz
    SLICE_X33Y42         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].GateWidth_reg[1][4]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][0]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.425ns  (logic 1.685ns (12.550%)  route 11.740ns (87.450%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    AFE_DataPath_inst/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_5/O
                         net (fo=4, routed)           1.055     9.465    AFE_DataPath_inst/eqOp66_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.105     9.570 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3/O
                         net (fo=19, routed)          1.278    10.848    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3_n_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.105    10.953 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2/O
                         net (fo=8, routed)           1.571    12.525    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.105    12.630 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh[1][6][11]_i_1/O
                         net (fo=12, routed)          0.795    13.425    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0
    SLICE_X56Y19         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.255     1.255    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y19         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][0]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][1]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.425ns  (logic 1.685ns (12.550%)  route 11.740ns (87.450%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    AFE_DataPath_inst/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_5/O
                         net (fo=4, routed)           1.055     9.465    AFE_DataPath_inst/eqOp66_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.105     9.570 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3/O
                         net (fo=19, routed)          1.278    10.848    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3_n_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.105    10.953 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2/O
                         net (fo=8, routed)           1.571    12.525    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.105    12.630 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh[1][6][11]_i_1/O
                         net (fo=12, routed)          0.795    13.425    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0
    SLICE_X56Y19         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.255     1.255    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y19         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][1]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][2]/CE
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.425ns  (logic 1.685ns (12.550%)  route 11.740ns (87.450%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    AFE_DataPath_inst/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_5/O
                         net (fo=4, routed)           1.055     9.465    AFE_DataPath_inst/eqOp66_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.105     9.570 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3/O
                         net (fo=19, routed)          1.278    10.848    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3_n_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.105    10.953 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2/O
                         net (fo=8, routed)           1.571    12.525    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.105    12.630 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh[1][6][11]_i_1/O
                         net (fo=12, routed)          0.795    13.425    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0
    SLICE_X56Y19         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.255     1.255    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y19         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][2]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][3]/CE
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.425ns  (logic 1.685ns (12.550%)  route 11.740ns (87.450%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    AFE_DataPath_inst/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_5/O
                         net (fo=4, routed)           1.055     9.465    AFE_DataPath_inst/eqOp66_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.105     9.570 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3/O
                         net (fo=19, routed)          1.278    10.848    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3_n_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.105    10.953 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2/O
                         net (fo=8, routed)           1.571    12.525    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.105    12.630 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh[1][6][11]_i_1/O
                         net (fo=12, routed)          0.795    13.425    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0
    SLICE_X56Y19         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.255     1.255    AFE_DataPath_inst/Clk_80MHz
    SLICE_X56Y19         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][3]/C

Slack:                    inf
  Source:                 GA[1]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][10]/CE
                            (rising edge-triggered cell FDCE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.411ns  (logic 1.685ns (12.563%)  route 11.726ns (87.437%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        1.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.088ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  GA[1] (IN)
                         net (fo=0)                   0.000     0.000    GA[1]
    V19                  IBUF (Prop_ibuf_I_O)         1.265     1.265 r  GA_IBUF[1]_inst/O
                         net (fo=38, routed)          7.040     8.305    AFE_DataPath_inst/GA[1]
    SLICE_X39Y50         LUT4 (Prop_lut4_I3_O)        0.105     8.410 r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_5/O
                         net (fo=4, routed)           1.055     9.465    AFE_DataPath_inst/eqOp66_in
    SLICE_X44Y52         LUT6 (Prop_lut6_I3_O)        0.105     9.570 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3/O
                         net (fo=19, routed)          1.278    10.848    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].IntTrgThresh[0][0][11]_i_3_n_0
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.105    10.953 r  AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2/O
                         net (fo=8, routed)           1.571    12.525    AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[4].IntTrgThresh[0][4][11]_i_2_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.105    12.630 r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh[1][6][11]_i_1/O
                         net (fo=12, routed)          0.781    13.411    AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6]0
    SLICE_X55Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.285     1.285    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.714    -1.429 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.352    -0.077    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        1.254     1.254    AFE_DataPath_inst/Clk_80MHz
    SLICE_X55Y20         FDCE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].Gen_Eight_Chans[6].IntTrgThresh_reg[1][6][10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCD[15]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][7]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.550ns  (logic 0.442ns (28.502%)  route 1.108ns (71.498%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  uCD[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[15]_inst/IO
    Y21                  IBUF (Prop_ibuf_I_O)         0.442     0.442 r  uCD_IOBUF[15]_inst/IBUF/O
                         net (fo=8, routed)           1.108     1.550    AFE_DataPath_inst/uCD[15]
    SLICE_X40Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.832     0.832    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][7]/C

Slack:                    inf
  Source:                 uCD[12]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][4]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.564ns  (logic 0.438ns (28.021%)  route 1.126ns (71.979%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W22                                               0.000     0.000 r  uCD[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[12]_inst/IO
    W22                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uCD_IOBUF[12]_inst/IBUF/O
                         net (fo=9, routed)           1.126     1.564    AFE_DataPath_inst/uCD[12]
    SLICE_X40Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.832     0.832    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][4]/C

Slack:                    inf
  Source:                 uCD[13]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.575ns  (logic 0.438ns (27.843%)  route 1.136ns (72.157%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W21                                               0.000     0.000 r  uCD[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[13]_inst/IO
    W21                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  uCD_IOBUF[13]_inst/IBUF/O
                         net (fo=8, routed)           1.136     1.575    AFE_DataPath_inst/uCD[13]
    SLICE_X41Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.832     0.832    AFE_DataPath_inst/Clk_80MHz
    SLICE_X41Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][5]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][7]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.703ns  (logic 0.420ns (24.667%)  route 1.283ns (75.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.283     1.703    AFE_DataPath_inst/uCD[7]
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.832     0.832    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][7]/C

Slack:                    inf
  Source:                 uCD[11]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][3]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.435ns (24.930%)  route 1.309ns (75.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V21                                               0.000     0.000 r  uCD[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[11]_inst/IO
    V21                  IBUF (Prop_ibuf_I_O)         0.435     0.435 r  uCD_IOBUF[11]_inst/IBUF/O
                         net (fo=45, routed)          1.309     1.744    AFE_DataPath_inst/uCD[11]
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.832     0.832    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][3]/C

Slack:                    inf
  Source:                 uCD[2]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.753ns  (logic 0.422ns (24.095%)  route 1.331ns (75.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  uCD[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[2]_inst/IO
    M21                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  uCD_IOBUF[2]_inst/IBUF/O
                         net (fo=59, routed)          1.331     1.753    AFE_DataPath_inst/uCD[2]
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.832     0.832    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][2]/C

Slack:                    inf
  Source:                 uCD[10]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][2]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.429ns (24.390%)  route 1.331ns (75.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V22                                               0.000     0.000 r  uCD[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[10]_inst/IO
    V22                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  uCD_IOBUF[10]_inst/IBUF/O
                         net (fo=45, routed)          1.331     1.761    AFE_DataPath_inst/uCD[10]
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.832     0.832    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][2]/C

Slack:                    inf
  Source:                 uCD[4]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][4]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.772ns  (logic 0.423ns (23.858%)  route 1.349ns (76.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  uCD[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[4]_inst/IO
    N21                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  uCD_IOBUF[4]_inst/IBUF/O
                         net (fo=57, routed)          1.349     1.772    AFE_DataPath_inst/uCD[4]
    SLICE_X41Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.832     0.832    AFE_DataPath_inst/Clk_80MHz
    SLICE_X41Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][4]/C

Slack:                    inf
  Source:                 uCD[9]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.426ns (23.256%)  route 1.407ns (76.744%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U22                                               0.000     0.000 r  uCD[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[9]_inst/IO
    U22                  IBUF (Prop_ibuf_I_O)         0.426     0.426 r  uCD_IOBUF[9]_inst/IBUF/O
                         net (fo=47, routed)          1.407     1.834    AFE_DataPath_inst/uCD[9]
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.832     0.832    AFE_DataPath_inst/Clk_80MHz
    SLICE_X40Y41         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[1].MaskReg_reg[1][1]/C

Slack:                    inf
  Source:                 uCD[6]
                            (input port)
  Destination:            AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][6]/D
                            (rising edge-triggered cell FDPE clocked by Clk_80MHz_PLL_AFE_1  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.835ns  (logic 0.418ns (22.757%)  route 1.417ns (77.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  uCD[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[6]_inst/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  uCD_IOBUF[6]_inst/IBUF/O
                         net (fo=51, routed)          1.417     1.835    AFE_DataPath_inst/uCD[6]
    SLICE_X41Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk_80MHz_PLL_AFE_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y4        BUFG                         0.000     0.000 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.817     0.817    HF_PLL/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  HF_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    HF_PLL/inst/Clk_80MHz_PLL_AFE
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  HF_PLL/inst/clkout2_buf/O
                         net (fo=2279, routed)        0.832     0.832    AFE_DataPath_inst/Clk_80MHz
    SLICE_X41Y40         FDPE                                         r  AFE_DataPath_inst/Gen_Two_AFEs[0].MaskReg_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  SysClk_PLL_0

Max Delay           335 Endpoints
Min Delay           335 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/ADCSmplCntReg_reg[0]/CLR
                            (recovery check against rising-edge clock SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.047ns  (logic 1.390ns (17.274%)  route 6.657ns (82.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.548     3.812    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.126     3.938 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1879, routed)        4.109     8.047    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X37Y50         FDCE                                         f  AFE_DataPath_inst/ADCSmplCntReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.244    -1.549    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[0]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/ADCSmplCntReg_reg[1]/CLR
                            (recovery check against rising-edge clock SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.047ns  (logic 1.390ns (17.274%)  route 6.657ns (82.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.548     3.812    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.126     3.938 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1879, routed)        4.109     8.047    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X37Y50         FDCE                                         f  AFE_DataPath_inst/ADCSmplCntReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.244    -1.549    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[1]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/ADCSmplCntReg_reg[2]/CLR
                            (recovery check against rising-edge clock SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.047ns  (logic 1.390ns (17.274%)  route 6.657ns (82.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.548     3.812    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.126     3.938 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1879, routed)        4.109     8.047    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X37Y50         FDCE                                         f  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.244    -1.549    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDCE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[2]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/ADCSmplCntReg_reg[3]/PRE
                            (recovery check against rising-edge clock SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.047ns  (logic 1.390ns (17.274%)  route 6.657ns (82.726%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.548     3.812    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.126     3.938 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1879, routed)        4.109     8.047    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X37Y50         FDPE                                         f  AFE_DataPath_inst/ADCSmplCntReg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.244    -1.549    AFE_DataPath_inst/SysClk
    SLICE_X37Y50         FDPE                                         r  AFE_DataPath_inst/ADCSmplCntReg_reg[3]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/ControllerNo_reg[0]/CLR
                            (recovery check against rising-edge clock SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.402ns  (logic 1.390ns (18.780%)  route 6.012ns (81.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.548     3.812    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.126     3.938 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1879, routed)        3.464     7.402    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X39Y33         FDCE                                         f  AFE_DataPath_inst/ControllerNo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.252    -1.541    AFE_DataPath_inst/SysClk
    SLICE_X39Y33         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[0]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/ControllerNo_reg[1]/CLR
                            (recovery check against rising-edge clock SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.402ns  (logic 1.390ns (18.780%)  route 6.012ns (81.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.548     3.812    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.126     3.938 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1879, routed)        3.464     7.402    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X39Y33         FDCE                                         f  AFE_DataPath_inst/ControllerNo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.252    -1.541    AFE_DataPath_inst/SysClk
    SLICE_X39Y33         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[1]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/ControllerNo_reg[2]/CLR
                            (recovery check against rising-edge clock SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.402ns  (logic 1.390ns (18.780%)  route 6.012ns (81.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.548     3.812    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.126     3.938 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1879, routed)        3.464     7.402    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X38Y33         FDCE                                         f  AFE_DataPath_inst/ControllerNo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.252    -1.541    AFE_DataPath_inst/SysClk
    SLICE_X38Y33         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[2]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/ControllerNo_reg[3]/CLR
                            (recovery check against rising-edge clock SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.402ns  (logic 1.390ns (18.780%)  route 6.012ns (81.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.548     3.812    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.126     3.938 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1879, routed)        3.464     7.402    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X38Y33         FDCE                                         f  AFE_DataPath_inst/ControllerNo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.252    -1.541    AFE_DataPath_inst/SysClk
    SLICE_X38Y33         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[3]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/ControllerNo_reg[4]/CLR
                            (recovery check against rising-edge clock SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.402ns  (logic 1.390ns (18.780%)  route 6.012ns (81.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.548     3.812    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.126     3.938 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1879, routed)        3.464     7.402    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X38Y33         FDCE                                         f  AFE_DataPath_inst/ControllerNo_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.252    -1.541    AFE_DataPath_inst/SysClk
    SLICE_X38Y33         FDCE                                         r  AFE_DataPath_inst/ControllerNo_reg[4]/C

Slack:                    inf
  Source:                 CpldRst
                            (input port)
  Destination:            AFE_DataPath_inst/PortNo_reg[0]/CLR
                            (recovery check against rising-edge clock SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.402ns  (logic 1.390ns (18.780%)  route 6.012ns (81.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y19                                               0.000     0.000 r  CpldRst (IN)
                         net (fo=0)                   0.000     0.000    CpldRst
    Y19                  IBUF (Prop_ibuf_I_O)         1.264     1.264 r  CpldRst_IBUF_inst/O
                         net (fo=35, routed)          2.548     3.812    AFE_DataPath_inst/AFE_Pipeline_inst/CpldRst
    SLICE_X34Y40         LUT1 (Prop_lut1_I0_O)        0.126     3.938 f  AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].MaskReg[0][7]_i_2/O
                         net (fo=1879, routed)        3.464     7.402    AFE_DataPath_inst/AFE_Pipeline_inst_n_224
    SLICE_X38Y33         FDCE                                         f  AFE_DataPath_inst/PortNo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.830     0.830 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.834    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    -4.227 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    -2.870    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.793 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         1.252    -1.541    AFE_DataPath_inst/SysClk
    SLICE_X38Y33         FDCE                                         r  AFE_DataPath_inst/PortNo_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uCD[8]
                            (input port)
  Destination:            Trigger_logic/TurnOnTime_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.420ns (31.069%)  route 0.933ns (68.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T21                                               0.000     0.000 r  uCD[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[8]_inst/IO
    T21                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[8]_inst/IBUF/O
                         net (fo=52, routed)          0.933     1.353    Trigger_logic/uCD[8]
    SLICE_X30Y41         FDCE                                         r  Trigger_logic/TurnOnTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.831    -0.859    Trigger_logic/SysClk
    SLICE_X30Y41         FDCE                                         r  Trigger_logic/TurnOnTime_reg[8]/C

Slack:                    inf
  Source:                 uCD[4]
                            (input port)
  Destination:            Trigger_logic/LEDTime_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.423ns (29.873%)  route 0.992ns (70.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N21                                               0.000     0.000 r  uCD[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[4]_inst/IO
    N21                  IBUF (Prop_ibuf_I_O)         0.423     0.423 r  uCD_IOBUF[4]_inst/IBUF/O
                         net (fo=57, routed)          0.992     1.415    Trigger_logic/uCD[4]
    SLICE_X32Y41         FDPE                                         r  Trigger_logic/LEDTime_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.831    -0.859    Trigger_logic/SysClk
    SLICE_X32Y41         FDPE                                         r  Trigger_logic/LEDTime_reg[4]/C

Slack:                    inf
  Source:                 GPI0_P
                            (input port)
  Destination:            Trigger_logic/FMRx1/RxDl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.399ns (28.074%)  route 1.022ns (71.926%))
  Logic Levels:           1  (IBUFDS=1)
  Clock Path Skew:        -0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y20                                               0.000     0.000 r  GPI0_P (IN)
                         net (fo=0)                   0.000     0.000    GPI0_P
    Y20                  IBUFDS (Prop_ibufds_I_O)     0.399     0.399 r  GPI0DiffIn/O
                         net (fo=1, routed)           1.022     1.421    Trigger_logic/FMRx1/GPI0
    SLICE_X28Y33         FDCE                                         r  Trigger_logic/FMRx1/RxDl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.826    -0.864    Trigger_logic/FMRx1/SysClk
    SLICE_X28Y33         FDCE                                         r  Trigger_logic/FMRx1/RxDl_reg[0]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.420ns (29.291%)  route 1.014ns (70.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.014     1.434    Trigger_logic/uCD[7]
    SLICE_X29Y41         FDCE                                         r  Trigger_logic/TurnOffTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.832    -0.858    Trigger_logic/SysClk
    SLICE_X29Y41         FDCE                                         r  Trigger_logic/TurnOffTime_reg[7]/C

Slack:                    inf
  Source:                 uCD[2]
                            (input port)
  Destination:            Trigger_logic/LEDTime_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.436ns  (logic 0.422ns (29.408%)  route 1.014ns (70.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  uCD[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[2]_inst/IO
    M21                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  uCD_IOBUF[2]_inst/IBUF/O
                         net (fo=59, routed)          1.014     1.436    Trigger_logic/uCD[2]
    SLICE_X29Y38         FDCE                                         r  Trigger_logic/LEDTime_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.831    -0.859    Trigger_logic/SysClk
    SLICE_X29Y38         FDCE                                         r  Trigger_logic/LEDTime_reg[2]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            Trigger_logic/LEDTime_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.420ns (28.942%)  route 1.031ns (71.058%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.031     1.451    Trigger_logic/uCD[7]
    SLICE_X31Y42         FDCE                                         r  Trigger_logic/LEDTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.831    -0.859    Trigger_logic/SysClk
    SLICE_X31Y42         FDCE                                         r  Trigger_logic/LEDTime_reg[7]/C

Slack:                    inf
  Source:                 uCD[8]
                            (input port)
  Destination:            Trigger_logic/LEDTime_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.420ns (28.837%)  route 1.037ns (71.163%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T21                                               0.000     0.000 r  uCD[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[8]_inst/IO
    T21                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[8]_inst/IBUF/O
                         net (fo=52, routed)          1.037     1.458    Trigger_logic/uCD[8]
    SLICE_X31Y42         FDCE                                         r  Trigger_logic/LEDTime_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.831    -0.859    Trigger_logic/SysClk
    SLICE_X31Y42         FDCE                                         r  Trigger_logic/LEDTime_reg[8]/C

Slack:                    inf
  Source:                 uCD[2]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.458ns  (logic 0.422ns (28.975%)  route 1.035ns (71.025%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  uCD[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[2]_inst/IO
    M21                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  uCD_IOBUF[2]_inst/IBUF/O
                         net (fo=59, routed)          1.035     1.458    Trigger_logic/uCD[2]
    SLICE_X29Y41         FDCE                                         r  Trigger_logic/TurnOffTime_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.832    -0.858    Trigger_logic/SysClk
    SLICE_X29Y41         FDCE                                         r  Trigger_logic/TurnOffTime_reg[2]/C

Slack:                    inf
  Source:                 uCD[6]
                            (input port)
  Destination:            Trigger_logic/TurnOffTime_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.460ns  (logic 0.418ns (28.590%)  route 1.043ns (71.410%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.858ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  uCD[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[6]_inst/IO
    P21                  IBUF (Prop_ibuf_I_O)         0.418     0.418 r  uCD_IOBUF[6]_inst/IBUF/O
                         net (fo=51, routed)          1.043     1.460    Trigger_logic/uCD[6]
    SLICE_X29Y41         FDPE                                         r  Trigger_logic/TurnOffTime_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.832    -0.858    Trigger_logic/SysClk
    SLICE_X29Y41         FDPE                                         r  Trigger_logic/TurnOffTime_reg[6]/C

Slack:                    inf
  Source:                 uCD[7]
                            (input port)
  Destination:            Trigger_logic/TurnOnTime_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by SysClk_PLL_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.420ns (27.818%)  route 1.090ns (72.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T22                                               0.000     0.000 r  uCD[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    uCD_IOBUF[7]_inst/IO
    T22                  IBUF (Prop_ibuf_I_O)         0.420     0.420 r  uCD_IOBUF[7]_inst/IBUF/O
                         net (fo=49, routed)          1.090     1.510    Trigger_logic/uCD[7]
    SLICE_X30Y41         FDCE                                         r  Trigger_logic/TurnOnTime_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SysClk_PLL_0 rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  VXO_P (IN)
                         net (fo=0)                   0.000     0.000    PLL/inst/clk_in1_p
    P15                  IBUFDS (Prop_ibufds_I_O)     0.413     0.413 r  PLL/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.893    PLL/inst/clk_in1_PLL_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.252 r  PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.719    PLL/inst/SysClk_PLL_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -1.690 r  PLL/inst/clkout2_buf/O
                         net (fo=829, routed)         0.831    -0.859    Trigger_logic/SysClk
    SLICE_X30Y41         FDCE                                         r  Trigger_logic/TurnOnTime_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.210ns (5.011%)  route 3.981ns (94.989%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.476     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X2Y45          LUT5 (Prop_lut5_I0_O)        0.105     2.581 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          1.007     3.588    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X5Y48          LUT3 (Prop_lut3_I1_O)        0.105     3.693 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.498     4.191    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X5Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.329     2.647    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X5Y44          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.315ns (7.791%)  route 3.728ns (92.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.105     2.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.879     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y51          LUT4 (Prop_lut4_I1_O)        0.105     3.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.415     3.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.105     3.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265     4.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.315ns (7.791%)  route 3.728ns (92.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.105     2.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.879     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y51          LUT4 (Prop_lut4_I1_O)        0.105     3.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.415     3.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.105     3.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265     4.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.315ns (7.791%)  route 3.728ns (92.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.105     2.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.879     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y51          LUT4 (Prop_lut4_I1_O)        0.105     3.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.415     3.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.105     3.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265     4.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.315ns (7.791%)  route 3.728ns (92.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.105     2.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.879     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y51          LUT4 (Prop_lut4_I1_O)        0.105     3.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.415     3.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.105     3.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265     4.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.315ns (7.791%)  route 3.728ns (92.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.105     2.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.879     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y51          LUT4 (Prop_lut4_I1_O)        0.105     3.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.415     3.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.105     3.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265     4.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 0.315ns (7.791%)  route 3.728ns (92.209%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.105     2.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.879     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y51          LUT4 (Prop_lut4_I1_O)        0.105     3.258 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.415     3.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.105     3.778 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.265     4.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X2Y50          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.224ns (5.736%)  route 3.681ns (94.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.105     2.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.879     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.119     3.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.634     3.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X2Y51          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X2Y51          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.224ns (5.736%)  route 3.681ns (94.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.105     2.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.879     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.119     3.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.634     3.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X2Y51          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X2Y51          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 0.224ns (5.736%)  route 3.681ns (94.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          2.169     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X4Y44          LUT5 (Prop_lut5_I4_O)        0.105     2.274 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.879     3.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.119     3.272 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.634     3.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X2Y51          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.241     1.241    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     1.318 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.316     2.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X2Y51          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.000ns (0.000%)  route 0.705ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.705     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X8Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.000ns (0.000%)  route 0.705ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.705     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X8Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y43          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.000ns (0.000%)  route 0.763ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.763     0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.000ns (0.000%)  route 0.763ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.763     0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.000ns (0.000%)  route 0.763ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.763     0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.763ns  (logic 0.000ns (0.000%)  route 0.763ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SEL
                         net (fo=8, routed)           0.763     0.763    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_sel
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.836     1.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X8Y45          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.000ns (0.000%)  route 0.807ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.807     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X2Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[24]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.000ns (0.000%)  route 0.807ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.807     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X2Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.000ns (0.000%)  route 0.807ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.807     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X2Y35          FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y35          FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.000ns (0.000%)  route 0.807ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/RESET
                         net (fo=79, routed)          0.807     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_reset
    SLICE_X2Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.796     0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.861     1.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X2Y35          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[27]/C





