
*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 36381
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1734.691 ; gain = 0.023 ; free physical = 13530 ; free virtual = 86894
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1834630
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2916.395 ; gain = 225.828 ; free physical = 12183 ; free virtual = 85553
Synthesis current peak Physical Memory [PSS] (MB): peak = 2473.439; parent = 2143.654; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3884.473; parent = 2922.336; children = 962.137
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/.Xil/Vivado-1834259-super-test/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/.Xil/Vivado-1834259-super-test/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2992.301 ; gain = 301.734 ; free physical = 12383 ; free virtual = 85754
Synthesis current peak Physical Memory [PSS] (MB): peak = 2473.439; parent = 2143.654; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3954.441; parent = 2992.305; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3004.176 ; gain = 313.609 ; free physical = 12365 ; free virtual = 85737
Synthesis current peak Physical Memory [PSS] (MB): peak = 2473.439; parent = 2143.654; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3966.316; parent = 3004.180; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3004.176 ; gain = 313.609 ; free physical = 12357 ; free virtual = 85728
Synthesis current peak Physical Memory [PSS] (MB): peak = 2473.439; parent = 2143.654; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3966.316; parent = 3004.180; children = 962.137
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3004.176 ; gain = 0.000 ; free physical = 12354 ; free virtual = 85725
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
Finished Parsing XDC File [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
Parsing XDC File [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3091.957 ; gain = 0.000 ; free physical = 12301 ; free virtual = 85672
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3091.957 ; gain = 0.000 ; free physical = 12300 ; free virtual = 85671
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3091.957 ; gain = 401.391 ; free physical = 12411 ; free virtual = 85783
Synthesis current peak Physical Memory [PSS] (MB): peak = 2473.439; parent = 2152.647; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4054.098; parent = 3091.961; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3091.957 ; gain = 401.391 ; free physical = 12412 ; free virtual = 85783
Synthesis current peak Physical Memory [PSS] (MB): peak = 2473.439; parent = 2152.647; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4054.098; parent = 3091.961; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3091.957 ; gain = 401.391 ; free physical = 12411 ; free virtual = 85782
Synthesis current peak Physical Memory [PSS] (MB): peak = 2473.439; parent = 2152.647; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4054.098; parent = 3091.961; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3091.957 ; gain = 401.391 ; free physical = 12415 ; free virtual = 85787
Synthesis current peak Physical Memory [PSS] (MB): peak = 2473.439; parent = 2152.647; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4054.098; parent = 3091.961; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3091.957 ; gain = 401.391 ; free physical = 12404 ; free virtual = 85781
Synthesis current peak Physical Memory [PSS] (MB): peak = 2473.439; parent = 2152.647; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4054.098; parent = 3091.961; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 3543.770 ; gain = 853.203 ; free physical = 11839 ; free virtual = 85215
Synthesis current peak Physical Memory [PSS] (MB): peak = 2914.848; parent = 2706.671; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4505.910; parent = 3543.773; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 3545.770 ; gain = 855.203 ; free physical = 11837 ; free virtual = 85214
Synthesis current peak Physical Memory [PSS] (MB): peak = 2916.420; parent = 2708.246; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4507.910; parent = 3545.773; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 3564.801 ; gain = 874.234 ; free physical = 11836 ; free virtual = 85213
Synthesis current peak Physical Memory [PSS] (MB): peak = 2917.338; parent = 2709.164; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4526.941; parent = 3564.805; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3570.738 ; gain = 880.172 ; free physical = 11838 ; free virtual = 85215
Synthesis current peak Physical Memory [PSS] (MB): peak = 2917.475; parent = 2709.301; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.742; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3570.738 ; gain = 880.172 ; free physical = 11838 ; free virtual = 85215
Synthesis current peak Physical Memory [PSS] (MB): peak = 2917.482; parent = 2709.309; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.742; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3570.738 ; gain = 880.172 ; free physical = 11836 ; free virtual = 85213
Synthesis current peak Physical Memory [PSS] (MB): peak = 2917.533; parent = 2709.359; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.742; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3570.738 ; gain = 880.172 ; free physical = 11834 ; free virtual = 85211
Synthesis current peak Physical Memory [PSS] (MB): peak = 2917.549; parent = 2709.375; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.742; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3570.738 ; gain = 880.172 ; free physical = 11833 ; free virtual = 85210
Synthesis current peak Physical Memory [PSS] (MB): peak = 2917.549; parent = 2709.375; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.742; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3570.738 ; gain = 880.172 ; free physical = 11832 ; free virtual = 85209
Synthesis current peak Physical Memory [PSS] (MB): peak = 2917.549; parent = 2709.375; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.742; children = 962.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3570.738 ; gain = 880.172 ; free physical = 11832 ; free virtual = 85209
Synthesis current peak Physical Memory [PSS] (MB): peak = 2917.580; parent = 2709.406; children = 329.785
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.742; children = 962.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 3570.738 ; gain = 792.391 ; free physical = 11870 ; free virtual = 85247
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3570.746 ; gain = 880.172 ; free physical = 11870 ; free virtual = 85247
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3570.746 ; gain = 0.000 ; free physical = 11975 ; free virtual = 85352
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3612.363 ; gain = 0.000 ; free physical = 11899 ; free virtual = 85276
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c5f1e294
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3612.363 ; gain = 1835.828 ; free physical = 12106 ; free virtual = 85483
INFO: [Common 17-1381] The checkpoint '/data1/jcz/fpt_LLM/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  3 16:37:00 2025...
