
u5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008528  08000238  08000238  00001238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08008760  08008760  00009760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008870  08008870  00009870  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008878  08008878  00009878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800887c  0800887c  0000987c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000078  20000000  08008880  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000028c  20000078  080088f8  0000a078  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  20000304  080088f8  0000a304  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000a078  2**0
                  CONTENTS, READONLY
 10 .debug_info   00013ced  00000000  00000000  0000a0ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00002725  00000000  00000000  0001dd9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000010a8  00000000  00000000  000204c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000cea  00000000  00000000  00021568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00032260  00000000  00000000  00022252  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00014e59  00000000  00000000  000544b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00138a49  00000000  00000000  0006930b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001a1d54  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000049ac  00000000  00000000  001a1d98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000005f  00000000  00000000  001a6744  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000078 	.word	0x20000078
 8000254:	00000000 	.word	0x00000000
 8000258:	08008748 	.word	0x08008748

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	2000007c 	.word	0x2000007c
 8000274:	08008748 	.word	0x08008748

08000278 <__aeabi_drsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800027c:	e002      	b.n	8000284 <__adddf3>
 800027e:	bf00      	nop

08000280 <__aeabi_dsub>:
 8000280:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000284 <__adddf3>:
 8000284:	b530      	push	{r4, r5, lr}
 8000286:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800028a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800028e:	ea94 0f05 	teq	r4, r5
 8000292:	bf08      	it	eq
 8000294:	ea90 0f02 	teqeq	r0, r2
 8000298:	bf1f      	itttt	ne
 800029a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800029e:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002aa:	f000 80e2 	beq.w	8000472 <__adddf3+0x1ee>
 80002ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002b6:	bfb8      	it	lt
 80002b8:	426d      	neglt	r5, r5
 80002ba:	dd0c      	ble.n	80002d6 <__adddf3+0x52>
 80002bc:	442c      	add	r4, r5
 80002be:	ea80 0202 	eor.w	r2, r0, r2
 80002c2:	ea81 0303 	eor.w	r3, r1, r3
 80002c6:	ea82 0000 	eor.w	r0, r2, r0
 80002ca:	ea83 0101 	eor.w	r1, r3, r1
 80002ce:	ea80 0202 	eor.w	r2, r0, r2
 80002d2:	ea81 0303 	eor.w	r3, r1, r3
 80002d6:	2d36      	cmp	r5, #54	@ 0x36
 80002d8:	bf88      	it	hi
 80002da:	bd30      	pophi	{r4, r5, pc}
 80002dc:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002e4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ec:	d002      	beq.n	80002f4 <__adddf3+0x70>
 80002ee:	4240      	negs	r0, r0
 80002f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002f4:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000300:	d002      	beq.n	8000308 <__adddf3+0x84>
 8000302:	4252      	negs	r2, r2
 8000304:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000308:	ea94 0f05 	teq	r4, r5
 800030c:	f000 80a7 	beq.w	800045e <__adddf3+0x1da>
 8000310:	f1a4 0401 	sub.w	r4, r4, #1
 8000314:	f1d5 0e20 	rsbs	lr, r5, #32
 8000318:	db0d      	blt.n	8000336 <__adddf3+0xb2>
 800031a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800031e:	fa22 f205 	lsr.w	r2, r2, r5
 8000322:	1880      	adds	r0, r0, r2
 8000324:	f141 0100 	adc.w	r1, r1, #0
 8000328:	fa03 f20e 	lsl.w	r2, r3, lr
 800032c:	1880      	adds	r0, r0, r2
 800032e:	fa43 f305 	asr.w	r3, r3, r5
 8000332:	4159      	adcs	r1, r3
 8000334:	e00e      	b.n	8000354 <__adddf3+0xd0>
 8000336:	f1a5 0520 	sub.w	r5, r5, #32
 800033a:	f10e 0e20 	add.w	lr, lr, #32
 800033e:	2a01      	cmp	r2, #1
 8000340:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000344:	bf28      	it	cs
 8000346:	f04c 0c02 	orrcs.w	ip, ip, #2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	18c0      	adds	r0, r0, r3
 8000350:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000354:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000358:	d507      	bpl.n	800036a <__adddf3+0xe6>
 800035a:	f04f 0e00 	mov.w	lr, #0
 800035e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000362:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000366:	eb6e 0101 	sbc.w	r1, lr, r1
 800036a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800036e:	d31b      	bcc.n	80003a8 <__adddf3+0x124>
 8000370:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000374:	d30c      	bcc.n	8000390 <__adddf3+0x10c>
 8000376:	0849      	lsrs	r1, r1, #1
 8000378:	ea5f 0030 	movs.w	r0, r0, rrx
 800037c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000380:	f104 0401 	add.w	r4, r4, #1
 8000384:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000388:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800038c:	f080 809a 	bcs.w	80004c4 <__adddf3+0x240>
 8000390:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000394:	bf08      	it	eq
 8000396:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800039a:	f150 0000 	adcs.w	r0, r0, #0
 800039e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003a2:	ea41 0105 	orr.w	r1, r1, r5
 80003a6:	bd30      	pop	{r4, r5, pc}
 80003a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ac:	4140      	adcs	r0, r0
 80003ae:	eb41 0101 	adc.w	r1, r1, r1
 80003b2:	3c01      	subs	r4, #1
 80003b4:	bf28      	it	cs
 80003b6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003ba:	d2e9      	bcs.n	8000390 <__adddf3+0x10c>
 80003bc:	f091 0f00 	teq	r1, #0
 80003c0:	bf04      	itt	eq
 80003c2:	4601      	moveq	r1, r0
 80003c4:	2000      	moveq	r0, #0
 80003c6:	fab1 f381 	clz	r3, r1
 80003ca:	bf08      	it	eq
 80003cc:	3320      	addeq	r3, #32
 80003ce:	f1a3 030b 	sub.w	r3, r3, #11
 80003d2:	f1b3 0220 	subs.w	r2, r3, #32
 80003d6:	da0c      	bge.n	80003f2 <__adddf3+0x16e>
 80003d8:	320c      	adds	r2, #12
 80003da:	dd08      	ble.n	80003ee <__adddf3+0x16a>
 80003dc:	f102 0c14 	add.w	ip, r2, #20
 80003e0:	f1c2 020c 	rsb	r2, r2, #12
 80003e4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ec:	e00c      	b.n	8000408 <__adddf3+0x184>
 80003ee:	f102 0214 	add.w	r2, r2, #20
 80003f2:	bfd8      	it	le
 80003f4:	f1c2 0c20 	rsble	ip, r2, #32
 80003f8:	fa01 f102 	lsl.w	r1, r1, r2
 80003fc:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000400:	bfdc      	itt	le
 8000402:	ea41 010c 	orrle.w	r1, r1, ip
 8000406:	4090      	lslle	r0, r2
 8000408:	1ae4      	subs	r4, r4, r3
 800040a:	bfa2      	ittt	ge
 800040c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000410:	4329      	orrge	r1, r5
 8000412:	bd30      	popge	{r4, r5, pc}
 8000414:	ea6f 0404 	mvn.w	r4, r4
 8000418:	3c1f      	subs	r4, #31
 800041a:	da1c      	bge.n	8000456 <__adddf3+0x1d2>
 800041c:	340c      	adds	r4, #12
 800041e:	dc0e      	bgt.n	800043e <__adddf3+0x1ba>
 8000420:	f104 0414 	add.w	r4, r4, #20
 8000424:	f1c4 0220 	rsb	r2, r4, #32
 8000428:	fa20 f004 	lsr.w	r0, r0, r4
 800042c:	fa01 f302 	lsl.w	r3, r1, r2
 8000430:	ea40 0003 	orr.w	r0, r0, r3
 8000434:	fa21 f304 	lsr.w	r3, r1, r4
 8000438:	ea45 0103 	orr.w	r1, r5, r3
 800043c:	bd30      	pop	{r4, r5, pc}
 800043e:	f1c4 040c 	rsb	r4, r4, #12
 8000442:	f1c4 0220 	rsb	r2, r4, #32
 8000446:	fa20 f002 	lsr.w	r0, r0, r2
 800044a:	fa01 f304 	lsl.w	r3, r1, r4
 800044e:	ea40 0003 	orr.w	r0, r0, r3
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	fa21 f004 	lsr.w	r0, r1, r4
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	f094 0f00 	teq	r4, #0
 8000462:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000466:	bf06      	itte	eq
 8000468:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800046c:	3401      	addeq	r4, #1
 800046e:	3d01      	subne	r5, #1
 8000470:	e74e      	b.n	8000310 <__adddf3+0x8c>
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf18      	it	ne
 8000478:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800047c:	d029      	beq.n	80004d2 <__adddf3+0x24e>
 800047e:	ea94 0f05 	teq	r4, r5
 8000482:	bf08      	it	eq
 8000484:	ea90 0f02 	teqeq	r0, r2
 8000488:	d005      	beq.n	8000496 <__adddf3+0x212>
 800048a:	ea54 0c00 	orrs.w	ip, r4, r0
 800048e:	bf04      	itt	eq
 8000490:	4619      	moveq	r1, r3
 8000492:	4610      	moveq	r0, r2
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	ea91 0f03 	teq	r1, r3
 800049a:	bf1e      	ittt	ne
 800049c:	2100      	movne	r1, #0
 800049e:	2000      	movne	r0, #0
 80004a0:	bd30      	popne	{r4, r5, pc}
 80004a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004a6:	d105      	bne.n	80004b4 <__adddf3+0x230>
 80004a8:	0040      	lsls	r0, r0, #1
 80004aa:	4149      	adcs	r1, r1
 80004ac:	bf28      	it	cs
 80004ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004b2:	bd30      	pop	{r4, r5, pc}
 80004b4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b8:	bf3c      	itt	cc
 80004ba:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004be:	bd30      	popcc	{r4, r5, pc}
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004c4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004cc:	f04f 0000 	mov.w	r0, #0
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004d6:	bf1a      	itte	ne
 80004d8:	4619      	movne	r1, r3
 80004da:	4610      	movne	r0, r2
 80004dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e0:	bf1c      	itt	ne
 80004e2:	460b      	movne	r3, r1
 80004e4:	4602      	movne	r2, r0
 80004e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004ea:	bf06      	itte	eq
 80004ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f0:	ea91 0f03 	teqeq	r1, r3
 80004f4:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	bf00      	nop

080004fc <__aeabi_ui2d>:
 80004fc:	f090 0f00 	teq	r0, #0
 8000500:	bf04      	itt	eq
 8000502:	2100      	moveq	r1, #0
 8000504:	4770      	bxeq	lr
 8000506:	b530      	push	{r4, r5, lr}
 8000508:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000510:	f04f 0500 	mov.w	r5, #0
 8000514:	f04f 0100 	mov.w	r1, #0
 8000518:	e750      	b.n	80003bc <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_i2d>:
 800051c:	f090 0f00 	teq	r0, #0
 8000520:	bf04      	itt	eq
 8000522:	2100      	moveq	r1, #0
 8000524:	4770      	bxeq	lr
 8000526:	b530      	push	{r4, r5, lr}
 8000528:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800052c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000530:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000534:	bf48      	it	mi
 8000536:	4240      	negmi	r0, r0
 8000538:	f04f 0100 	mov.w	r1, #0
 800053c:	e73e      	b.n	80003bc <__adddf3+0x138>
 800053e:	bf00      	nop

08000540 <__aeabi_f2d>:
 8000540:	0042      	lsls	r2, r0, #1
 8000542:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000546:	ea4f 0131 	mov.w	r1, r1, rrx
 800054a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800054e:	bf1f      	itttt	ne
 8000550:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000554:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000558:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800055c:	4770      	bxne	lr
 800055e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000562:	bf08      	it	eq
 8000564:	4770      	bxeq	lr
 8000566:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800056a:	bf04      	itt	eq
 800056c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000570:	4770      	bxeq	lr
 8000572:	b530      	push	{r4, r5, lr}
 8000574:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000578:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800057c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000580:	e71c      	b.n	80003bc <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_ul2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	e00a      	b.n	80005aa <__aeabi_l2d+0x16>

08000594 <__aeabi_l2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005a2:	d502      	bpl.n	80005aa <__aeabi_l2d+0x16>
 80005a4:	4240      	negs	r0, r0
 80005a6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005aa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ae:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005b2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005b6:	f43f aed8 	beq.w	800036a <__adddf3+0xe6>
 80005ba:	f04f 0203 	mov.w	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005d2:	f1c2 0320 	rsb	r3, r2, #32
 80005d6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005da:	fa20 f002 	lsr.w	r0, r0, r2
 80005de:	fa01 fe03 	lsl.w	lr, r1, r3
 80005e2:	ea40 000e 	orr.w	r0, r0, lr
 80005e6:	fa21 f102 	lsr.w	r1, r1, r2
 80005ea:	4414      	add	r4, r2
 80005ec:	e6bd      	b.n	800036a <__adddf3+0xe6>
 80005ee:	bf00      	nop

080005f0 <__aeabi_dmul>:
 80005f0:	b570      	push	{r4, r5, r6, lr}
 80005f2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005f6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005fe:	bf1d      	ittte	ne
 8000600:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000604:	ea94 0f0c 	teqne	r4, ip
 8000608:	ea95 0f0c 	teqne	r5, ip
 800060c:	f000 f8de 	bleq	80007cc <__aeabi_dmul+0x1dc>
 8000610:	442c      	add	r4, r5
 8000612:	ea81 0603 	eor.w	r6, r1, r3
 8000616:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800061a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800061e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000622:	bf18      	it	ne
 8000624:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000628:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800062c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000630:	d038      	beq.n	80006a4 <__aeabi_dmul+0xb4>
 8000632:	fba0 ce02 	umull	ip, lr, r0, r2
 8000636:	f04f 0500 	mov.w	r5, #0
 800063a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800063e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000642:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000646:	f04f 0600 	mov.w	r6, #0
 800064a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800064e:	f09c 0f00 	teq	ip, #0
 8000652:	bf18      	it	ne
 8000654:	f04e 0e01 	orrne.w	lr, lr, #1
 8000658:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800065c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000660:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000664:	d204      	bcs.n	8000670 <__aeabi_dmul+0x80>
 8000666:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800066a:	416d      	adcs	r5, r5
 800066c:	eb46 0606 	adc.w	r6, r6, r6
 8000670:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000674:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000678:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800067c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000680:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000684:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000688:	bf88      	it	hi
 800068a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800068e:	d81e      	bhi.n	80006ce <__aeabi_dmul+0xde>
 8000690:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000694:	bf08      	it	eq
 8000696:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800069a:	f150 0000 	adcs.w	r0, r0, #0
 800069e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a8:	ea46 0101 	orr.w	r1, r6, r1
 80006ac:	ea40 0002 	orr.w	r0, r0, r2
 80006b0:	ea81 0103 	eor.w	r1, r1, r3
 80006b4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b8:	bfc2      	ittt	gt
 80006ba:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006c2:	bd70      	popgt	{r4, r5, r6, pc}
 80006c4:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c8:	f04f 0e00 	mov.w	lr, #0
 80006cc:	3c01      	subs	r4, #1
 80006ce:	f300 80ab 	bgt.w	8000828 <__aeabi_dmul+0x238>
 80006d2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006d6:	bfde      	ittt	le
 80006d8:	2000      	movle	r0, #0
 80006da:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006de:	bd70      	pople	{r4, r5, r6, pc}
 80006e0:	f1c4 0400 	rsb	r4, r4, #0
 80006e4:	3c20      	subs	r4, #32
 80006e6:	da35      	bge.n	8000754 <__aeabi_dmul+0x164>
 80006e8:	340c      	adds	r4, #12
 80006ea:	dc1b      	bgt.n	8000724 <__aeabi_dmul+0x134>
 80006ec:	f104 0414 	add.w	r4, r4, #20
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f305 	lsl.w	r3, r0, r5
 80006f8:	fa20 f004 	lsr.w	r0, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000708:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800070c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000710:	fa21 f604 	lsr.w	r6, r1, r4
 8000714:	eb42 0106 	adc.w	r1, r2, r6
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f1c4 040c 	rsb	r4, r4, #12
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f304 	lsl.w	r3, r0, r4
 8000730:	fa20 f005 	lsr.w	r0, r0, r5
 8000734:	fa01 f204 	lsl.w	r2, r1, r4
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000740:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000744:	f141 0100 	adc.w	r1, r1, #0
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f1c4 0520 	rsb	r5, r4, #32
 8000758:	fa00 f205 	lsl.w	r2, r0, r5
 800075c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000760:	fa20 f304 	lsr.w	r3, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea43 0302 	orr.w	r3, r3, r2
 800076c:	fa21 f004 	lsr.w	r0, r1, r4
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	fa21 f204 	lsr.w	r2, r1, r4
 8000778:	ea20 0002 	bic.w	r0, r0, r2
 800077c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f094 0f00 	teq	r4, #0
 8000790:	d10f      	bne.n	80007b2 <__aeabi_dmul+0x1c2>
 8000792:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000796:	0040      	lsls	r0, r0, #1
 8000798:	eb41 0101 	adc.w	r1, r1, r1
 800079c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a0:	bf08      	it	eq
 80007a2:	3c01      	subeq	r4, #1
 80007a4:	d0f7      	beq.n	8000796 <__aeabi_dmul+0x1a6>
 80007a6:	ea41 0106 	orr.w	r1, r1, r6
 80007aa:	f095 0f00 	teq	r5, #0
 80007ae:	bf18      	it	ne
 80007b0:	4770      	bxne	lr
 80007b2:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007b6:	0052      	lsls	r2, r2, #1
 80007b8:	eb43 0303 	adc.w	r3, r3, r3
 80007bc:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c0:	bf08      	it	eq
 80007c2:	3d01      	subeq	r5, #1
 80007c4:	d0f7      	beq.n	80007b6 <__aeabi_dmul+0x1c6>
 80007c6:	ea43 0306 	orr.w	r3, r3, r6
 80007ca:	4770      	bx	lr
 80007cc:	ea94 0f0c 	teq	r4, ip
 80007d0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007d4:	bf18      	it	ne
 80007d6:	ea95 0f0c 	teqne	r5, ip
 80007da:	d00c      	beq.n	80007f6 <__aeabi_dmul+0x206>
 80007dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e0:	bf18      	it	ne
 80007e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e6:	d1d1      	bne.n	800078c <__aeabi_dmul+0x19c>
 80007e8:	ea81 0103 	eor.w	r1, r1, r3
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f0:	f04f 0000 	mov.w	r0, #0
 80007f4:	bd70      	pop	{r4, r5, r6, pc}
 80007f6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fa:	bf06      	itte	eq
 80007fc:	4610      	moveq	r0, r2
 80007fe:	4619      	moveq	r1, r3
 8000800:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000804:	d019      	beq.n	800083a <__aeabi_dmul+0x24a>
 8000806:	ea94 0f0c 	teq	r4, ip
 800080a:	d102      	bne.n	8000812 <__aeabi_dmul+0x222>
 800080c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000810:	d113      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000812:	ea95 0f0c 	teq	r5, ip
 8000816:	d105      	bne.n	8000824 <__aeabi_dmul+0x234>
 8000818:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800081c:	bf1c      	itt	ne
 800081e:	4610      	movne	r0, r2
 8000820:	4619      	movne	r1, r3
 8000822:	d10a      	bne.n	800083a <__aeabi_dmul+0x24a>
 8000824:	ea81 0103 	eor.w	r1, r1, r3
 8000828:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800082c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000830:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000834:	f04f 0000 	mov.w	r0, #0
 8000838:	bd70      	pop	{r4, r5, r6, pc}
 800083a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800083e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000842:	bd70      	pop	{r4, r5, r6, pc}

08000844 <__aeabi_ddiv>:
 8000844:	b570      	push	{r4, r5, r6, lr}
 8000846:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800084a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800084e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000852:	bf1d      	ittte	ne
 8000854:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000858:	ea94 0f0c 	teqne	r4, ip
 800085c:	ea95 0f0c 	teqne	r5, ip
 8000860:	f000 f8a7 	bleq	80009b2 <__aeabi_ddiv+0x16e>
 8000864:	eba4 0405 	sub.w	r4, r4, r5
 8000868:	ea81 0e03 	eor.w	lr, r1, r3
 800086c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000870:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000874:	f000 8088 	beq.w	8000988 <__aeabi_ddiv+0x144>
 8000878:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800087c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000880:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000884:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000888:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800088c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000890:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000894:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000898:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800089c:	429d      	cmp	r5, r3
 800089e:	bf08      	it	eq
 80008a0:	4296      	cmpeq	r6, r2
 80008a2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008a6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008aa:	d202      	bcs.n	80008b2 <__aeabi_ddiv+0x6e>
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	1ab6      	subs	r6, r6, r2
 80008b4:	eb65 0503 	sbc.w	r5, r5, r3
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008c2:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d8:	085b      	lsrs	r3, r3, #1
 80008da:	ea4f 0232 	mov.w	r2, r2, rrx
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000920:	ea55 0e06 	orrs.w	lr, r5, r6
 8000924:	d018      	beq.n	8000958 <__aeabi_ddiv+0x114>
 8000926:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800092a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800092e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000932:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000936:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800093a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800093e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000942:	d1c0      	bne.n	80008c6 <__aeabi_ddiv+0x82>
 8000944:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000948:	d10b      	bne.n	8000962 <__aeabi_ddiv+0x11e>
 800094a:	ea41 0100 	orr.w	r1, r1, r0
 800094e:	f04f 0000 	mov.w	r0, #0
 8000952:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000956:	e7b6      	b.n	80008c6 <__aeabi_ddiv+0x82>
 8000958:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800095c:	bf04      	itt	eq
 800095e:	4301      	orreq	r1, r0
 8000960:	2000      	moveq	r0, #0
 8000962:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000966:	bf88      	it	hi
 8000968:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800096c:	f63f aeaf 	bhi.w	80006ce <__aeabi_dmul+0xde>
 8000970:	ebb5 0c03 	subs.w	ip, r5, r3
 8000974:	bf04      	itt	eq
 8000976:	ebb6 0c02 	subseq.w	ip, r6, r2
 800097a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800097e:	f150 0000 	adcs.w	r0, r0, #0
 8000982:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000986:	bd70      	pop	{r4, r5, r6, pc}
 8000988:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800098c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000990:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000994:	bfc2      	ittt	gt
 8000996:	ebd4 050c 	rsbsgt	r5, r4, ip
 800099a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099e:	bd70      	popgt	{r4, r5, r6, pc}
 80009a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009a4:	f04f 0e00 	mov.w	lr, #0
 80009a8:	3c01      	subs	r4, #1
 80009aa:	e690      	b.n	80006ce <__aeabi_dmul+0xde>
 80009ac:	ea45 0e06 	orr.w	lr, r5, r6
 80009b0:	e68d      	b.n	80006ce <__aeabi_dmul+0xde>
 80009b2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009b6:	ea94 0f0c 	teq	r4, ip
 80009ba:	bf08      	it	eq
 80009bc:	ea95 0f0c 	teqeq	r5, ip
 80009c0:	f43f af3b 	beq.w	800083a <__aeabi_dmul+0x24a>
 80009c4:	ea94 0f0c 	teq	r4, ip
 80009c8:	d10a      	bne.n	80009e0 <__aeabi_ddiv+0x19c>
 80009ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ce:	f47f af34 	bne.w	800083a <__aeabi_dmul+0x24a>
 80009d2:	ea95 0f0c 	teq	r5, ip
 80009d6:	f47f af25 	bne.w	8000824 <__aeabi_dmul+0x234>
 80009da:	4610      	mov	r0, r2
 80009dc:	4619      	mov	r1, r3
 80009de:	e72c      	b.n	800083a <__aeabi_dmul+0x24a>
 80009e0:	ea95 0f0c 	teq	r5, ip
 80009e4:	d106      	bne.n	80009f4 <__aeabi_ddiv+0x1b0>
 80009e6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ea:	f43f aefd 	beq.w	80007e8 <__aeabi_dmul+0x1f8>
 80009ee:	4610      	mov	r0, r2
 80009f0:	4619      	mov	r1, r3
 80009f2:	e722      	b.n	800083a <__aeabi_dmul+0x24a>
 80009f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009fe:	f47f aec5 	bne.w	800078c <__aeabi_dmul+0x19c>
 8000a02:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a06:	f47f af0d 	bne.w	8000824 <__aeabi_dmul+0x234>
 8000a0a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a0e:	f47f aeeb 	bne.w	80007e8 <__aeabi_dmul+0x1f8>
 8000a12:	e712      	b.n	800083a <__aeabi_dmul+0x24a>

08000a14 <__gedf2>:
 8000a14:	f04f 3cff 	mov.w	ip, #4294967295
 8000a18:	e006      	b.n	8000a28 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__ledf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	e002      	b.n	8000a28 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__cmpdf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a3e:	d01b      	beq.n	8000a78 <__cmpdf2+0x54>
 8000a40:	b001      	add	sp, #4
 8000a42:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a46:	bf0c      	ite	eq
 8000a48:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a4c:	ea91 0f03 	teqne	r1, r3
 8000a50:	bf02      	ittt	eq
 8000a52:	ea90 0f02 	teqeq	r0, r2
 8000a56:	2000      	moveq	r0, #0
 8000a58:	4770      	bxeq	lr
 8000a5a:	f110 0f00 	cmn.w	r0, #0
 8000a5e:	ea91 0f03 	teq	r1, r3
 8000a62:	bf58      	it	pl
 8000a64:	4299      	cmppl	r1, r3
 8000a66:	bf08      	it	eq
 8000a68:	4290      	cmpeq	r0, r2
 8000a6a:	bf2c      	ite	cs
 8000a6c:	17d8      	asrcs	r0, r3, #31
 8000a6e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a72:	f040 0001 	orr.w	r0, r0, #1
 8000a76:	4770      	bx	lr
 8000a78:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a7c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a80:	d102      	bne.n	8000a88 <__cmpdf2+0x64>
 8000a82:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a86:	d107      	bne.n	8000a98 <__cmpdf2+0x74>
 8000a88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d1d6      	bne.n	8000a40 <__cmpdf2+0x1c>
 8000a92:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a96:	d0d3      	beq.n	8000a40 <__cmpdf2+0x1c>
 8000a98:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_cdrcmple>:
 8000aa0:	4684      	mov	ip, r0
 8000aa2:	4610      	mov	r0, r2
 8000aa4:	4662      	mov	r2, ip
 8000aa6:	468c      	mov	ip, r1
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	4663      	mov	r3, ip
 8000aac:	e000      	b.n	8000ab0 <__aeabi_cdcmpeq>
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdcmpeq>:
 8000ab0:	b501      	push	{r0, lr}
 8000ab2:	f7ff ffb7 	bl	8000a24 <__cmpdf2>
 8000ab6:	2800      	cmp	r0, #0
 8000ab8:	bf48      	it	mi
 8000aba:	f110 0f00 	cmnmi.w	r0, #0
 8000abe:	bd01      	pop	{r0, pc}

08000ac0 <__aeabi_dcmpeq>:
 8000ac0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac4:	f7ff fff4 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000ac8:	bf0c      	ite	eq
 8000aca:	2001      	moveq	r0, #1
 8000acc:	2000      	movne	r0, #0
 8000ace:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_dcmplt>:
 8000ad4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad8:	f7ff ffea 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000adc:	bf34      	ite	cc
 8000ade:	2001      	movcc	r0, #1
 8000ae0:	2000      	movcs	r0, #0
 8000ae2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_dcmple>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff ffe0 	bl	8000ab0 <__aeabi_cdcmpeq>
 8000af0:	bf94      	ite	ls
 8000af2:	2001      	movls	r0, #1
 8000af4:	2000      	movhi	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmpge>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffce 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b04:	bf94      	ite	ls
 8000b06:	2001      	movls	r0, #1
 8000b08:	2000      	movhi	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmpgt>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffc4 	bl	8000aa0 <__aeabi_cdrcmple>
 8000b18:	bf34      	ite	cc
 8000b1a:	2001      	movcc	r0, #1
 8000b1c:	2000      	movcs	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpun>:
 8000b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b2c:	d102      	bne.n	8000b34 <__aeabi_dcmpun+0x10>
 8000b2e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b32:	d10a      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b34:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x20>
 8000b3e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b42:	d102      	bne.n	8000b4a <__aeabi_dcmpun+0x26>
 8000b44:	f04f 0000 	mov.w	r0, #0
 8000b48:	4770      	bx	lr
 8000b4a:	f04f 0001 	mov.w	r0, #1
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_d2iz>:
 8000b50:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b54:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b58:	d215      	bcs.n	8000b86 <__aeabi_d2iz+0x36>
 8000b5a:	d511      	bpl.n	8000b80 <__aeabi_d2iz+0x30>
 8000b5c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b60:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b64:	d912      	bls.n	8000b8c <__aeabi_d2iz+0x3c>
 8000b66:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b6a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b6e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b72:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b76:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7a:	bf18      	it	ne
 8000b7c:	4240      	negne	r0, r0
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d105      	bne.n	8000b98 <__aeabi_d2iz+0x48>
 8000b8c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b90:	bf08      	it	eq
 8000b92:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b9b0 	b.w	8000f18 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bd4:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000bd6:	4688      	mov	r8, r1
 8000bd8:	4604      	mov	r4, r0
 8000bda:	468e      	mov	lr, r1
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d14a      	bne.n	8000c76 <__udivmoddi4+0xa6>
 8000be0:	428a      	cmp	r2, r1
 8000be2:	4617      	mov	r7, r2
 8000be4:	d95f      	bls.n	8000ca6 <__udivmoddi4+0xd6>
 8000be6:	fab2 f682 	clz	r6, r2
 8000bea:	b14e      	cbz	r6, 8000c00 <__udivmoddi4+0x30>
 8000bec:	f1c6 0320 	rsb	r3, r6, #32
 8000bf0:	fa01 fe06 	lsl.w	lr, r1, r6
 8000bf4:	40b7      	lsls	r7, r6
 8000bf6:	40b4      	lsls	r4, r6
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	ea43 0e0e 	orr.w	lr, r3, lr
 8000c00:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c04:	fa1f fc87 	uxth.w	ip, r7
 8000c08:	0c23      	lsrs	r3, r4, #16
 8000c0a:	fbbe f1f8 	udiv	r1, lr, r8
 8000c0e:	fb08 ee11 	mls	lr, r8, r1, lr
 8000c12:	fb01 f20c 	mul.w	r2, r1, ip
 8000c16:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c1a:	429a      	cmp	r2, r3
 8000c1c:	d907      	bls.n	8000c2e <__udivmoddi4+0x5e>
 8000c1e:	18fb      	adds	r3, r7, r3
 8000c20:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c24:	d202      	bcs.n	8000c2c <__udivmoddi4+0x5c>
 8000c26:	429a      	cmp	r2, r3
 8000c28:	f200 8154 	bhi.w	8000ed4 <__udivmoddi4+0x304>
 8000c2c:	4601      	mov	r1, r0
 8000c2e:	1a9b      	subs	r3, r3, r2
 8000c30:	b2a2      	uxth	r2, r4
 8000c32:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c36:	fb08 3310 	mls	r3, r8, r0, r3
 8000c3a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c3e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c42:	4594      	cmp	ip, r2
 8000c44:	d90b      	bls.n	8000c5e <__udivmoddi4+0x8e>
 8000c46:	18ba      	adds	r2, r7, r2
 8000c48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c4c:	bf2c      	ite	cs
 8000c4e:	2401      	movcs	r4, #1
 8000c50:	2400      	movcc	r4, #0
 8000c52:	4594      	cmp	ip, r2
 8000c54:	d902      	bls.n	8000c5c <__udivmoddi4+0x8c>
 8000c56:	2c00      	cmp	r4, #0
 8000c58:	f000 813f 	beq.w	8000eda <__udivmoddi4+0x30a>
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c62:	eba2 020c 	sub.w	r2, r2, ip
 8000c66:	2100      	movs	r1, #0
 8000c68:	b11d      	cbz	r5, 8000c72 <__udivmoddi4+0xa2>
 8000c6a:	40f2      	lsrs	r2, r6
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	e9c5 2300 	strd	r2, r3, [r5]
 8000c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c76:	428b      	cmp	r3, r1
 8000c78:	d905      	bls.n	8000c86 <__udivmoddi4+0xb6>
 8000c7a:	b10d      	cbz	r5, 8000c80 <__udivmoddi4+0xb0>
 8000c7c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c80:	2100      	movs	r1, #0
 8000c82:	4608      	mov	r0, r1
 8000c84:	e7f5      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14e      	bne.n	8000d2c <__udivmoddi4+0x15c>
 8000c8e:	4543      	cmp	r3, r8
 8000c90:	f0c0 8112 	bcc.w	8000eb8 <__udivmoddi4+0x2e8>
 8000c94:	4282      	cmp	r2, r0
 8000c96:	f240 810f 	bls.w	8000eb8 <__udivmoddi4+0x2e8>
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	2d00      	cmp	r5, #0
 8000c9e:	d0e8      	beq.n	8000c72 <__udivmoddi4+0xa2>
 8000ca0:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ca4:	e7e5      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000ca6:	2a00      	cmp	r2, #0
 8000ca8:	f000 80ac 	beq.w	8000e04 <__udivmoddi4+0x234>
 8000cac:	fab2 f682 	clz	r6, r2
 8000cb0:	2e00      	cmp	r6, #0
 8000cb2:	f040 80bb 	bne.w	8000e2c <__udivmoddi4+0x25c>
 8000cb6:	1a8b      	subs	r3, r1, r2
 8000cb8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000cbc:	b2bc      	uxth	r4, r7
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	0c02      	lsrs	r2, r0, #16
 8000cc2:	b280      	uxth	r0, r0
 8000cc4:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cc8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ccc:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000cd0:	fb04 f20c 	mul.w	r2, r4, ip
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d90e      	bls.n	8000cf6 <__udivmoddi4+0x126>
 8000cd8:	18fb      	adds	r3, r7, r3
 8000cda:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cde:	bf2c      	ite	cs
 8000ce0:	f04f 0901 	movcs.w	r9, #1
 8000ce4:	f04f 0900 	movcc.w	r9, #0
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d903      	bls.n	8000cf4 <__udivmoddi4+0x124>
 8000cec:	f1b9 0f00 	cmp.w	r9, #0
 8000cf0:	f000 80ec 	beq.w	8000ecc <__udivmoddi4+0x2fc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cfc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d00:	fb04 f408 	mul.w	r4, r4, r8
 8000d04:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000d08:	4294      	cmp	r4, r2
 8000d0a:	d90b      	bls.n	8000d24 <__udivmoddi4+0x154>
 8000d0c:	18ba      	adds	r2, r7, r2
 8000d0e:	f108 33ff 	add.w	r3, r8, #4294967295
 8000d12:	bf2c      	ite	cs
 8000d14:	2001      	movcs	r0, #1
 8000d16:	2000      	movcc	r0, #0
 8000d18:	4294      	cmp	r4, r2
 8000d1a:	d902      	bls.n	8000d22 <__udivmoddi4+0x152>
 8000d1c:	2800      	cmp	r0, #0
 8000d1e:	f000 80d1 	beq.w	8000ec4 <__udivmoddi4+0x2f4>
 8000d22:	4698      	mov	r8, r3
 8000d24:	1b12      	subs	r2, r2, r4
 8000d26:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000d2a:	e79d      	b.n	8000c68 <__udivmoddi4+0x98>
 8000d2c:	f1c1 0620 	rsb	r6, r1, #32
 8000d30:	408b      	lsls	r3, r1
 8000d32:	fa08 f401 	lsl.w	r4, r8, r1
 8000d36:	fa00 f901 	lsl.w	r9, r0, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	fa28 f806 	lsr.w	r8, r8, r6
 8000d42:	408a      	lsls	r2, r1
 8000d44:	431f      	orrs	r7, r3
 8000d46:	fa20 f306 	lsr.w	r3, r0, r6
 8000d4a:	0c38      	lsrs	r0, r7, #16
 8000d4c:	4323      	orrs	r3, r4
 8000d4e:	fa1f fc87 	uxth.w	ip, r7
 8000d52:	0c1c      	lsrs	r4, r3, #16
 8000d54:	fbb8 fef0 	udiv	lr, r8, r0
 8000d58:	fb00 881e 	mls	r8, r0, lr, r8
 8000d5c:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000d60:	fb0e f80c 	mul.w	r8, lr, ip
 8000d64:	45a0      	cmp	r8, r4
 8000d66:	d90e      	bls.n	8000d86 <__udivmoddi4+0x1b6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d6e:	bf2c      	ite	cs
 8000d70:	f04f 0b01 	movcs.w	fp, #1
 8000d74:	f04f 0b00 	movcc.w	fp, #0
 8000d78:	45a0      	cmp	r8, r4
 8000d7a:	d903      	bls.n	8000d84 <__udivmoddi4+0x1b4>
 8000d7c:	f1bb 0f00 	cmp.w	fp, #0
 8000d80:	f000 80b8 	beq.w	8000ef4 <__udivmoddi4+0x324>
 8000d84:	46d6      	mov	lr, sl
 8000d86:	eba4 0408 	sub.w	r4, r4, r8
 8000d8a:	fa1f f883 	uxth.w	r8, r3
 8000d8e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d92:	fb00 4413 	mls	r4, r0, r3, r4
 8000d96:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d9a:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d90e      	bls.n	8000dc0 <__udivmoddi4+0x1f0>
 8000da2:	193c      	adds	r4, r7, r4
 8000da4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da8:	bf2c      	ite	cs
 8000daa:	f04f 0801 	movcs.w	r8, #1
 8000dae:	f04f 0800 	movcc.w	r8, #0
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d903      	bls.n	8000dbe <__udivmoddi4+0x1ee>
 8000db6:	f1b8 0f00 	cmp.w	r8, #0
 8000dba:	f000 809f 	beq.w	8000efc <__udivmoddi4+0x32c>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dc4:	eba4 040c 	sub.w	r4, r4, ip
 8000dc8:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dcc:	4564      	cmp	r4, ip
 8000dce:	4673      	mov	r3, lr
 8000dd0:	46e0      	mov	r8, ip
 8000dd2:	d302      	bcc.n	8000dda <__udivmoddi4+0x20a>
 8000dd4:	d107      	bne.n	8000de6 <__udivmoddi4+0x216>
 8000dd6:	45f1      	cmp	r9, lr
 8000dd8:	d205      	bcs.n	8000de6 <__udivmoddi4+0x216>
 8000dda:	ebbe 0302 	subs.w	r3, lr, r2
 8000dde:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000de2:	3801      	subs	r0, #1
 8000de4:	46e0      	mov	r8, ip
 8000de6:	b15d      	cbz	r5, 8000e00 <__udivmoddi4+0x230>
 8000de8:	ebb9 0203 	subs.w	r2, r9, r3
 8000dec:	eb64 0408 	sbc.w	r4, r4, r8
 8000df0:	fa04 f606 	lsl.w	r6, r4, r6
 8000df4:	fa22 f301 	lsr.w	r3, r2, r1
 8000df8:	40cc      	lsrs	r4, r1
 8000dfa:	431e      	orrs	r6, r3
 8000dfc:	e9c5 6400 	strd	r6, r4, [r5]
 8000e00:	2100      	movs	r1, #0
 8000e02:	e736      	b.n	8000c72 <__udivmoddi4+0xa2>
 8000e04:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e08:	0c01      	lsrs	r1, r0, #16
 8000e0a:	4614      	mov	r4, r2
 8000e0c:	b280      	uxth	r0, r0
 8000e0e:	4696      	mov	lr, r2
 8000e10:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e14:	2620      	movs	r6, #32
 8000e16:	4690      	mov	r8, r2
 8000e18:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000e1c:	4610      	mov	r0, r2
 8000e1e:	fbb1 f1f2 	udiv	r1, r1, r2
 8000e22:	eba3 0308 	sub.w	r3, r3, r8
 8000e26:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e2a:	e74b      	b.n	8000cc4 <__udivmoddi4+0xf4>
 8000e2c:	40b7      	lsls	r7, r6
 8000e2e:	f1c6 0320 	rsb	r3, r6, #32
 8000e32:	fa01 f206 	lsl.w	r2, r1, r6
 8000e36:	fa21 f803 	lsr.w	r8, r1, r3
 8000e3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e3e:	fa20 f303 	lsr.w	r3, r0, r3
 8000e42:	b2bc      	uxth	r4, r7
 8000e44:	40b0      	lsls	r0, r6
 8000e46:	4313      	orrs	r3, r2
 8000e48:	0c02      	lsrs	r2, r0, #16
 8000e4a:	0c19      	lsrs	r1, r3, #16
 8000e4c:	b280      	uxth	r0, r0
 8000e4e:	fbb8 f9fe 	udiv	r9, r8, lr
 8000e52:	fb0e 8819 	mls	r8, lr, r9, r8
 8000e56:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e5a:	fb09 f804 	mul.w	r8, r9, r4
 8000e5e:	4588      	cmp	r8, r1
 8000e60:	d951      	bls.n	8000f06 <__udivmoddi4+0x336>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f109 3cff 	add.w	ip, r9, #4294967295
 8000e68:	bf2c      	ite	cs
 8000e6a:	f04f 0a01 	movcs.w	sl, #1
 8000e6e:	f04f 0a00 	movcc.w	sl, #0
 8000e72:	4588      	cmp	r8, r1
 8000e74:	d902      	bls.n	8000e7c <__udivmoddi4+0x2ac>
 8000e76:	f1ba 0f00 	cmp.w	sl, #0
 8000e7a:	d031      	beq.n	8000ee0 <__udivmoddi4+0x310>
 8000e7c:	eba1 0108 	sub.w	r1, r1, r8
 8000e80:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e84:	fb09 f804 	mul.w	r8, r9, r4
 8000e88:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e8c:	b29b      	uxth	r3, r3
 8000e8e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e92:	4543      	cmp	r3, r8
 8000e94:	d235      	bcs.n	8000f02 <__udivmoddi4+0x332>
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e9c:	bf2c      	ite	cs
 8000e9e:	f04f 0a01 	movcs.w	sl, #1
 8000ea2:	f04f 0a00 	movcc.w	sl, #0
 8000ea6:	4543      	cmp	r3, r8
 8000ea8:	d2bb      	bcs.n	8000e22 <__udivmoddi4+0x252>
 8000eaa:	f1ba 0f00 	cmp.w	sl, #0
 8000eae:	d1b8      	bne.n	8000e22 <__udivmoddi4+0x252>
 8000eb0:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb4:	443b      	add	r3, r7
 8000eb6:	e7b4      	b.n	8000e22 <__udivmoddi4+0x252>
 8000eb8:	1a84      	subs	r4, r0, r2
 8000eba:	eb68 0203 	sbc.w	r2, r8, r3
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	4696      	mov	lr, r2
 8000ec2:	e6eb      	b.n	8000c9c <__udivmoddi4+0xcc>
 8000ec4:	443a      	add	r2, r7
 8000ec6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eca:	e72b      	b.n	8000d24 <__udivmoddi4+0x154>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	443b      	add	r3, r7
 8000ed2:	e710      	b.n	8000cf6 <__udivmoddi4+0x126>
 8000ed4:	3902      	subs	r1, #2
 8000ed6:	443b      	add	r3, r7
 8000ed8:	e6a9      	b.n	8000c2e <__udivmoddi4+0x5e>
 8000eda:	443a      	add	r2, r7
 8000edc:	3802      	subs	r0, #2
 8000ede:	e6be      	b.n	8000c5e <__udivmoddi4+0x8e>
 8000ee0:	eba7 0808 	sub.w	r8, r7, r8
 8000ee4:	f1a9 0c02 	sub.w	ip, r9, #2
 8000ee8:	4441      	add	r1, r8
 8000eea:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eee:	fb09 f804 	mul.w	r8, r9, r4
 8000ef2:	e7c9      	b.n	8000e88 <__udivmoddi4+0x2b8>
 8000ef4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ef8:	443c      	add	r4, r7
 8000efa:	e744      	b.n	8000d86 <__udivmoddi4+0x1b6>
 8000efc:	3b02      	subs	r3, #2
 8000efe:	443c      	add	r4, r7
 8000f00:	e75e      	b.n	8000dc0 <__udivmoddi4+0x1f0>
 8000f02:	4649      	mov	r1, r9
 8000f04:	e78d      	b.n	8000e22 <__udivmoddi4+0x252>
 8000f06:	eba1 0108 	sub.w	r1, r1, r8
 8000f0a:	46cc      	mov	ip, r9
 8000f0c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f10:	fb09 f804 	mul.w	r8, r9, r4
 8000f14:	e7b8      	b.n	8000e88 <__udivmoddi4+0x2b8>
 8000f16:	bf00      	nop

08000f18 <__aeabi_idiv0>:
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop

08000f1c <mlx90632_i2c_read>:
static void MX_ICACHE_Init(void);
static void MX_I2C1_Init(void);
/* USER CODE BEGIN PFP */
/* Implementation of I2C read for 16-bit values */
int32_t mlx90632_i2c_read(int16_t register_address, uint16_t *value)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b088      	sub	sp, #32
 8000f20:	af04      	add	r7, sp, #16
 8000f22:	4603      	mov	r3, r0
 8000f24:	6039      	str	r1, [r7, #0]
 8000f26:	80fb      	strh	r3, [r7, #6]
	uint8_t data[2];
	int32_t ret;
	ret = HAL_I2C_Mem_Read(&hi2c1, CHIP_ADDRESS, register_address, 2, data, sizeof(data), 100);
 8000f28:	88fa      	ldrh	r2, [r7, #6]
 8000f2a:	2364      	movs	r3, #100	@ 0x64
 8000f2c:	9302      	str	r3, [sp, #8]
 8000f2e:	2302      	movs	r3, #2
 8000f30:	9301      	str	r3, [sp, #4]
 8000f32:	f107 0308 	add.w	r3, r7, #8
 8000f36:	9300      	str	r3, [sp, #0]
 8000f38:	2302      	movs	r3, #2
 8000f3a:	2174      	movs	r1, #116	@ 0x74
 8000f3c:	480a      	ldr	r0, [pc, #40]	@ (8000f68 <mlx90632_i2c_read+0x4c>)
 8000f3e:	f002 f9cb 	bl	80032d8 <HAL_I2C_Mem_Read>
 8000f42:	4603      	mov	r3, r0
 8000f44:	60fb      	str	r3, [r7, #12]
	//Endianness
	*value = data[1]|(data[0]<<8);
 8000f46:	7a7b      	ldrb	r3, [r7, #9]
 8000f48:	b21a      	sxth	r2, r3
 8000f4a:	7a3b      	ldrb	r3, [r7, #8]
 8000f4c:	b21b      	sxth	r3, r3
 8000f4e:	021b      	lsls	r3, r3, #8
 8000f50:	b21b      	sxth	r3, r3
 8000f52:	4313      	orrs	r3, r2
 8000f54:	b21b      	sxth	r3, r3
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	683b      	ldr	r3, [r7, #0]
 8000f5a:	801a      	strh	r2, [r3, #0]
	return ret;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3710      	adds	r7, #16
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	200000a4 	.word	0x200000a4

08000f6c <mlx90632_i2c_read32>:

/* Implementation of I2C read for 32-bit values */
int32_t mlx90632_i2c_read32(int16_t register_address, uint32_t *value)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b088      	sub	sp, #32
 8000f70:	af04      	add	r7, sp, #16
 8000f72:	4603      	mov	r3, r0
 8000f74:	6039      	str	r1, [r7, #0]
 8000f76:	80fb      	strh	r3, [r7, #6]
	uint8_t data[4];
	int32_t ret;
	ret = HAL_I2C_Mem_Read(&hi2c1, CHIP_ADDRESS, register_address, 2, data, sizeof(data), 100);
 8000f78:	88fa      	ldrh	r2, [r7, #6]
 8000f7a:	2364      	movs	r3, #100	@ 0x64
 8000f7c:	9302      	str	r3, [sp, #8]
 8000f7e:	2304      	movs	r3, #4
 8000f80:	9301      	str	r3, [sp, #4]
 8000f82:	f107 0308 	add.w	r3, r7, #8
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2302      	movs	r3, #2
 8000f8a:	2174      	movs	r1, #116	@ 0x74
 8000f8c:	480b      	ldr	r0, [pc, #44]	@ (8000fbc <mlx90632_i2c_read32+0x50>)
 8000f8e:	f002 f9a3 	bl	80032d8 <HAL_I2C_Mem_Read>
 8000f92:	4603      	mov	r3, r0
 8000f94:	60fb      	str	r3, [r7, #12]
	//Endianness
	*value = data[2]<<24|data[3]<<16|data[0]<<8|data[1];
 8000f96:	7abb      	ldrb	r3, [r7, #10]
 8000f98:	061a      	lsls	r2, r3, #24
 8000f9a:	7afb      	ldrb	r3, [r7, #11]
 8000f9c:	041b      	lsls	r3, r3, #16
 8000f9e:	431a      	orrs	r2, r3
 8000fa0:	7a3b      	ldrb	r3, [r7, #8]
 8000fa2:	021b      	lsls	r3, r3, #8
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	7a7a      	ldrb	r2, [r7, #9]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	461a      	mov	r2, r3
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	601a      	str	r2, [r3, #0]
	return ret;
 8000fb0:	68fb      	ldr	r3, [r7, #12]
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200000a4 	.word	0x200000a4

08000fc0 <mlx90632_i2c_write>:

/* Implementation of I2C write for 16-bit values */
int32_t mlx90632_i2c_write(int16_t register_address, uint16_t value) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b088      	sub	sp, #32
 8000fc4:	af04      	add	r7, sp, #16
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	460a      	mov	r2, r1
 8000fca:	80fb      	strh	r3, [r7, #6]
 8000fcc:	4613      	mov	r3, r2
 8000fce:	80bb      	strh	r3, [r7, #4]
	uint8_t data[2];
	data[0] = value >> 8;
 8000fd0:	88bb      	ldrh	r3, [r7, #4]
 8000fd2:	0a1b      	lsrs	r3, r3, #8
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	b2db      	uxtb	r3, r3
 8000fd8:	733b      	strb	r3, [r7, #12]
	data[1] = value;
 8000fda:	88bb      	ldrh	r3, [r7, #4]
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	737b      	strb	r3, [r7, #13]
	return HAL_I2C_Mem_Write(&hi2c1, CHIP_ADDRESS, register_address, 2, data, 2, 100);
 8000fe0:	88fa      	ldrh	r2, [r7, #6]
 8000fe2:	2364      	movs	r3, #100	@ 0x64
 8000fe4:	9302      	str	r3, [sp, #8]
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	9301      	str	r3, [sp, #4]
 8000fea:	f107 030c 	add.w	r3, r7, #12
 8000fee:	9300      	str	r3, [sp, #0]
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	2174      	movs	r1, #116	@ 0x74
 8000ff4:	4803      	ldr	r0, [pc, #12]	@ (8001004 <mlx90632_i2c_write+0x44>)
 8000ff6:	f002 f85b 	bl	80030b0 <HAL_I2C_Mem_Write>
 8000ffa:	4603      	mov	r3, r0
}
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200000a4 	.word	0x200000a4

08001008 <mlx90632_read_eeprom>:

/* Implementation of reading all calibration parameters for calucation of Ta and To */
static int mlx90632_read_eeprom(int32_t *PR, int32_t *PG, int32_t *PO, int32_t *PT, int32_t *Ea, int32_t *Eb, int32_t *Fa, int32_t *Fb, int32_t *Ga, int16_t *Gb, int16_t *Ha, int16_t *Hb, int16_t *Ka)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af00      	add	r7, sp, #0
 800100e:	60f8      	str	r0, [r7, #12]
 8001010:	60b9      	str	r1, [r7, #8]
 8001012:	607a      	str	r2, [r7, #4]
 8001014:	603b      	str	r3, [r7, #0]
	int32_t ret;
	ret = mlx90632_i2c_read32(MLX90632_EE_P_R, (uint32_t *) PR);
 8001016:	68f9      	ldr	r1, [r7, #12]
 8001018:	f242 400c 	movw	r0, #9228	@ 0x240c
 800101c:	f7ff ffa6 	bl	8000f6c <mlx90632_i2c_read32>
 8001020:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8001022:	697b      	ldr	r3, [r7, #20]
 8001024:	2b00      	cmp	r3, #0
 8001026:	da01      	bge.n	800102c <mlx90632_read_eeprom+0x24>
		return ret;
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	e084      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_P_G, (uint32_t *) PG);
 800102c:	68b9      	ldr	r1, [r7, #8]
 800102e:	f242 400e 	movw	r0, #9230	@ 0x240e
 8001032:	f7ff ff9b 	bl	8000f6c <mlx90632_i2c_read32>
 8001036:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	2b00      	cmp	r3, #0
 800103c:	da01      	bge.n	8001042 <mlx90632_read_eeprom+0x3a>
		return ret;
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	e079      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_P_O, (uint32_t *) PO);
 8001042:	6879      	ldr	r1, [r7, #4]
 8001044:	f242 4012 	movw	r0, #9234	@ 0x2412
 8001048:	f7ff ff90 	bl	8000f6c <mlx90632_i2c_read32>
 800104c:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	2b00      	cmp	r3, #0
 8001052:	da01      	bge.n	8001058 <mlx90632_read_eeprom+0x50>
		return ret;
 8001054:	697b      	ldr	r3, [r7, #20]
 8001056:	e06e      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_P_T, (uint32_t *) PT);
 8001058:	6839      	ldr	r1, [r7, #0]
 800105a:	f242 4010 	movw	r0, #9232	@ 0x2410
 800105e:	f7ff ff85 	bl	8000f6c <mlx90632_i2c_read32>
 8001062:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8001064:	697b      	ldr	r3, [r7, #20]
 8001066:	2b00      	cmp	r3, #0
 8001068:	da01      	bge.n	800106e <mlx90632_read_eeprom+0x66>
		return ret;
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	e063      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_Ea, (uint32_t *) Ea);
 800106e:	6a39      	ldr	r1, [r7, #32]
 8001070:	f242 4024 	movw	r0, #9252	@ 0x2424
 8001074:	f7ff ff7a 	bl	8000f6c <mlx90632_i2c_read32>
 8001078:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 800107a:	697b      	ldr	r3, [r7, #20]
 800107c:	2b00      	cmp	r3, #0
 800107e:	da01      	bge.n	8001084 <mlx90632_read_eeprom+0x7c>
		return ret;
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	e058      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_Eb, (uint32_t *) Eb);
 8001084:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001086:	f242 4026 	movw	r0, #9254	@ 0x2426
 800108a:	f7ff ff6f 	bl	8000f6c <mlx90632_i2c_read32>
 800108e:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8001090:	697b      	ldr	r3, [r7, #20]
 8001092:	2b00      	cmp	r3, #0
 8001094:	da01      	bge.n	800109a <mlx90632_read_eeprom+0x92>
		return ret;
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	e04d      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_Fa, (uint32_t *) Fa);
 800109a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800109c:	f242 4028 	movw	r0, #9256	@ 0x2428
 80010a0:	f7ff ff64 	bl	8000f6c <mlx90632_i2c_read32>
 80010a4:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	da01      	bge.n	80010b0 <mlx90632_read_eeprom+0xa8>
		return ret;
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	e042      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_Fb, (uint32_t *) Fb);
 80010b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80010b2:	f242 402a 	movw	r0, #9258	@ 0x242a
 80010b6:	f7ff ff59 	bl	8000f6c <mlx90632_i2c_read32>
 80010ba:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	da01      	bge.n	80010c6 <mlx90632_read_eeprom+0xbe>
		return ret;
 80010c2:	697b      	ldr	r3, [r7, #20]
 80010c4:	e037      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read32(MLX90632_EE_Ga, (uint32_t *) Ga);
 80010c6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80010c8:	f242 402c 	movw	r0, #9260	@ 0x242c
 80010cc:	f7ff ff4e 	bl	8000f6c <mlx90632_i2c_read32>
 80010d0:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 80010d2:	697b      	ldr	r3, [r7, #20]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	da01      	bge.n	80010dc <mlx90632_read_eeprom+0xd4>
		return ret;
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	e02c      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read(MLX90632_EE_Gb, (uint16_t *) Gb);
 80010dc:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80010de:	f242 402e 	movw	r0, #9262	@ 0x242e
 80010e2:	f7ff ff1b 	bl	8000f1c <mlx90632_i2c_read>
 80010e6:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	da01      	bge.n	80010f2 <mlx90632_read_eeprom+0xea>
		return ret;
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	e021      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read(MLX90632_EE_Ha, (uint16_t *) Ha);
 80010f2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80010f4:	f242 4081 	movw	r0, #9345	@ 0x2481
 80010f8:	f7ff ff10 	bl	8000f1c <mlx90632_i2c_read>
 80010fc:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 80010fe:	697b      	ldr	r3, [r7, #20]
 8001100:	2b00      	cmp	r3, #0
 8001102:	da01      	bge.n	8001108 <mlx90632_read_eeprom+0x100>
		return ret;
 8001104:	697b      	ldr	r3, [r7, #20]
 8001106:	e016      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read(MLX90632_EE_Hb, (uint16_t *) Hb);
 8001108:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800110a:	f242 4082 	movw	r0, #9346	@ 0x2482
 800110e:	f7ff ff05 	bl	8000f1c <mlx90632_i2c_read>
 8001112:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	2b00      	cmp	r3, #0
 8001118:	da01      	bge.n	800111e <mlx90632_read_eeprom+0x116>
		return ret;
 800111a:	697b      	ldr	r3, [r7, #20]
 800111c:	e00b      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	ret = mlx90632_i2c_read(MLX90632_EE_Ka, (uint16_t *) Ka);
 800111e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001120:	f242 402f 	movw	r0, #9263	@ 0x242f
 8001124:	f7ff fefa 	bl	8000f1c <mlx90632_i2c_read>
 8001128:	6178      	str	r0, [r7, #20]
	if(ret < 0)
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	2b00      	cmp	r3, #0
 800112e:	da01      	bge.n	8001134 <mlx90632_read_eeprom+0x12c>
		return ret;
 8001130:	697b      	ldr	r3, [r7, #20]
 8001132:	e000      	b.n	8001136 <mlx90632_read_eeprom+0x12e>
	return 0;
 8001134:	2300      	movs	r3, #0
}
 8001136:	4618      	mov	r0, r3
 8001138:	3718      	adds	r7, #24
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}

0800113e <usleep>:

void usleep(int min_range, int max_range) {
 800113e:	b480      	push	{r7}
 8001140:	b083      	sub	sp, #12
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
 8001146:	6039      	str	r1, [r7, #0]
	while(--min_range);
 8001148:	bf00      	nop
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	3b01      	subs	r3, #1
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	2b00      	cmp	r3, #0
 8001154:	d1f9      	bne.n	800114a <usleep+0xc>
}
 8001156:	bf00      	nop
 8001158:	bf00      	nop
 800115a:	370c      	adds	r7, #12
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	0000      	movs	r0, r0
	...

08001168 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001168:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800116c:	b098      	sub	sp, #96	@ 0x60
 800116e:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001170:	f001 fa24 	bl	80025bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8001174:	f000 f95d 	bl	8001432 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8001178:	f000 f912 	bl	80013a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800117c:	f000 f9bc 	bl	80014f8 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8001180:	f000 f9a6 	bl	80014d0 <MX_ICACHE_Init>
  MX_I2C1_Init();
 8001184:	f000 f966 	bl	8001454 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  /* Check the internal version and prepare a clean start */
  mlx90632_init();
 8001188:	f000 fece 	bl	8001f28 <mlx90632_init>
  /* Definition of MLX90632 calibration parameters */
  int16_t ambient_new_raw;
  int16_t ambient_old_raw;
  int16_t object_new_raw;
  int16_t object_old_raw;
  int32_t PR = 0x00587f5b;
 800118c:	4b76      	ldr	r3, [pc, #472]	@ (8001368 <main+0x200>)
 800118e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  int32_t PG = 0x04a10289;
 8001190:	4b76      	ldr	r3, [pc, #472]	@ (800136c <main+0x204>)
 8001192:	62bb      	str	r3, [r7, #40]	@ 0x28
  int32_t PT = 0xfff966f8;
 8001194:	4b76      	ldr	r3, [pc, #472]	@ (8001370 <main+0x208>)
 8001196:	627b      	str	r3, [r7, #36]	@ 0x24
  int32_t PO = 0x00001e0f;
 8001198:	f641 630f 	movw	r3, #7695	@ 0x1e0f
 800119c:	623b      	str	r3, [r7, #32]
  int32_t Ea = 4859535;
 800119e:	4b75      	ldr	r3, [pc, #468]	@ (8001374 <main+0x20c>)
 80011a0:	61fb      	str	r3, [r7, #28]
  int32_t Eb = 5686508;
 80011a2:	4b75      	ldr	r3, [pc, #468]	@ (8001378 <main+0x210>)
 80011a4:	61bb      	str	r3, [r7, #24]
  int32_t Fa = 53855361;
 80011a6:	4b75      	ldr	r3, [pc, #468]	@ (800137c <main+0x214>)
 80011a8:	617b      	str	r3, [r7, #20]
  int32_t Fb = 42874149;
 80011aa:	4b75      	ldr	r3, [pc, #468]	@ (8001380 <main+0x218>)
 80011ac:	613b      	str	r3, [r7, #16]
  int32_t Ga = -14556410;
 80011ae:	4b75      	ldr	r3, [pc, #468]	@ (8001384 <main+0x21c>)
 80011b0:	60fb      	str	r3, [r7, #12]
  int16_t Ha = 16384;
 80011b2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80011b6:	817b      	strh	r3, [r7, #10]
  int16_t Hb = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	813b      	strh	r3, [r7, #8]
  int16_t Gb = 9728;
 80011bc:	f44f 5318 	mov.w	r3, #9728	@ 0x2600
 80011c0:	80fb      	strh	r3, [r7, #6]
  int16_t Ka = 10752;
 80011c2:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 80011c6:	80bb      	strh	r3, [r7, #4]

  /* Read EEPROM calibration parameters */
  mlx90632_read_eeprom(&PR, &PG, &PO, &PT, &Ea, &Eb, &Fa, &Fb, &Ga, &Gb, &Ha, &Hb, &Ka);
 80011c8:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80011cc:	f107 0220 	add.w	r2, r7, #32
 80011d0:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80011d4:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80011d8:	1d3b      	adds	r3, r7, #4
 80011da:	9308      	str	r3, [sp, #32]
 80011dc:	f107 0308 	add.w	r3, r7, #8
 80011e0:	9307      	str	r3, [sp, #28]
 80011e2:	f107 030a 	add.w	r3, r7, #10
 80011e6:	9306      	str	r3, [sp, #24]
 80011e8:	1dbb      	adds	r3, r7, #6
 80011ea:	9305      	str	r3, [sp, #20]
 80011ec:	f107 030c 	add.w	r3, r7, #12
 80011f0:	9304      	str	r3, [sp, #16]
 80011f2:	f107 0310 	add.w	r3, r7, #16
 80011f6:	9303      	str	r3, [sp, #12]
 80011f8:	f107 0314 	add.w	r3, r7, #20
 80011fc:	9302      	str	r3, [sp, #8]
 80011fe:	f107 0318 	add.w	r3, r7, #24
 8001202:	9301      	str	r3, [sp, #4]
 8001204:	f107 031c 	add.w	r3, r7, #28
 8001208:	9300      	str	r3, [sp, #0]
 800120a:	4623      	mov	r3, r4
 800120c:	f7ff fefc 	bl	8001008 <mlx90632_read_eeprom>
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8001210:	2000      	movs	r0, #0
 8001212:	f000 ffe5 	bl	80021e0 <BSP_LED_Init>
  BSP_LED_Init(LED_BLUE);
 8001216:	2001      	movs	r0, #1
 8001218:	f000 ffe2 	bl	80021e0 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 800121c:	2002      	movs	r0, #2
 800121e:	f000 ffdf 	bl	80021e0 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8001222:	2101      	movs	r1, #1
 8001224:	2000      	movs	r0, #0
 8001226:	f001 f86b 	bl	8002300 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800122a:	4b57      	ldr	r3, [pc, #348]	@ (8001388 <main+0x220>)
 800122c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001230:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8001232:	4b55      	ldr	r3, [pc, #340]	@ (8001388 <main+0x220>)
 8001234:	2200      	movs	r2, #0
 8001236:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8001238:	4b53      	ldr	r3, [pc, #332]	@ (8001388 <main+0x220>)
 800123a:	2200      	movs	r2, #0
 800123c:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 800123e:	4b52      	ldr	r3, [pc, #328]	@ (8001388 <main+0x220>)
 8001240:	2200      	movs	r2, #0
 8001242:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8001244:	4b50      	ldr	r3, [pc, #320]	@ (8001388 <main+0x220>)
 8001246:	2200      	movs	r2, #0
 8001248:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800124a:	494f      	ldr	r1, [pc, #316]	@ (8001388 <main+0x220>)
 800124c:	2000      	movs	r0, #0
 800124e:	f001 f8f1 	bl	8002434 <BSP_COM_Init>
 8001252:	4603      	mov	r3, r0
 8001254:	2b00      	cmp	r3, #0
 8001256:	d001      	beq.n	800125c <main+0xf4>
  {
    Error_Handler();
 8001258:	f000 f996 	bl	8001588 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		/* Get raw data from MLX90632 */
		mlx90632_read_temp_raw(&ambient_new_raw, &ambient_old_raw, &object_new_raw, &object_old_raw);
 800125c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001260:	f107 0232 	add.w	r2, r7, #50	@ 0x32
 8001264:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8001268:	f107 0036 	add.w	r0, r7, #54	@ 0x36
 800126c:	f000 faec 	bl	8001848 <mlx90632_read_temp_raw>
		/* Pre-calculations for ambient and object temperature calculation */
		pre_ambient = mlx90632_preprocess_temp_ambient(ambient_new_raw, ambient_old_raw, Gb);
 8001270:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8001274:	f9b7 1034 	ldrsh.w	r1, [r7, #52]	@ 0x34
 8001278:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800127c:	4618      	mov	r0, r3
 800127e:	f000 faff 	bl	8001880 <mlx90632_preprocess_temp_ambient>
 8001282:	eeb0 7a40 	vmov.f32	s14, s0
 8001286:	eef0 7a60 	vmov.f32	s15, s1
 800128a:	4b40      	ldr	r3, [pc, #256]	@ (800138c <main+0x224>)
 800128c:	ed83 7b00 	vstr	d7, [r3]
		pre_object = mlx90632_preprocess_temp_object(object_new_raw, object_old_raw, ambient_new_raw, ambient_old_raw, Ka);
 8001290:	f9b7 0032 	ldrsh.w	r0, [r7, #50]	@ 0x32
 8001294:	f9b7 1030 	ldrsh.w	r1, [r7, #48]	@ 0x30
 8001298:	f9b7 2036 	ldrsh.w	r2, [r7, #54]	@ 0x36
 800129c:	f9b7 4034 	ldrsh.w	r4, [r7, #52]	@ 0x34
 80012a0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	4623      	mov	r3, r4
 80012a8:	f000 fb50 	bl	800194c <mlx90632_preprocess_temp_object>
 80012ac:	eeb0 7a40 	vmov.f32	s14, s0
 80012b0:	eef0 7a60 	vmov.f32	s15, s1
 80012b4:	4b36      	ldr	r3, [pc, #216]	@ (8001390 <main+0x228>)
 80012b6:	ed83 7b00 	vstr	d7, [r3]
		/* Set emissivity = 1 */
		mlx90632_set_emissivity(1.0);
 80012ba:	ed9f 0b29 	vldr	d0, [pc, #164]	@ 8001360 <main+0x1f8>
 80012be:	f000 fd89 	bl	8001dd4 <mlx90632_set_emissivity>
		/* Calculate ambient and object temperature */
		ambient = mlx90632_calc_temp_ambient(ambient_new_raw, ambient_old_raw, PT, PR, PG, PO, Gb);
 80012c2:	f9b7 0036 	ldrsh.w	r0, [r7, #54]	@ 0x36
 80012c6:	f9b7 4034 	ldrsh.w	r4, [r7, #52]	@ 0x34
 80012ca:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 80012cc:	6afe      	ldr	r6, [r7, #44]	@ 0x2c
 80012ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012d0:	6a3a      	ldr	r2, [r7, #32]
 80012d2:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80012d6:	9102      	str	r1, [sp, #8]
 80012d8:	9201      	str	r2, [sp, #4]
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	4633      	mov	r3, r6
 80012de:	462a      	mov	r2, r5
 80012e0:	4621      	mov	r1, r4
 80012e2:	f000 fba5 	bl	8001a30 <mlx90632_calc_temp_ambient>
 80012e6:	eeb0 7a40 	vmov.f32	s14, s0
 80012ea:	eef0 7a60 	vmov.f32	s15, s1
 80012ee:	4b29      	ldr	r3, [pc, #164]	@ (8001394 <main+0x22c>)
 80012f0:	ed83 7b00 	vstr	d7, [r3]
		object = mlx90632_calc_temp_object(pre_object, pre_ambient, Ea, Eb, Ga, Fa, Fb, Ha, Hb);
 80012f4:	4b26      	ldr	r3, [pc, #152]	@ (8001390 <main+0x228>)
 80012f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fa:	4610      	mov	r0, r2
 80012fc:	4619      	mov	r1, r3
 80012fe:	f7ff fc27 	bl	8000b50 <__aeabi_d2iz>
 8001302:	4680      	mov	r8, r0
 8001304:	4b21      	ldr	r3, [pc, #132]	@ (800138c <main+0x224>)
 8001306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800130a:	4610      	mov	r0, r2
 800130c:	4619      	mov	r1, r3
 800130e:	f7ff fc1f 	bl	8000b50 <__aeabi_d2iz>
 8001312:	4684      	mov	ip, r0
 8001314:	69fd      	ldr	r5, [r7, #28]
 8001316:	69be      	ldr	r6, [r7, #24]
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	697a      	ldr	r2, [r7, #20]
 800131c:	6939      	ldr	r1, [r7, #16]
 800131e:	f9b7 000a 	ldrsh.w	r0, [r7, #10]
 8001322:	f9b7 4008 	ldrsh.w	r4, [r7, #8]
 8001326:	9404      	str	r4, [sp, #16]
 8001328:	9003      	str	r0, [sp, #12]
 800132a:	9102      	str	r1, [sp, #8]
 800132c:	9201      	str	r2, [sp, #4]
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	4633      	mov	r3, r6
 8001332:	462a      	mov	r2, r5
 8001334:	4661      	mov	r1, ip
 8001336:	4640      	mov	r0, r8
 8001338:	f000 fd7e 	bl	8001e38 <mlx90632_calc_temp_object>
 800133c:	eeb0 7a40 	vmov.f32	s14, s0
 8001340:	eef0 7a60 	vmov.f32	s15, s1
 8001344:	4b14      	ldr	r3, [pc, #80]	@ (8001398 <main+0x230>)
 8001346:	ed83 7b00 	vstr	d7, [r3]
		HAL_Delay(1000);
 800134a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800134e:	f001 f9fb 	bl	8002748 <HAL_Delay>
		count++;
 8001352:	4b12      	ldr	r3, [pc, #72]	@ (800139c <main+0x234>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	3301      	adds	r3, #1
 8001358:	4a10      	ldr	r2, [pc, #64]	@ (800139c <main+0x234>)
 800135a:	6013      	str	r3, [r2, #0]
		mlx90632_read_temp_raw(&ambient_new_raw, &ambient_old_raw, &object_new_raw, &object_old_raw);
 800135c:	bf00      	nop
 800135e:	e77d      	b.n	800125c <main+0xf4>
 8001360:	00000000 	.word	0x00000000
 8001364:	3ff00000 	.word	0x3ff00000
 8001368:	00587f5b 	.word	0x00587f5b
 800136c:	04a10289 	.word	0x04a10289
 8001370:	fff966f8 	.word	0xfff966f8
 8001374:	004a268f 	.word	0x004a268f
 8001378:	0056c4ec 	.word	0x0056c4ec
 800137c:	0335c481 	.word	0x0335c481
 8001380:	028e3525 	.word	0x028e3525
 8001384:	ff21e306 	.word	0xff21e306
 8001388:	20000094 	.word	0x20000094
 800138c:	200000f8 	.word	0x200000f8
 8001390:	20000100 	.word	0x20000100
 8001394:	20000108 	.word	0x20000108
 8001398:	20000110 	.word	0x20000110
 800139c:	20000118 	.word	0x20000118

080013a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b09e      	sub	sp, #120	@ 0x78
 80013a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a6:	f107 0318 	add.w	r3, r7, #24
 80013aa:	2260      	movs	r2, #96	@ 0x60
 80013ac:	2100      	movs	r1, #0
 80013ae:	4618      	mov	r0, r3
 80013b0:	f007 f891 	bl	80084d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b4:	463b      	mov	r3, r7
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
 80013c0:	611a      	str	r2, [r3, #16]
 80013c2:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE4) != HAL_OK)
 80013c4:	2000      	movs	r0, #0
 80013c6:	f002 fc2b 	bl	8003c20 <HAL_PWREx_ControlVoltageScaling>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013d0:	f000 f8da 	bl	8001588 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80013d4:	2310      	movs	r3, #16
 80013d6:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013d8:	2301      	movs	r3, #1
 80013da:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80013dc:	2310      	movs	r3, #16
 80013de:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 80013e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80013e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80013e6:	2300      	movs	r3, #0
 80013e8:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ea:	f107 0318 	add.w	r3, r7, #24
 80013ee:	4618      	mov	r0, r3
 80013f0:	f002 fd12 	bl	8003e18 <HAL_RCC_OscConfig>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d001      	beq.n	80013fe <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80013fa:	f000 f8c5 	bl	8001588 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013fe:	231f      	movs	r3, #31
 8001400:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001402:	2300      	movs	r3, #0
 8001404:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001406:	2300      	movs	r3, #0
 8001408:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800140a:	2300      	movs	r3, #0
 800140c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800140e:	2300      	movs	r3, #0
 8001410:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001416:	463b      	mov	r3, r7
 8001418:	2100      	movs	r1, #0
 800141a:	4618      	mov	r0, r3
 800141c:	f003 fbd8 	bl	8004bd0 <HAL_RCC_ClockConfig>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d001      	beq.n	800142a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001426:	f000 f8af 	bl	8001588 <Error_Handler>
  }
}
 800142a:	bf00      	nop
 800142c:	3778      	adds	r7, #120	@ 0x78
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}

08001432 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8001432:	b580      	push	{r7, lr}
 8001434:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8001436:	f002 fccf 	bl	8003dd8 <HAL_PWREx_EnableVddIO2>

  /*
   * Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
   */
  HAL_PWREx_DisableUCPDDeadBattery();
 800143a:	f002 fcdd 	bl	8003df8 <HAL_PWREx_DisableUCPDDeadBattery>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 800143e:	2002      	movs	r0, #2
 8001440:	f002 fc7a 	bl	8003d38 <HAL_PWREx_ConfigSupply>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <SystemPower_Config+0x1c>
  {
    Error_Handler();
 800144a:	f000 f89d 	bl	8001588 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 800144e:	bf00      	nop
 8001450:	bd80      	pop	{r7, pc}
	...

08001454 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001458:	4b1b      	ldr	r3, [pc, #108]	@ (80014c8 <MX_I2C1_Init+0x74>)
 800145a:	4a1c      	ldr	r2, [pc, #112]	@ (80014cc <MX_I2C1_Init+0x78>)
 800145c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 800145e:	4b1a      	ldr	r3, [pc, #104]	@ (80014c8 <MX_I2C1_Init+0x74>)
 8001460:	f640 6214 	movw	r2, #3604	@ 0xe14
 8001464:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001466:	4b18      	ldr	r3, [pc, #96]	@ (80014c8 <MX_I2C1_Init+0x74>)
 8001468:	2200      	movs	r2, #0
 800146a:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800146c:	4b16      	ldr	r3, [pc, #88]	@ (80014c8 <MX_I2C1_Init+0x74>)
 800146e:	2201      	movs	r2, #1
 8001470:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001472:	4b15      	ldr	r3, [pc, #84]	@ (80014c8 <MX_I2C1_Init+0x74>)
 8001474:	2200      	movs	r2, #0
 8001476:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001478:	4b13      	ldr	r3, [pc, #76]	@ (80014c8 <MX_I2C1_Init+0x74>)
 800147a:	2200      	movs	r2, #0
 800147c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800147e:	4b12      	ldr	r3, [pc, #72]	@ (80014c8 <MX_I2C1_Init+0x74>)
 8001480:	2200      	movs	r2, #0
 8001482:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001484:	4b10      	ldr	r3, [pc, #64]	@ (80014c8 <MX_I2C1_Init+0x74>)
 8001486:	2200      	movs	r2, #0
 8001488:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800148a:	4b0f      	ldr	r3, [pc, #60]	@ (80014c8 <MX_I2C1_Init+0x74>)
 800148c:	2200      	movs	r2, #0
 800148e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001490:	480d      	ldr	r0, [pc, #52]	@ (80014c8 <MX_I2C1_Init+0x74>)
 8001492:	f001 fd71 	bl	8002f78 <HAL_I2C_Init>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800149c:	f000 f874 	bl	8001588 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80014a0:	2100      	movs	r1, #0
 80014a2:	4809      	ldr	r0, [pc, #36]	@ (80014c8 <MX_I2C1_Init+0x74>)
 80014a4:	f002 faf4 	bl	8003a90 <HAL_I2CEx_ConfigAnalogFilter>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80014ae:	f000 f86b 	bl	8001588 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80014b2:	2100      	movs	r1, #0
 80014b4:	4804      	ldr	r0, [pc, #16]	@ (80014c8 <MX_I2C1_Init+0x74>)
 80014b6:	f002 fb36 	bl	8003b26 <HAL_I2CEx_ConfigDigitalFilter>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80014c0:	f000 f862 	bl	8001588 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014c4:	bf00      	nop
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200000a4 	.word	0x200000a4
 80014cc:	40005400 	.word	0x40005400

080014d0 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 80014d4:	2000      	movs	r0, #0
 80014d6:	f002 fb73 	bl	8003bc0 <HAL_ICACHE_ConfigAssociativityMode>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80014e0:	f000 f852 	bl	8001588 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80014e4:	f002 fb8c 	bl	8003c00 <HAL_ICACHE_Enable>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d001      	beq.n	80014f2 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80014ee:	f000 f84b 	bl	8001588 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80014f2:	bf00      	nop
 80014f4:	bd80      	pop	{r7, pc}
	...

080014f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fe:	4b21      	ldr	r3, [pc, #132]	@ (8001584 <MX_GPIO_Init+0x8c>)
 8001500:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001504:	4a1f      	ldr	r2, [pc, #124]	@ (8001584 <MX_GPIO_Init+0x8c>)
 8001506:	f043 0304 	orr.w	r3, r3, #4
 800150a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800150e:	4b1d      	ldr	r3, [pc, #116]	@ (8001584 <MX_GPIO_Init+0x8c>)
 8001510:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	60fb      	str	r3, [r7, #12]
 800151a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800151c:	4b19      	ldr	r3, [pc, #100]	@ (8001584 <MX_GPIO_Init+0x8c>)
 800151e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001522:	4a18      	ldr	r2, [pc, #96]	@ (8001584 <MX_GPIO_Init+0x8c>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800152c:	4b15      	ldr	r3, [pc, #84]	@ (8001584 <MX_GPIO_Init+0x8c>)
 800152e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001532:	f003 0301 	and.w	r3, r3, #1
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800153a:	4b12      	ldr	r3, [pc, #72]	@ (8001584 <MX_GPIO_Init+0x8c>)
 800153c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001540:	4a10      	ldr	r2, [pc, #64]	@ (8001584 <MX_GPIO_Init+0x8c>)
 8001542:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001546:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800154a:	4b0e      	ldr	r3, [pc, #56]	@ (8001584 <MX_GPIO_Init+0x8c>)
 800154c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001558:	4b0a      	ldr	r3, [pc, #40]	@ (8001584 <MX_GPIO_Init+0x8c>)
 800155a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800155e:	4a09      	ldr	r2, [pc, #36]	@ (8001584 <MX_GPIO_Init+0x8c>)
 8001560:	f043 0302 	orr.w	r3, r3, #2
 8001564:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001568:	4b06      	ldr	r3, [pc, #24]	@ (8001584 <MX_GPIO_Init+0x8c>)
 800156a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800156e:	f003 0302 	and.w	r3, r3, #2
 8001572:	603b      	str	r3, [r7, #0]
 8001574:	683b      	ldr	r3, [r7, #0]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001576:	bf00      	nop
 8001578:	3714      	adds	r7, #20
 800157a:	46bd      	mov	sp, r7
 800157c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001580:	4770      	bx	lr
 8001582:	bf00      	nop
 8001584:	46020c00 	.word	0x46020c00

08001588 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800158c:	b672      	cpsid	i
}
 800158e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001590:	bf00      	nop
 8001592:	e7fd      	b.n	8001590 <Error_Handler+0x8>

08001594 <mlx90632_trigger_measurement>:
#ifndef STATIC
#define STATIC static
#endif

int32_t mlx90632_trigger_measurement(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
    uint16_t reg_status;
    int32_t ret;

    ret = mlx90632_i2c_read(MLX90632_REG_STATUS, &reg_status);
 800159a:	1cbb      	adds	r3, r7, #2
 800159c:	4619      	mov	r1, r3
 800159e:	f643 70ff 	movw	r0, #16383	@ 0x3fff
 80015a2:	f7ff fcbb 	bl	8000f1c <mlx90632_i2c_read>
 80015a6:	6078      	str	r0, [r7, #4]
    if (ret < 0)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	da01      	bge.n	80015b2 <mlx90632_trigger_measurement+0x1e>
        return ret;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	e00a      	b.n	80015c8 <mlx90632_trigger_measurement+0x34>

    ret = mlx90632_i2c_write(MLX90632_REG_STATUS, reg_status & (~MLX90632_STAT_DATA_RDY));
 80015b2:	887b      	ldrh	r3, [r7, #2]
 80015b4:	f023 0301 	bic.w	r3, r3, #1
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	4619      	mov	r1, r3
 80015bc:	f643 70ff 	movw	r0, #16383	@ 0x3fff
 80015c0:	f7ff fcfe 	bl	8000fc0 <mlx90632_i2c_write>
 80015c4:	6078      	str	r0, [r7, #4]

    return ret;
 80015c6:	687b      	ldr	r3, [r7, #4]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3708      	adds	r7, #8
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bd80      	pop	{r7, pc}

080015d0 <mlx90632_wait_for_measurement>:

int32_t mlx90632_wait_for_measurement(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
    int tries = MLX90632_MAX_NUMBER_MESUREMENT_READ_TRIES;
 80015d6:	2364      	movs	r3, #100	@ 0x64
 80015d8:	60fb      	str	r3, [r7, #12]
    uint16_t reg_status;
    int32_t ret;

    while (tries-- > 0)
 80015da:	e016      	b.n	800160a <mlx90632_wait_for_measurement+0x3a>
    {
        ret = mlx90632_i2c_read(MLX90632_REG_STATUS, &reg_status);
 80015dc:	1dbb      	adds	r3, r7, #6
 80015de:	4619      	mov	r1, r3
 80015e0:	f643 70ff 	movw	r0, #16383	@ 0x3fff
 80015e4:	f7ff fc9a 	bl	8000f1c <mlx90632_i2c_read>
 80015e8:	60b8      	str	r0, [r7, #8]
        if (ret < 0)
 80015ea:	68bb      	ldr	r3, [r7, #8]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	da01      	bge.n	80015f4 <mlx90632_wait_for_measurement+0x24>
            return ret;
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	e01b      	b.n	800162c <mlx90632_wait_for_measurement+0x5c>
        if (reg_status & MLX90632_STAT_DATA_RDY)
 80015f4:	88fb      	ldrh	r3, [r7, #6]
 80015f6:	f003 0301 	and.w	r3, r3, #1
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d10b      	bne.n	8001616 <mlx90632_wait_for_measurement+0x46>
            break;
        /* minimum wait time to complete measurement
         * should be calculated according to refresh rate
         * atm 10ms - 11ms
         */
        usleep(10000, 11000);
 80015fe:	f642 21f8 	movw	r1, #11000	@ 0x2af8
 8001602:	f242 7010 	movw	r0, #10000	@ 0x2710
 8001606:	f7ff fd9a 	bl	800113e <usleep>
    while (tries-- > 0)
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	1e5a      	subs	r2, r3, #1
 800160e:	60fa      	str	r2, [r7, #12]
 8001610:	2b00      	cmp	r3, #0
 8001612:	dce3      	bgt.n	80015dc <mlx90632_wait_for_measurement+0xc>
 8001614:	e000      	b.n	8001618 <mlx90632_wait_for_measurement+0x48>
            break;
 8001616:	bf00      	nop
    }

    if (tries < 0)
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	2b00      	cmp	r3, #0
 800161c:	da02      	bge.n	8001624 <mlx90632_wait_for_measurement+0x54>
    {
        // data not ready
        return -ETIMEDOUT;
 800161e:	f06f 0373 	mvn.w	r3, #115	@ 0x73
 8001622:	e003      	b.n	800162c <mlx90632_wait_for_measurement+0x5c>
    }

    return (reg_status & MLX90632_STAT_CYCLE_POS) >> 2;
 8001624:	88fb      	ldrh	r3, [r7, #6]
 8001626:	089b      	lsrs	r3, r3, #2
 8001628:	f003 031f 	and.w	r3, r3, #31
}
 800162c:	4618      	mov	r0, r3
 800162e:	3710      	adds	r7, #16
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}

08001634 <mlx90632_start_measurement>:

int32_t mlx90632_start_measurement(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
    int32_t ret = mlx90632_trigger_measurement();
 800163a:	f7ff ffab 	bl	8001594 <mlx90632_trigger_measurement>
 800163e:	6078      	str	r0, [r7, #4]

    if (ret < 0)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	da01      	bge.n	800164a <mlx90632_start_measurement+0x16>
        return ret;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	e003      	b.n	8001652 <mlx90632_start_measurement+0x1e>

    ret = mlx90632_wait_for_measurement();
 800164a:	f7ff ffc1 	bl	80015d0 <mlx90632_wait_for_measurement>
 800164e:	6078      	str	r0, [r7, #4]

    return ret;
 8001650:	687b      	ldr	r3, [r7, #4]
}
 8001652:	4618      	mov	r0, r3
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}

0800165a <mlx90632_channel_new_select>:
 *
 * @retval 0 When both memory locations are updated as per ret
 * @retval -EINVAL channel_new and channel_old were not updated
 */
STATIC int32_t mlx90632_channel_new_select(int32_t ret, uint8_t *channel_new, uint8_t *channel_old)
{
 800165a:	b480      	push	{r7}
 800165c:	b085      	sub	sp, #20
 800165e:	af00      	add	r7, sp, #0
 8001660:	60f8      	str	r0, [r7, #12]
 8001662:	60b9      	str	r1, [r7, #8]
 8001664:	607a      	str	r2, [r7, #4]
    switch (ret)
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2b01      	cmp	r3, #1
 800166a:	d003      	beq.n	8001674 <mlx90632_channel_new_select+0x1a>
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	2b02      	cmp	r3, #2
 8001670:	d007      	beq.n	8001682 <mlx90632_channel_new_select+0x28>
 8001672:	e00d      	b.n	8001690 <mlx90632_channel_new_select+0x36>
    {
        case 1:
            *channel_new = 1;
 8001674:	68bb      	ldr	r3, [r7, #8]
 8001676:	2201      	movs	r2, #1
 8001678:	701a      	strb	r2, [r3, #0]
            *channel_old = 2;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2202      	movs	r2, #2
 800167e:	701a      	strb	r2, [r3, #0]
            break;
 8001680:	e009      	b.n	8001696 <mlx90632_channel_new_select+0x3c>

        case 2:
            *channel_new = 2;
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	2202      	movs	r2, #2
 8001686:	701a      	strb	r2, [r3, #0]
            *channel_old = 1;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2201      	movs	r2, #1
 800168c:	701a      	strb	r2, [r3, #0]
            break;
 800168e:	e002      	b.n	8001696 <mlx90632_channel_new_select+0x3c>

        default:
            return -EINVAL;
 8001690:	f06f 0315 	mvn.w	r3, #21
 8001694:	e000      	b.n	8001698 <mlx90632_channel_new_select+0x3e>
    }
    return 0;
 8001696:	2300      	movs	r3, #0
}
 8001698:	4618      	mov	r0, r3
 800169a:	3714      	adds	r7, #20
 800169c:	46bd      	mov	sp, r7
 800169e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a2:	4770      	bx	lr

080016a4 <mlx90632_read_temp_ambient_raw>:
 *
 * @retval 0 Successfully read both values
 * @retval <0 Something went wrong. Check errno.h for more details.
 */
STATIC int32_t mlx90632_read_temp_ambient_raw(int16_t *ambient_new_raw, int16_t *ambient_old_raw)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b084      	sub	sp, #16
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
 80016ac:	6039      	str	r1, [r7, #0]
    int32_t ret;
    uint16_t read_tmp;

    ret = mlx90632_i2c_read(MLX90632_RAM_3(1), &read_tmp);
 80016ae:	f107 030a 	add.w	r3, r7, #10
 80016b2:	4619      	mov	r1, r3
 80016b4:	f244 0005 	movw	r0, #16389	@ 0x4005
 80016b8:	f7ff fc30 	bl	8000f1c <mlx90632_i2c_read>
 80016bc:	60f8      	str	r0, [r7, #12]
    if (ret < 0)
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	da01      	bge.n	80016c8 <mlx90632_read_temp_ambient_raw+0x24>
        return ret;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	e015      	b.n	80016f4 <mlx90632_read_temp_ambient_raw+0x50>
    *ambient_new_raw = (int16_t)read_tmp;
 80016c8:	897b      	ldrh	r3, [r7, #10]
 80016ca:	b21a      	sxth	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	801a      	strh	r2, [r3, #0]

    ret = mlx90632_i2c_read(MLX90632_RAM_3(2), &read_tmp);
 80016d0:	f107 030a 	add.w	r3, r7, #10
 80016d4:	4619      	mov	r1, r3
 80016d6:	f244 0008 	movw	r0, #16392	@ 0x4008
 80016da:	f7ff fc1f 	bl	8000f1c <mlx90632_i2c_read>
 80016de:	60f8      	str	r0, [r7, #12]
    if (ret < 0)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	da01      	bge.n	80016ea <mlx90632_read_temp_ambient_raw+0x46>
        return ret;
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	e004      	b.n	80016f4 <mlx90632_read_temp_ambient_raw+0x50>
    *ambient_old_raw = (int16_t)read_tmp;
 80016ea:	897b      	ldrh	r3, [r7, #10]
 80016ec:	b21a      	sxth	r2, r3
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	801a      	strh	r2, [r3, #0]

    return ret;
 80016f2:	68fb      	ldr	r3, [r7, #12]
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3710      	adds	r7, #16
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <mlx90632_read_temp_object_raw>:
 * @retval 0 Successfully read both values
 * @retval <0 Something went wrong. Check errno.h for more details.
 */
STATIC int32_t mlx90632_read_temp_object_raw(int32_t channel_position,
                                             int16_t *object_new_raw, int16_t *object_old_raw)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	607a      	str	r2, [r7, #4]
    int32_t ret;
    uint16_t read_tmp;
    int16_t read;
    uint8_t channel, channel_old;

    ret = mlx90632_channel_new_select(channel_position, &channel, &channel_old);
 8001708:	f107 0216 	add.w	r2, r7, #22
 800170c:	f107 0317 	add.w	r3, r7, #23
 8001710:	4619      	mov	r1, r3
 8001712:	68f8      	ldr	r0, [r7, #12]
 8001714:	f7ff ffa1 	bl	800165a <mlx90632_channel_new_select>
 8001718:	61f8      	str	r0, [r7, #28]
    if (ret != 0)
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d002      	beq.n	8001726 <mlx90632_read_temp_object_raw+0x2a>
        return -EINVAL;
 8001720:	f06f 0315 	mvn.w	r3, #21
 8001724:	e070      	b.n	8001808 <mlx90632_read_temp_object_raw+0x10c>

    ret = mlx90632_i2c_read(MLX90632_RAM_2(channel), &read_tmp);
 8001726:	7dfb      	ldrb	r3, [r7, #23]
 8001728:	461a      	mov	r2, r3
 800172a:	0052      	lsls	r2, r2, #1
 800172c:	4413      	add	r3, r2
 800172e:	b29b      	uxth	r3, r3
 8001730:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001734:	3301      	adds	r3, #1
 8001736:	b29b      	uxth	r3, r3
 8001738:	b21b      	sxth	r3, r3
 800173a:	f107 0218 	add.w	r2, r7, #24
 800173e:	4611      	mov	r1, r2
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fbeb 	bl	8000f1c <mlx90632_i2c_read>
 8001746:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	2b00      	cmp	r3, #0
 800174c:	da01      	bge.n	8001752 <mlx90632_read_temp_object_raw+0x56>
        return ret;
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	e05a      	b.n	8001808 <mlx90632_read_temp_object_raw+0x10c>

    read = (int16_t)read_tmp;
 8001752:	8b3b      	ldrh	r3, [r7, #24]
 8001754:	837b      	strh	r3, [r7, #26]

    ret = mlx90632_i2c_read(MLX90632_RAM_1(channel), &read_tmp);
 8001756:	7dfb      	ldrb	r3, [r7, #23]
 8001758:	461a      	mov	r2, r3
 800175a:	0052      	lsls	r2, r2, #1
 800175c:	4413      	add	r3, r2
 800175e:	b29b      	uxth	r3, r3
 8001760:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001764:	b29b      	uxth	r3, r3
 8001766:	b21b      	sxth	r3, r3
 8001768:	f107 0218 	add.w	r2, r7, #24
 800176c:	4611      	mov	r1, r2
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff fbd4 	bl	8000f1c <mlx90632_i2c_read>
 8001774:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 8001776:	69fb      	ldr	r3, [r7, #28]
 8001778:	2b00      	cmp	r3, #0
 800177a:	da01      	bge.n	8001780 <mlx90632_read_temp_object_raw+0x84>
        return ret;
 800177c:	69fb      	ldr	r3, [r7, #28]
 800177e:	e043      	b.n	8001808 <mlx90632_read_temp_object_raw+0x10c>
    *object_new_raw = (read + (int16_t)read_tmp) / 2;
 8001780:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001784:	8b3a      	ldrh	r2, [r7, #24]
 8001786:	b212      	sxth	r2, r2
 8001788:	4413      	add	r3, r2
 800178a:	0fda      	lsrs	r2, r3, #31
 800178c:	4413      	add	r3, r2
 800178e:	105b      	asrs	r3, r3, #1
 8001790:	b21a      	sxth	r2, r3
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	801a      	strh	r2, [r3, #0]

    ret = mlx90632_i2c_read(MLX90632_RAM_2(channel_old), &read_tmp);
 8001796:	7dbb      	ldrb	r3, [r7, #22]
 8001798:	461a      	mov	r2, r3
 800179a:	0052      	lsls	r2, r2, #1
 800179c:	4413      	add	r3, r2
 800179e:	b29b      	uxth	r3, r3
 80017a0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80017a4:	3301      	adds	r3, #1
 80017a6:	b29b      	uxth	r3, r3
 80017a8:	b21b      	sxth	r3, r3
 80017aa:	f107 0218 	add.w	r2, r7, #24
 80017ae:	4611      	mov	r1, r2
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff fbb3 	bl	8000f1c <mlx90632_i2c_read>
 80017b6:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 80017b8:	69fb      	ldr	r3, [r7, #28]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	da01      	bge.n	80017c2 <mlx90632_read_temp_object_raw+0xc6>
        return ret;
 80017be:	69fb      	ldr	r3, [r7, #28]
 80017c0:	e022      	b.n	8001808 <mlx90632_read_temp_object_raw+0x10c>
    read = (int16_t)read_tmp;
 80017c2:	8b3b      	ldrh	r3, [r7, #24]
 80017c4:	837b      	strh	r3, [r7, #26]

    ret = mlx90632_i2c_read(MLX90632_RAM_1(channel_old), &read_tmp);
 80017c6:	7dbb      	ldrb	r3, [r7, #22]
 80017c8:	461a      	mov	r2, r3
 80017ca:	0052      	lsls	r2, r2, #1
 80017cc:	4413      	add	r3, r2
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 80017d4:	b29b      	uxth	r3, r3
 80017d6:	b21b      	sxth	r3, r3
 80017d8:	f107 0218 	add.w	r2, r7, #24
 80017dc:	4611      	mov	r1, r2
 80017de:	4618      	mov	r0, r3
 80017e0:	f7ff fb9c 	bl	8000f1c <mlx90632_i2c_read>
 80017e4:	61f8      	str	r0, [r7, #28]
    if (ret < 0)
 80017e6:	69fb      	ldr	r3, [r7, #28]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	da01      	bge.n	80017f0 <mlx90632_read_temp_object_raw+0xf4>
        return ret;
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	e00b      	b.n	8001808 <mlx90632_read_temp_object_raw+0x10c>
    *object_old_raw = (read + (int16_t)read_tmp) / 2;
 80017f0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80017f4:	8b3a      	ldrh	r2, [r7, #24]
 80017f6:	b212      	sxth	r2, r2
 80017f8:	4413      	add	r3, r2
 80017fa:	0fda      	lsrs	r2, r3, #31
 80017fc:	4413      	add	r3, r2
 80017fe:	105b      	asrs	r3, r3, #1
 8001800:	b21a      	sxth	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	801a      	strh	r2, [r3, #0]

    return ret;
 8001806:	69fb      	ldr	r3, [r7, #28]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3720      	adds	r7, #32
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}

08001810 <mlx90632_read_temp_raw_wo_wait>:

int32_t mlx90632_read_temp_raw_wo_wait(int32_t channel_position,
                                       int16_t *ambient_new_raw, int16_t *ambient_old_raw,
                                       int16_t *object_new_raw, int16_t *object_old_raw)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b086      	sub	sp, #24
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
 800181c:	603b      	str	r3, [r7, #0]
    /** Read new and old **ambient** values from sensor */
    int32_t ret = mlx90632_read_temp_ambient_raw(ambient_new_raw, ambient_old_raw);
 800181e:	6879      	ldr	r1, [r7, #4]
 8001820:	68b8      	ldr	r0, [r7, #8]
 8001822:	f7ff ff3f 	bl	80016a4 <mlx90632_read_temp_ambient_raw>
 8001826:	6178      	str	r0, [r7, #20]

    if (ret < 0)
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	2b00      	cmp	r3, #0
 800182c:	da01      	bge.n	8001832 <mlx90632_read_temp_raw_wo_wait+0x22>
        return ret;
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	e006      	b.n	8001840 <mlx90632_read_temp_raw_wo_wait+0x30>

    /** Read new and old **object** values from sensor */
    ret = mlx90632_read_temp_object_raw(channel_position, object_new_raw, object_old_raw);
 8001832:	6a3a      	ldr	r2, [r7, #32]
 8001834:	6839      	ldr	r1, [r7, #0]
 8001836:	68f8      	ldr	r0, [r7, #12]
 8001838:	f7ff ff60 	bl	80016fc <mlx90632_read_temp_object_raw>
 800183c:	6178      	str	r0, [r7, #20]

    return ret;
 800183e:	697b      	ldr	r3, [r7, #20]
}
 8001840:	4618      	mov	r0, r3
 8001842:	3718      	adds	r7, #24
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <mlx90632_read_temp_raw>:

int32_t mlx90632_read_temp_raw(int16_t *ambient_new_raw, int16_t *ambient_old_raw,
                               int16_t *object_new_raw, int16_t *object_old_raw)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b088      	sub	sp, #32
 800184c:	af02      	add	r7, sp, #8
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
 8001854:	603b      	str	r3, [r7, #0]
    // trigger and wait for measurement to complete
    int32_t start_measurement_ret = mlx90632_start_measurement();
 8001856:	f7ff feed 	bl	8001634 <mlx90632_start_measurement>
 800185a:	6178      	str	r0, [r7, #20]

    if (start_measurement_ret < 0)
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	2b00      	cmp	r3, #0
 8001860:	da01      	bge.n	8001866 <mlx90632_read_temp_raw+0x1e>
        return start_measurement_ret;
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	e008      	b.n	8001878 <mlx90632_read_temp_raw+0x30>

    /** Read raw ambient and object temperature */
    return mlx90632_read_temp_raw_wo_wait(start_measurement_ret, ambient_new_raw, ambient_old_raw,
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	9300      	str	r3, [sp, #0]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	68ba      	ldr	r2, [r7, #8]
 800186e:	68f9      	ldr	r1, [r7, #12]
 8001870:	6978      	ldr	r0, [r7, #20]
 8001872:	f7ff ffcd 	bl	8001810 <mlx90632_read_temp_raw_wo_wait>
 8001876:	4603      	mov	r3, r0
                                          object_new_raw, object_old_raw);
}
 8001878:	4618      	mov	r0, r3
 800187a:	3718      	adds	r7, #24
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}

08001880 <mlx90632_preprocess_temp_ambient>:
}


/* DSPv5 */
double mlx90632_preprocess_temp_ambient(int16_t ambient_new_raw, int16_t ambient_old_raw, int16_t Gb)
{
 8001880:	b5b0      	push	{r4, r5, r7, lr}
 8001882:	b086      	sub	sp, #24
 8001884:	af00      	add	r7, sp, #0
 8001886:	4603      	mov	r3, r0
 8001888:	80fb      	strh	r3, [r7, #6]
 800188a:	460b      	mov	r3, r1
 800188c:	80bb      	strh	r3, [r7, #4]
 800188e:	4613      	mov	r3, r2
 8001890:	807b      	strh	r3, [r7, #2]
    double VR_Ta, kGb;

    kGb = ((double)Gb) / 1024.0;
 8001892:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001896:	4618      	mov	r0, r3
 8001898:	f7fe fe40 	bl	800051c <__aeabi_i2d>
 800189c:	f04f 0200 	mov.w	r2, #0
 80018a0:	4b27      	ldr	r3, [pc, #156]	@ (8001940 <mlx90632_preprocess_temp_ambient+0xc0>)
 80018a2:	f7fe ffcf 	bl	8000844 <__aeabi_ddiv>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	e9c7 2304 	strd	r2, r3, [r7, #16]

    VR_Ta = ambient_old_raw + kGb * (ambient_new_raw / (MLX90632_REF_3));
 80018ae:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f7fe fe32 	bl	800051c <__aeabi_i2d>
 80018b8:	4604      	mov	r4, r0
 80018ba:	460d      	mov	r5, r1
 80018bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fe2b 	bl	800051c <__aeabi_i2d>
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	4b1e      	ldr	r3, [pc, #120]	@ (8001944 <mlx90632_preprocess_temp_ambient+0xc4>)
 80018cc:	f7fe ffba 	bl	8000844 <__aeabi_ddiv>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4610      	mov	r0, r2
 80018d6:	4619      	mov	r1, r3
 80018d8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80018dc:	f7fe fe88 	bl	80005f0 <__aeabi_dmul>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4620      	mov	r0, r4
 80018e6:	4629      	mov	r1, r5
 80018e8:	f7fe fccc 	bl	8000284 <__adddf3>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return ((ambient_new_raw / (MLX90632_REF_3)) / VR_Ta) * 524288.0;
 80018f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7fe fe0f 	bl	800051c <__aeabi_i2d>
 80018fe:	f04f 0200 	mov.w	r2, #0
 8001902:	4b10      	ldr	r3, [pc, #64]	@ (8001944 <mlx90632_preprocess_temp_ambient+0xc4>)
 8001904:	f7fe ff9e 	bl	8000844 <__aeabi_ddiv>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	4610      	mov	r0, r2
 800190e:	4619      	mov	r1, r3
 8001910:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001914:	f7fe ff96 	bl	8000844 <__aeabi_ddiv>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	4610      	mov	r0, r2
 800191e:	4619      	mov	r1, r3
 8001920:	f04f 0200 	mov.w	r2, #0
 8001924:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <mlx90632_preprocess_temp_ambient+0xc8>)
 8001926:	f7fe fe63 	bl	80005f0 <__aeabi_dmul>
 800192a:	4602      	mov	r2, r0
 800192c:	460b      	mov	r3, r1
 800192e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001932:	eeb0 0a47 	vmov.f32	s0, s14
 8001936:	eef0 0a67 	vmov.f32	s1, s15
 800193a:	3718      	adds	r7, #24
 800193c:	46bd      	mov	sp, r7
 800193e:	bdb0      	pop	{r4, r5, r7, pc}
 8001940:	40900000 	.word	0x40900000
 8001944:	40280000 	.word	0x40280000
 8001948:	41200000 	.word	0x41200000

0800194c <mlx90632_preprocess_temp_object>:

double mlx90632_preprocess_temp_object(int16_t object_new_raw, int16_t object_old_raw,
                                       int16_t ambient_new_raw, int16_t ambient_old_raw,
                                       int16_t Ka)
{
 800194c:	b5b0      	push	{r4, r5, r7, lr}
 800194e:	b086      	sub	sp, #24
 8001950:	af00      	add	r7, sp, #0
 8001952:	4604      	mov	r4, r0
 8001954:	4608      	mov	r0, r1
 8001956:	4611      	mov	r1, r2
 8001958:	461a      	mov	r2, r3
 800195a:	4623      	mov	r3, r4
 800195c:	80fb      	strh	r3, [r7, #6]
 800195e:	4603      	mov	r3, r0
 8001960:	80bb      	strh	r3, [r7, #4]
 8001962:	460b      	mov	r3, r1
 8001964:	807b      	strh	r3, [r7, #2]
 8001966:	4613      	mov	r3, r2
 8001968:	803b      	strh	r3, [r7, #0]
    double VR_IR, kKa;

    kKa = ((double)Ka) / 1024.0;
 800196a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 800196e:	4618      	mov	r0, r3
 8001970:	f7fe fdd4 	bl	800051c <__aeabi_i2d>
 8001974:	f04f 0200 	mov.w	r2, #0
 8001978:	4b2a      	ldr	r3, [pc, #168]	@ (8001a24 <mlx90632_preprocess_temp_object+0xd8>)
 800197a:	f7fe ff63 	bl	8000844 <__aeabi_ddiv>
 800197e:	4602      	mov	r2, r0
 8001980:	460b      	mov	r3, r1
 8001982:	e9c7 2304 	strd	r2, r3, [r7, #16]

    VR_IR = ambient_old_raw + kKa * (ambient_new_raw / (MLX90632_REF_3));
 8001986:	f9b7 3000 	ldrsh.w	r3, [r7]
 800198a:	4618      	mov	r0, r3
 800198c:	f7fe fdc6 	bl	800051c <__aeabi_i2d>
 8001990:	4604      	mov	r4, r0
 8001992:	460d      	mov	r5, r1
 8001994:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001998:	4618      	mov	r0, r3
 800199a:	f7fe fdbf 	bl	800051c <__aeabi_i2d>
 800199e:	f04f 0200 	mov.w	r2, #0
 80019a2:	4b21      	ldr	r3, [pc, #132]	@ (8001a28 <mlx90632_preprocess_temp_object+0xdc>)
 80019a4:	f7fe ff4e 	bl	8000844 <__aeabi_ddiv>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4610      	mov	r0, r2
 80019ae:	4619      	mov	r1, r3
 80019b0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80019b4:	f7fe fe1c 	bl	80005f0 <__aeabi_dmul>
 80019b8:	4602      	mov	r2, r0
 80019ba:	460b      	mov	r3, r1
 80019bc:	4620      	mov	r0, r4
 80019be:	4629      	mov	r1, r5
 80019c0:	f7fe fc60 	bl	8000284 <__adddf3>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	e9c7 2302 	strd	r2, r3, [r7, #8]
    return ((((object_new_raw + object_old_raw) / 2) / (MLX90632_REF_12)) / VR_IR) * 524288.0;
 80019cc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80019d0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019d4:	4413      	add	r3, r2
 80019d6:	0fda      	lsrs	r2, r3, #31
 80019d8:	4413      	add	r3, r2
 80019da:	105b      	asrs	r3, r3, #1
 80019dc:	4618      	mov	r0, r3
 80019de:	f7fe fd9d 	bl	800051c <__aeabi_i2d>
 80019e2:	f04f 0200 	mov.w	r2, #0
 80019e6:	4b10      	ldr	r3, [pc, #64]	@ (8001a28 <mlx90632_preprocess_temp_object+0xdc>)
 80019e8:	f7fe ff2c 	bl	8000844 <__aeabi_ddiv>
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	4610      	mov	r0, r2
 80019f2:	4619      	mov	r1, r3
 80019f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019f8:	f7fe ff24 	bl	8000844 <__aeabi_ddiv>
 80019fc:	4602      	mov	r2, r0
 80019fe:	460b      	mov	r3, r1
 8001a00:	4610      	mov	r0, r2
 8001a02:	4619      	mov	r1, r3
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	4b08      	ldr	r3, [pc, #32]	@ (8001a2c <mlx90632_preprocess_temp_object+0xe0>)
 8001a0a:	f7fe fdf1 	bl	80005f0 <__aeabi_dmul>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	ec43 2b17 	vmov	d7, r2, r3
}
 8001a16:	eeb0 0a47 	vmov.f32	s0, s14
 8001a1a:	eef0 0a67 	vmov.f32	s1, s15
 8001a1e:	3718      	adds	r7, #24
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bdb0      	pop	{r4, r5, r7, pc}
 8001a24:	40900000 	.word	0x40900000
 8001a28:	40280000 	.word	0x40280000
 8001a2c:	41200000 	.word	0x41200000

08001a30 <mlx90632_calc_temp_ambient>:

double mlx90632_calc_temp_ambient(int16_t ambient_new_raw, int16_t ambient_old_raw, int32_t P_T,
                                  int32_t P_R, int32_t P_G, int32_t P_O, int16_t Gb)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b090      	sub	sp, #64	@ 0x40
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60ba      	str	r2, [r7, #8]
 8001a38:	607b      	str	r3, [r7, #4]
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	81fb      	strh	r3, [r7, #14]
 8001a3e:	460b      	mov	r3, r1
 8001a40:	81bb      	strh	r3, [r7, #12]
    double Asub, Bsub, Ablock, Bblock, Cblock, AMB;

    AMB = mlx90632_preprocess_temp_ambient(ambient_new_raw, ambient_old_raw, Gb);
 8001a42:	f9b7 2050 	ldrsh.w	r2, [r7, #80]	@ 0x50
 8001a46:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001a4a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f7ff ff16 	bl	8001880 <mlx90632_preprocess_temp_ambient>
 8001a54:	ed87 0b0e 	vstr	d0, [r7, #56]	@ 0x38

    Asub = ((double)P_T) / (double)17592186044416.0;
 8001a58:	68b8      	ldr	r0, [r7, #8]
 8001a5a:	f7fe fd5f 	bl	800051c <__aeabi_i2d>
 8001a5e:	f04f 0200 	mov.w	r2, #0
 8001a62:	4b32      	ldr	r3, [pc, #200]	@ (8001b2c <mlx90632_calc_temp_ambient+0xfc>)
 8001a64:	f7fe feee 	bl	8000844 <__aeabi_ddiv>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    Bsub = (double)AMB - ((double)P_R / (double)256.0);
 8001a70:	6878      	ldr	r0, [r7, #4]
 8001a72:	f7fe fd53 	bl	800051c <__aeabi_i2d>
 8001a76:	f04f 0200 	mov.w	r2, #0
 8001a7a:	4b2d      	ldr	r3, [pc, #180]	@ (8001b30 <mlx90632_calc_temp_ambient+0x100>)
 8001a7c:	f7fe fee2 	bl	8000844 <__aeabi_ddiv>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
 8001a84:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001a88:	f7fe fbfa 	bl	8000280 <__aeabi_dsub>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    Ablock = Asub * (Bsub * Bsub);
 8001a94:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a98:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001a9c:	f7fe fda8 	bl	80005f0 <__aeabi_dmul>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	460b      	mov	r3, r1
 8001aa4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8001aa8:	f7fe fda2 	bl	80005f0 <__aeabi_dmul>
 8001aac:	4602      	mov	r2, r0
 8001aae:	460b      	mov	r3, r1
 8001ab0:	e9c7 2308 	strd	r2, r3, [r7, #32]
    Bblock = (Bsub / (double)P_G) * (double)1048576.0;
 8001ab4:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001ab6:	f7fe fd31 	bl	800051c <__aeabi_i2d>
 8001aba:	4602      	mov	r2, r0
 8001abc:	460b      	mov	r3, r1
 8001abe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001ac2:	f7fe febf 	bl	8000844 <__aeabi_ddiv>
 8001ac6:	4602      	mov	r2, r0
 8001ac8:	460b      	mov	r3, r1
 8001aca:	4610      	mov	r0, r2
 8001acc:	4619      	mov	r1, r3
 8001ace:	f04f 0200 	mov.w	r2, #0
 8001ad2:	4b18      	ldr	r3, [pc, #96]	@ (8001b34 <mlx90632_calc_temp_ambient+0x104>)
 8001ad4:	f7fe fd8c 	bl	80005f0 <__aeabi_dmul>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	460b      	mov	r3, r1
 8001adc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    Cblock = (double)P_O / (double)256.0;
 8001ae0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001ae2:	f7fe fd1b 	bl	800051c <__aeabi_i2d>
 8001ae6:	f04f 0200 	mov.w	r2, #0
 8001aea:	4b11      	ldr	r3, [pc, #68]	@ (8001b30 <mlx90632_calc_temp_ambient+0x100>)
 8001aec:	f7fe feaa 	bl	8000844 <__aeabi_ddiv>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	e9c7 2304 	strd	r2, r3, [r7, #16]

    return Bblock + Ablock + Cblock;
 8001af8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001afc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b00:	f7fe fbc0 	bl	8000284 <__adddf3>
 8001b04:	4602      	mov	r2, r0
 8001b06:	460b      	mov	r3, r1
 8001b08:	4610      	mov	r0, r2
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001b10:	f7fe fbb8 	bl	8000284 <__adddf3>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	ec43 2b17 	vmov	d7, r2, r3
}
 8001b1c:	eeb0 0a47 	vmov.f32	s0, s14
 8001b20:	eef0 0a67 	vmov.f32	s1, s15
 8001b24:	3740      	adds	r7, #64	@ 0x40
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	42b00000 	.word	0x42b00000
 8001b30:	40700000 	.word	0x40700000
 8001b34:	41300000 	.word	0x41300000

08001b38 <mlx90632_calc_temp_object_iteration>:
 * @return Calculated object temperature for current iteration in milliCelsius
 */
STATIC double mlx90632_calc_temp_object_iteration(double prev_object_temp, int32_t object, double TAdut,
                                                  int32_t Ga, int32_t Fa, int32_t Fb, int16_t Ha, int16_t Hb,
                                                  double emissivity)
{
 8001b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b3c:	b09c      	sub	sp, #112	@ 0x70
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	ed87 0b08 	vstr	d0, [r7, #32]
 8001b44:	61f8      	str	r0, [r7, #28]
 8001b46:	ed87 1b04 	vstr	d1, [r7, #16]
 8001b4a:	61b9      	str	r1, [r7, #24]
 8001b4c:	60fa      	str	r2, [r7, #12]
 8001b4e:	60bb      	str	r3, [r7, #8]
 8001b50:	ed87 2b00 	vstr	d2, [r7]
    // temp variables
    double KsTAtmp, Alpha_corr;
    double Ha_customer, Hb_customer;


    Ha_customer = Ha / ((double)16384.0);
 8001b54:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7fe fcdf 	bl	800051c <__aeabi_i2d>
 8001b5e:	f04f 0200 	mov.w	r2, #0
 8001b62:	4b95      	ldr	r3, [pc, #596]	@ (8001db8 <mlx90632_calc_temp_object_iteration+0x280>)
 8001b64:	f7fe fe6e 	bl	8000844 <__aeabi_ddiv>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
    Hb_customer = Hb / ((double)1024.0);
 8001b70:	f9b7 3094 	ldrsh.w	r3, [r7, #148]	@ 0x94
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7fe fcd1 	bl	800051c <__aeabi_i2d>
 8001b7a:	f04f 0200 	mov.w	r2, #0
 8001b7e:	4b8f      	ldr	r3, [pc, #572]	@ (8001dbc <mlx90632_calc_temp_object_iteration+0x284>)
 8001b80:	f7fe fe60 	bl	8000844 <__aeabi_ddiv>
 8001b84:	4602      	mov	r2, r0
 8001b86:	460b      	mov	r3, r1
 8001b88:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
    calcedGa = ((double)Ga * (prev_object_temp - 25)) / ((double)68719476736.0);
 8001b8c:	69b8      	ldr	r0, [r7, #24]
 8001b8e:	f7fe fcc5 	bl	800051c <__aeabi_i2d>
 8001b92:	4682      	mov	sl, r0
 8001b94:	468b      	mov	fp, r1
 8001b96:	f04f 0200 	mov.w	r2, #0
 8001b9a:	4b89      	ldr	r3, [pc, #548]	@ (8001dc0 <mlx90632_calc_temp_object_iteration+0x288>)
 8001b9c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ba0:	f7fe fb6e 	bl	8000280 <__aeabi_dsub>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	460b      	mov	r3, r1
 8001ba8:	4650      	mov	r0, sl
 8001baa:	4659      	mov	r1, fp
 8001bac:	f7fe fd20 	bl	80005f0 <__aeabi_dmul>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	4610      	mov	r0, r2
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	f04f 0200 	mov.w	r2, #0
 8001bbc:	4b81      	ldr	r3, [pc, #516]	@ (8001dc4 <mlx90632_calc_temp_object_iteration+0x28c>)
 8001bbe:	f7fe fe41 	bl	8000844 <__aeabi_ddiv>
 8001bc2:	4602      	mov	r2, r0
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
    KsTAtmp = (double)Fb * (TAdut - 25);
 8001bca:	68b8      	ldr	r0, [r7, #8]
 8001bcc:	f7fe fca6 	bl	800051c <__aeabi_i2d>
 8001bd0:	4682      	mov	sl, r0
 8001bd2:	468b      	mov	fp, r1
 8001bd4:	f04f 0200 	mov.w	r2, #0
 8001bd8:	4b79      	ldr	r3, [pc, #484]	@ (8001dc0 <mlx90632_calc_temp_object_iteration+0x288>)
 8001bda:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001bde:	f7fe fb4f 	bl	8000280 <__aeabi_dsub>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4650      	mov	r0, sl
 8001be8:	4659      	mov	r1, fp
 8001bea:	f7fe fd01 	bl	80005f0 <__aeabi_dmul>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
    calcedGb = KsTAtmp / ((double)68719476736.0);
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	4b72      	ldr	r3, [pc, #456]	@ (8001dc4 <mlx90632_calc_temp_object_iteration+0x28c>)
 8001bfc:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 8001c00:	f7fe fe20 	bl	8000844 <__aeabi_ddiv>
 8001c04:	4602      	mov	r2, r0
 8001c06:	460b      	mov	r3, r1
 8001c08:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48
    Alpha_corr = (((double)(Fa * POW10)) * Ha_customer * (double)(1 + calcedGa + calcedGb)) /
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	17da      	asrs	r2, r3, #31
 8001c10:	4698      	mov	r8, r3
 8001c12:	4691      	mov	r9, r2
 8001c14:	4b6c      	ldr	r3, [pc, #432]	@ (8001dc8 <mlx90632_calc_temp_object_iteration+0x290>)
 8001c16:	fb03 f209 	mul.w	r2, r3, r9
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	fb03 f308 	mul.w	r3, r3, r8
 8001c20:	4413      	add	r3, r2
 8001c22:	4a69      	ldr	r2, [pc, #420]	@ (8001dc8 <mlx90632_calc_temp_object_iteration+0x290>)
 8001c24:	fba8 4502 	umull	r4, r5, r8, r2
 8001c28:	442b      	add	r3, r5
 8001c2a:	461d      	mov	r5, r3
 8001c2c:	4620      	mov	r0, r4
 8001c2e:	4629      	mov	r1, r5
 8001c30:	f7fe fcb0 	bl	8000594 <__aeabi_l2d>
 8001c34:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8001c38:	f7fe fcda 	bl	80005f0 <__aeabi_dmul>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4614      	mov	r4, r2
 8001c42:	461d      	mov	r5, r3
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	4b60      	ldr	r3, [pc, #384]	@ (8001dcc <mlx90632_calc_temp_object_iteration+0x294>)
 8001c4a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8001c4e:	f7fe fb19 	bl	8000284 <__adddf3>
 8001c52:	4602      	mov	r2, r0
 8001c54:	460b      	mov	r3, r1
 8001c56:	4610      	mov	r0, r2
 8001c58:	4619      	mov	r1, r3
 8001c5a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001c5e:	f7fe fb11 	bl	8000284 <__adddf3>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	4620      	mov	r0, r4
 8001c68:	4629      	mov	r1, r5
 8001c6a:	f7fe fcc1 	bl	80005f0 <__aeabi_dmul>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	460b      	mov	r3, r1
 8001c72:	4610      	mov	r0, r2
 8001c74:	4619      	mov	r1, r3
 8001c76:	f04f 0200 	mov.w	r2, #0
 8001c7a:	4b55      	ldr	r3, [pc, #340]	@ (8001dd0 <mlx90632_calc_temp_object_iteration+0x298>)
 8001c7c:	f7fe fde2 	bl	8000844 <__aeabi_ddiv>
 8001c80:	4602      	mov	r2, r0
 8001c82:	460b      	mov	r3, r1
 8001c84:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
                 ((double)70368744177664.0);
    calcedFa = object / (emissivity * (Alpha_corr / POW10));
 8001c88:	69f8      	ldr	r0, [r7, #28]
 8001c8a:	f7fe fc47 	bl	800051c <__aeabi_i2d>
 8001c8e:	4604      	mov	r4, r0
 8001c90:	460d      	mov	r5, r1
 8001c92:	a345      	add	r3, pc, #276	@ (adr r3, 8001da8 <mlx90632_calc_temp_object_iteration+0x270>)
 8001c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c98:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8001c9c:	f7fe fdd2 	bl	8000844 <__aeabi_ddiv>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	460b      	mov	r3, r1
 8001ca4:	4610      	mov	r0, r2
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001cac:	f7fe fca0 	bl	80005f0 <__aeabi_dmul>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	4629      	mov	r1, r5
 8001cb8:	f7fe fdc4 	bl	8000844 <__aeabi_ddiv>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    TAdut4 = (TAdut + 273.15) * (TAdut + 273.15) * (TAdut + 273.15) * (TAdut + 273.15);
 8001cc4:	a33a      	add	r3, pc, #232	@ (adr r3, 8001db0 <mlx90632_calc_temp_object_iteration+0x278>)
 8001cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001cce:	f7fe fad9 	bl	8000284 <__adddf3>
 8001cd2:	4602      	mov	r2, r0
 8001cd4:	460b      	mov	r3, r1
 8001cd6:	4614      	mov	r4, r2
 8001cd8:	461d      	mov	r5, r3
 8001cda:	a335      	add	r3, pc, #212	@ (adr r3, 8001db0 <mlx90632_calc_temp_object_iteration+0x278>)
 8001cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ce4:	f7fe face 	bl	8000284 <__adddf3>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	460b      	mov	r3, r1
 8001cec:	4620      	mov	r0, r4
 8001cee:	4629      	mov	r1, r5
 8001cf0:	f7fe fc7e 	bl	80005f0 <__aeabi_dmul>
 8001cf4:	4602      	mov	r2, r0
 8001cf6:	460b      	mov	r3, r1
 8001cf8:	4614      	mov	r4, r2
 8001cfa:	461d      	mov	r5, r3
 8001cfc:	a32c      	add	r3, pc, #176	@ (adr r3, 8001db0 <mlx90632_calc_temp_object_iteration+0x278>)
 8001cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d02:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d06:	f7fe fabd 	bl	8000284 <__adddf3>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	460b      	mov	r3, r1
 8001d0e:	4620      	mov	r0, r4
 8001d10:	4629      	mov	r1, r5
 8001d12:	f7fe fc6d 	bl	80005f0 <__aeabi_dmul>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4614      	mov	r4, r2
 8001d1c:	461d      	mov	r5, r3
 8001d1e:	a324      	add	r3, pc, #144	@ (adr r3, 8001db0 <mlx90632_calc_temp_object_iteration+0x278>)
 8001d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d24:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001d28:	f7fe faac 	bl	8000284 <__adddf3>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	460b      	mov	r3, r1
 8001d30:	4620      	mov	r0, r4
 8001d32:	4629      	mov	r1, r5
 8001d34:	f7fe fc5c 	bl	80005f0 <__aeabi_dmul>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	460b      	mov	r3, r1
 8001d3c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30

    first_sqrt = sqrt(calcedFa + TAdut4);
 8001d40:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8001d44:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8001d48:	f7fe fa9c 	bl	8000284 <__adddf3>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	ec43 2b17 	vmov	d7, r2, r3
 8001d54:	eeb0 0a47 	vmov.f32	s0, s14
 8001d58:	eef0 0a67 	vmov.f32	s1, s15
 8001d5c:	f006 fbee 	bl	800853c <sqrt>
 8001d60:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28

    return sqrt(first_sqrt) - 273.15 - Hb_customer;
 8001d64:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8001d68:	f006 fbe8 	bl	800853c <sqrt>
 8001d6c:	ec51 0b10 	vmov	r0, r1, d0
 8001d70:	a30f      	add	r3, pc, #60	@ (adr r3, 8001db0 <mlx90632_calc_temp_object_iteration+0x278>)
 8001d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d76:	f7fe fa83 	bl	8000280 <__aeabi_dsub>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4610      	mov	r0, r2
 8001d80:	4619      	mov	r1, r3
 8001d82:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8001d86:	f7fe fa7b 	bl	8000280 <__aeabi_dsub>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001d92:	eeb0 0a47 	vmov.f32	s0, s14
 8001d96:	eef0 0a67 	vmov.f32	s1, s15
 8001d9a:	3770      	adds	r7, #112	@ 0x70
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001da2:	bf00      	nop
 8001da4:	f3af 8000 	nop.w
 8001da8:	20000000 	.word	0x20000000
 8001dac:	4202a05f 	.word	0x4202a05f
 8001db0:	66666666 	.word	0x66666666
 8001db4:	40711266 	.word	0x40711266
 8001db8:	40d00000 	.word	0x40d00000
 8001dbc:	40900000 	.word	0x40900000
 8001dc0:	40390000 	.word	0x40390000
 8001dc4:	42300000 	.word	0x42300000
 8001dc8:	540be400 	.word	0x540be400
 8001dcc:	3ff00000 	.word	0x3ff00000
 8001dd0:	42d00000 	.word	0x42d00000

08001dd4 <mlx90632_set_emissivity>:
    return sqrt(first_sqrt) - 273.15 - Hb_customer;
}

static double emissivity = 0.0;
void mlx90632_set_emissivity(double value)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	ed87 0b00 	vstr	d0, [r7]
    emissivity = value;
 8001dde:	4905      	ldr	r1, [pc, #20]	@ (8001df4 <mlx90632_set_emissivity+0x20>)
 8001de0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001de4:	e9c1 2300 	strd	r2, r3, [r1]
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	20000120 	.word	0x20000120

08001df8 <mlx90632_get_emissivity>:

double mlx90632_get_emissivity(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
    if (emissivity == 0.0)
 8001dfc:	4b0c      	ldr	r3, [pc, #48]	@ (8001e30 <mlx90632_get_emissivity+0x38>)
 8001dfe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001e02:	f04f 0200 	mov.w	r2, #0
 8001e06:	f04f 0300 	mov.w	r3, #0
 8001e0a:	f7fe fe59 	bl	8000ac0 <__aeabi_dcmpeq>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d003      	beq.n	8001e1c <mlx90632_get_emissivity+0x24>
    {
        return 1.0;
 8001e14:	f04f 0200 	mov.w	r2, #0
 8001e18:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <mlx90632_get_emissivity+0x3c>)
 8001e1a:	e002      	b.n	8001e22 <mlx90632_get_emissivity+0x2a>
    }
    else
    {
        return emissivity;
 8001e1c:	4b04      	ldr	r3, [pc, #16]	@ (8001e30 <mlx90632_get_emissivity+0x38>)
 8001e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
    }
}
 8001e22:	ec43 2b17 	vmov	d7, r2, r3
 8001e26:	eeb0 0a47 	vmov.f32	s0, s14
 8001e2a:	eef0 0a67 	vmov.f32	s1, s15
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	20000120 	.word	0x20000120
 8001e34:	3ff00000 	.word	0x3ff00000

08001e38 <mlx90632_calc_temp_object>:

double mlx90632_calc_temp_object(int32_t object, int32_t ambient,
                                 int32_t Ea, int32_t Eb, int32_t Ga, int32_t Fa, int32_t Fb,
                                 int16_t Ha, int16_t Hb)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b092      	sub	sp, #72	@ 0x48
 8001e3c:	af02      	add	r7, sp, #8
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
 8001e44:	603b      	str	r3, [r7, #0]
    double kEa, kEb, TAdut;
    double temp = 25.0;
 8001e46:	f04f 0200 	mov.w	r2, #0
 8001e4a:	4b34      	ldr	r3, [pc, #208]	@ (8001f1c <mlx90632_calc_temp_object+0xe4>)
 8001e4c:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double tmp_emi = mlx90632_get_emissivity();
 8001e50:	f7ff ffd2 	bl	8001df8 <mlx90632_get_emissivity>
 8001e54:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28
    int8_t i;

    kEa = ((double)Ea) / ((double)65536.0);
 8001e58:	6878      	ldr	r0, [r7, #4]
 8001e5a:	f7fe fb5f 	bl	800051c <__aeabi_i2d>
 8001e5e:	f04f 0200 	mov.w	r2, #0
 8001e62:	4b2f      	ldr	r3, [pc, #188]	@ (8001f20 <mlx90632_calc_temp_object+0xe8>)
 8001e64:	f7fe fcee 	bl	8000844 <__aeabi_ddiv>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	460b      	mov	r3, r1
 8001e6c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    kEb = ((double)Eb) / ((double)256.0);
 8001e70:	6838      	ldr	r0, [r7, #0]
 8001e72:	f7fe fb53 	bl	800051c <__aeabi_i2d>
 8001e76:	f04f 0200 	mov.w	r2, #0
 8001e7a:	4b2a      	ldr	r3, [pc, #168]	@ (8001f24 <mlx90632_calc_temp_object+0xec>)
 8001e7c:	f7fe fce2 	bl	8000844 <__aeabi_ddiv>
 8001e80:	4602      	mov	r2, r0
 8001e82:	460b      	mov	r3, r1
 8001e84:	e9c7 2306 	strd	r2, r3, [r7, #24]
    TAdut = (((double)ambient) - kEb) / kEa + 25;
 8001e88:	68b8      	ldr	r0, [r7, #8]
 8001e8a:	f7fe fb47 	bl	800051c <__aeabi_i2d>
 8001e8e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e92:	f7fe f9f5 	bl	8000280 <__aeabi_dsub>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	4610      	mov	r0, r2
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001ea2:	f7fe fccf 	bl	8000844 <__aeabi_ddiv>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	460b      	mov	r3, r1
 8001eaa:	4610      	mov	r0, r2
 8001eac:	4619      	mov	r1, r3
 8001eae:	f04f 0200 	mov.w	r2, #0
 8001eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8001f1c <mlx90632_calc_temp_object+0xe4>)
 8001eb4:	f7fe f9e6 	bl	8000284 <__adddf3>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	e9c7 2304 	strd	r2, r3, [r7, #16]

    //iterate through calculations
    for (i = 0; i < 5; ++i)
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001ec6:	e019      	b.n	8001efc <mlx90632_calc_temp_object+0xc4>
    {
        temp = mlx90632_calc_temp_object_iteration(temp, object, TAdut, Ga, Fa, Fb, Ha, Hb, tmp_emi);
 8001ec8:	f9b7 3058 	ldrsh.w	r3, [r7, #88]	@ 0x58
 8001ecc:	9301      	str	r3, [sp, #4]
 8001ece:	f9b7 3054 	ldrsh.w	r3, [r7, #84]	@ 0x54
 8001ed2:	9300      	str	r3, [sp, #0]
 8001ed4:	ed97 2b0a 	vldr	d2, [r7, #40]	@ 0x28
 8001ed8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001eda:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001edc:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8001ede:	ed97 1b04 	vldr	d1, [r7, #16]
 8001ee2:	68f8      	ldr	r0, [r7, #12]
 8001ee4:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8001ee8:	f7ff fe26 	bl	8001b38 <mlx90632_calc_temp_object_iteration>
 8001eec:	ed87 0b0e 	vstr	d0, [r7, #56]	@ 0x38
    for (i = 0; i < 5; ++i)
 8001ef0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001efc:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 8001f00:	2b04      	cmp	r3, #4
 8001f02:	dde1      	ble.n	8001ec8 <mlx90632_calc_temp_object+0x90>
    }
    return temp;
 8001f04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8001f08:	ec43 2b17 	vmov	d7, r2, r3
}
 8001f0c:	eeb0 0a47 	vmov.f32	s0, s14
 8001f10:	eef0 0a67 	vmov.f32	s1, s15
 8001f14:	3740      	adds	r7, #64	@ 0x40
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40390000 	.word	0x40390000
 8001f20:	40f00000 	.word	0x40f00000
 8001f24:	40700000 	.word	0x40700000

08001f28 <mlx90632_init>:
    }
    return temp;
}

int32_t mlx90632_init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b082      	sub	sp, #8
 8001f2c:	af00      	add	r7, sp, #0
    int32_t ret;
    uint16_t eeprom_version, reg_status;

    ret = mlx90632_i2c_read(MLX90632_EE_VERSION, &eeprom_version);
 8001f2e:	1cbb      	adds	r3, r7, #2
 8001f30:	4619      	mov	r1, r3
 8001f32:	f242 400b 	movw	r0, #9227	@ 0x240b
 8001f36:	f7fe fff1 	bl	8000f1c <mlx90632_i2c_read>
 8001f3a:	6078      	str	r0, [r7, #4]
    if (ret < 0)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	da01      	bge.n	8001f46 <mlx90632_init+0x1e>
    {
        return ret;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	e02a      	b.n	8001f9c <mlx90632_init+0x74>
    }

    if ((eeprom_version & 0x00FF) != MLX90632_DSPv5)
 8001f46:	887b      	ldrh	r3, [r7, #2]
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b05      	cmp	r3, #5
 8001f4c:	d002      	beq.n	8001f54 <mlx90632_init+0x2c>
    {
        // this here can fail because of big/little endian of cpu/i2c
        return -EPROTONOSUPPORT;
 8001f4e:	f06f 037a 	mvn.w	r3, #122	@ 0x7a
 8001f52:	e023      	b.n	8001f9c <mlx90632_init+0x74>
    }

    ret = mlx90632_i2c_read(MLX90632_REG_STATUS, &reg_status);
 8001f54:	463b      	mov	r3, r7
 8001f56:	4619      	mov	r1, r3
 8001f58:	f643 70ff 	movw	r0, #16383	@ 0x3fff
 8001f5c:	f7fe ffde 	bl	8000f1c <mlx90632_i2c_read>
 8001f60:	6078      	str	r0, [r7, #4]
    if (ret < 0)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	da01      	bge.n	8001f6c <mlx90632_init+0x44>
        return ret;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	e017      	b.n	8001f9c <mlx90632_init+0x74>

    // Prepare a clean start with setting NEW_DATA to 0
    ret = mlx90632_i2c_write(MLX90632_REG_STATUS, reg_status & ~(MLX90632_STAT_DATA_RDY));
 8001f6c:	883b      	ldrh	r3, [r7, #0]
 8001f6e:	f023 0301 	bic.w	r3, r3, #1
 8001f72:	b29b      	uxth	r3, r3
 8001f74:	4619      	mov	r1, r3
 8001f76:	f643 70ff 	movw	r0, #16383	@ 0x3fff
 8001f7a:	f7ff f821 	bl	8000fc0 <mlx90632_i2c_write>
 8001f7e:	6078      	str	r0, [r7, #4]
    if (ret < 0)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	da01      	bge.n	8001f8a <mlx90632_init+0x62>
        return ret;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	e008      	b.n	8001f9c <mlx90632_init+0x74>

    if ((eeprom_version & 0x7F00) == MLX90632_XTD_RNG_KEY)
 8001f8a:	887b      	ldrh	r3, [r7, #2]
 8001f8c:	f403 43fe 	and.w	r3, r3, #32512	@ 0x7f00
 8001f90:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8001f94:	d101      	bne.n	8001f9a <mlx90632_init+0x72>
    {
        return ERANGE;
 8001f96:	2322      	movs	r3, #34	@ 0x22
 8001f98:	e000      	b.n	8001f9c <mlx90632_init+0x74>
    }

    return 0;
 8001f9a:	2300      	movs	r3, #0
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	3708      	adds	r7, #8
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001faa:	4b0c      	ldr	r3, [pc, #48]	@ (8001fdc <HAL_MspInit+0x38>)
 8001fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fb0:	4a0a      	ldr	r2, [pc, #40]	@ (8001fdc <HAL_MspInit+0x38>)
 8001fb2:	f043 0304 	orr.w	r3, r3, #4
 8001fb6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001fba:	4b08      	ldr	r3, [pc, #32]	@ (8001fdc <HAL_MspInit+0x38>)
 8001fbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fc0:	f003 0304 	and.w	r3, r3, #4
 8001fc4:	607b      	str	r3, [r7, #4]
 8001fc6:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001fc8:	f001 ff06 	bl	8003dd8 <HAL_PWREx_EnableVddIO2>

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 8001fcc:	2004      	movs	r0, #4
 8001fce:	f000 fc8c 	bl	80028ea <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fd2:	bf00      	nop
 8001fd4:	3708      	adds	r7, #8
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	46020c00 	.word	0x46020c00

08001fe0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b0ba      	sub	sp, #232	@ 0xe8
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fe8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001fec:	2200      	movs	r2, #0
 8001fee:	601a      	str	r2, [r3, #0]
 8001ff0:	605a      	str	r2, [r3, #4]
 8001ff2:	609a      	str	r2, [r3, #8]
 8001ff4:	60da      	str	r2, [r3, #12]
 8001ff6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ff8:	f107 0310 	add.w	r3, r7, #16
 8001ffc:	22c0      	movs	r2, #192	@ 0xc0
 8001ffe:	2100      	movs	r1, #0
 8002000:	4618      	mov	r0, r3
 8002002:	f006 fa68 	bl	80084d6 <memset>
  if(hi2c->Instance==I2C1)
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a26      	ldr	r2, [pc, #152]	@ (80020a4 <HAL_I2C_MspInit+0xc4>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d145      	bne.n	800209c <HAL_I2C_MspInit+0xbc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002010:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8002014:	f04f 0300 	mov.w	r3, #0
 8002018:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800201c:	2300      	movs	r3, #0
 800201e:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002020:	f107 0310 	add.w	r3, r7, #16
 8002024:	4618      	mov	r0, r3
 8002026:	f003 f9a3 	bl	8005370 <HAL_RCCEx_PeriphCLKConfig>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8002030:	f7ff faaa 	bl	8001588 <Error_Handler>
    }

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002034:	4b1c      	ldr	r3, [pc, #112]	@ (80020a8 <HAL_I2C_MspInit+0xc8>)
 8002036:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800203a:	4a1b      	ldr	r2, [pc, #108]	@ (80020a8 <HAL_I2C_MspInit+0xc8>)
 800203c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002040:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002044:	4b18      	ldr	r3, [pc, #96]	@ (80020a8 <HAL_I2C_MspInit+0xc8>)
 8002046:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800204a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800204e:	60fb      	str	r3, [r7, #12]
 8002050:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PG13     ------> I2C1_SDA
    PG14     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002052:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002056:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800205a:	2312      	movs	r3, #18
 800205c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002060:	2300      	movs	r3, #0
 8002062:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002066:	2300      	movs	r3, #0
 8002068:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800206c:	2304      	movs	r3, #4
 800206e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002072:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002076:	4619      	mov	r1, r3
 8002078:	480c      	ldr	r0, [pc, #48]	@ (80020ac <HAL_I2C_MspInit+0xcc>)
 800207a:	f000 fda5 	bl	8002bc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800207e:	4b0a      	ldr	r3, [pc, #40]	@ (80020a8 <HAL_I2C_MspInit+0xc8>)
 8002080:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002084:	4a08      	ldr	r2, [pc, #32]	@ (80020a8 <HAL_I2C_MspInit+0xc8>)
 8002086:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800208a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800208e:	4b06      	ldr	r3, [pc, #24]	@ (80020a8 <HAL_I2C_MspInit+0xc8>)
 8002090:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002094:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002098:	60bb      	str	r3, [r7, #8]
 800209a:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800209c:	bf00      	nop
 800209e:	37e8      	adds	r7, #232	@ 0xe8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	40005400 	.word	0x40005400
 80020a8:	46020c00 	.word	0x46020c00
 80020ac:	42021800 	.word	0x42021800

080020b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020b4:	bf00      	nop
 80020b6:	e7fd      	b.n	80020b4 <NMI_Handler+0x4>

080020b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <HardFault_Handler+0x4>

080020c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <MemManage_Handler+0x4>

080020c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <BusFault_Handler+0x4>

080020d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <UsageFault_Handler+0x4>

080020d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020e6:	b480      	push	{r7}
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020f8:	bf00      	nop
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr

08002102 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002102:	b580      	push	{r7, lr}
 8002104:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002106:	f000 faff 	bl	8002708 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800210a:	bf00      	nop
 800210c:	bd80      	pop	{r7, pc}

0800210e <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8002112:	2000      	movs	r0, #0
 8002114:	f000 f96c 	bl	80023f0 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8002118:	bf00      	nop
 800211a:	bd80      	pop	{r7, pc}

0800211c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002120:	4b18      	ldr	r3, [pc, #96]	@ (8002184 <SystemInit+0x68>)
 8002122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002126:	4a17      	ldr	r2, [pc, #92]	@ (8002184 <SystemInit+0x68>)
 8002128:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800212c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8002130:	4b15      	ldr	r3, [pc, #84]	@ (8002188 <SystemInit+0x6c>)
 8002132:	2201      	movs	r2, #1
 8002134:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002136:	4b14      	ldr	r3, [pc, #80]	@ (8002188 <SystemInit+0x6c>)
 8002138:	2200      	movs	r2, #0
 800213a:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 800213c:	4b12      	ldr	r3, [pc, #72]	@ (8002188 <SystemInit+0x6c>)
 800213e:	2200      	movs	r2, #0
 8002140:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8002142:	4b11      	ldr	r3, [pc, #68]	@ (8002188 <SystemInit+0x6c>)
 8002144:	2200      	movs	r2, #0
 8002146:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 8002148:	4b0f      	ldr	r3, [pc, #60]	@ (8002188 <SystemInit+0x6c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a0e      	ldr	r2, [pc, #56]	@ (8002188 <SystemInit+0x6c>)
 800214e:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8002152:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8002156:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 8002158:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <SystemInit+0x6c>)
 800215a:	2200      	movs	r2, #0
 800215c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800215e:	4b0a      	ldr	r3, [pc, #40]	@ (8002188 <SystemInit+0x6c>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a09      	ldr	r2, [pc, #36]	@ (8002188 <SystemInit+0x6c>)
 8002164:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002168:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800216a:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <SystemInit+0x6c>)
 800216c:	2200      	movs	r2, #0
 800216e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002170:	4b04      	ldr	r3, [pc, #16]	@ (8002184 <SystemInit+0x68>)
 8002172:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002176:	609a      	str	r2, [r3, #8]
  #endif
}
 8002178:	bf00      	nop
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr
 8002182:	bf00      	nop
 8002184:	e000ed00 	.word	0xe000ed00
 8002188:	46020c00 	.word	0x46020c00

0800218c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 800218c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80021c4 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002190:	f7ff ffc4 	bl	800211c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002194:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002196:	e003      	b.n	80021a0 <LoopCopyDataInit>

08002198 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002198:	4b0b      	ldr	r3, [pc, #44]	@ (80021c8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800219a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800219c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800219e:	3104      	adds	r1, #4

080021a0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80021a0:	480a      	ldr	r0, [pc, #40]	@ (80021cc <LoopForever+0xa>)
	ldr	r3, =_edata
 80021a2:	4b0b      	ldr	r3, [pc, #44]	@ (80021d0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80021a4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80021a6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80021a8:	d3f6      	bcc.n	8002198 <CopyDataInit>
	ldr	r2, =_sbss
 80021aa:	4a0a      	ldr	r2, [pc, #40]	@ (80021d4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80021ac:	e002      	b.n	80021b4 <LoopFillZerobss>

080021ae <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80021ae:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80021b0:	f842 3b04 	str.w	r3, [r2], #4

080021b4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80021b4:	4b08      	ldr	r3, [pc, #32]	@ (80021d8 <LoopForever+0x16>)
	cmp	r2, r3
 80021b6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80021b8:	d3f9      	bcc.n	80021ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021ba:	f006 f99b 	bl	80084f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021be:	f7fe ffd3 	bl	8001168 <main>

080021c2 <LoopForever>:

LoopForever:
    b LoopForever
 80021c2:	e7fe      	b.n	80021c2 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80021c4:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 80021c8:	08008880 	.word	0x08008880
	ldr	r0, =_sdata
 80021cc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80021d0:	20000078 	.word	0x20000078
	ldr	r2, =_sbss
 80021d4:	20000078 	.word	0x20000078
	ldr	r3, = _ebss
 80021d8:	20000304 	.word	0x20000304

080021dc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80021dc:	e7fe      	b.n	80021dc <ADC1_IRQHandler>
	...

080021e0 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b08e      	sub	sp, #56	@ 0x38
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	4603      	mov	r3, r0
 80021e8:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80021ea:	2300      	movs	r3, #0
 80021ec:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
 80021ee:	2300      	movs	r3, #0
 80021f0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 80021f2:	79fb      	ldrb	r3, [r7, #7]
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d009      	beq.n	800220c <BSP_LED_Init+0x2c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
 80021f8:	79fb      	ldrb	r3, [r7, #7]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d006      	beq.n	800220c <BSP_LED_Init+0x2c>
 80021fe:	79fb      	ldrb	r3, [r7, #7]
 8002200:	2b02      	cmp	r3, #2
 8002202:	d003      	beq.n	800220c <BSP_LED_Init+0x2c>
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8002204:	f06f 0301 	mvn.w	r3, #1
 8002208:	637b      	str	r3, [r7, #52]	@ 0x34
 800220a:	e06e      	b.n	80022ea <BSP_LED_Init+0x10a>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 800220c:	79fb      	ldrb	r3, [r7, #7]
 800220e:	2b01      	cmp	r3, #1
 8002210:	d10f      	bne.n	8002232 <BSP_LED_Init+0x52>
    {
      LED2_GPIO_CLK_ENABLE();
 8002212:	4b38      	ldr	r3, [pc, #224]	@ (80022f4 <BSP_LED_Init+0x114>)
 8002214:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002218:	4a36      	ldr	r2, [pc, #216]	@ (80022f4 <BSP_LED_Init+0x114>)
 800221a:	f043 0302 	orr.w	r3, r3, #2
 800221e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002222:	4b34      	ldr	r3, [pc, #208]	@ (80022f4 <BSP_LED_Init+0x114>)
 8002224:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	61bb      	str	r3, [r7, #24]
 800222e:	69bb      	ldr	r3, [r7, #24]
 8002230:	e046      	b.n	80022c0 <BSP_LED_Init+0xe0>
    }
#if defined (USE_NUCLEO_144)
    else if (Led == LED1)
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d10f      	bne.n	8002258 <BSP_LED_Init+0x78>
    {
      LED1_GPIO_CLK_ENABLE();
 8002238:	4b2e      	ldr	r3, [pc, #184]	@ (80022f4 <BSP_LED_Init+0x114>)
 800223a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800223e:	4a2d      	ldr	r2, [pc, #180]	@ (80022f4 <BSP_LED_Init+0x114>)
 8002240:	f043 0304 	orr.w	r3, r3, #4
 8002244:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002248:	4b2a      	ldr	r3, [pc, #168]	@ (80022f4 <BSP_LED_Init+0x114>)
 800224a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800224e:	f003 0304 	and.w	r3, r3, #4
 8002252:	617b      	str	r3, [r7, #20]
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	e033      	b.n	80022c0 <BSP_LED_Init+0xe0>
    }
    else /* Led == Led3 */
    {
      /* Enable VddIO2 for Led3 */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002258:	4b26      	ldr	r3, [pc, #152]	@ (80022f4 <BSP_LED_Init+0x114>)
 800225a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800225e:	f003 0304 	and.w	r3, r3, #4
 8002262:	2b00      	cmp	r3, #0
 8002264:	d110      	bne.n	8002288 <BSP_LED_Init+0xa8>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002266:	4b23      	ldr	r3, [pc, #140]	@ (80022f4 <BSP_LED_Init+0x114>)
 8002268:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800226c:	4a21      	ldr	r2, [pc, #132]	@ (80022f4 <BSP_LED_Init+0x114>)
 800226e:	f043 0304 	orr.w	r3, r3, #4
 8002272:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002276:	4b1f      	ldr	r3, [pc, #124]	@ (80022f4 <BSP_LED_Init+0x114>)
 8002278:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800227c:	f003 0304 	and.w	r3, r3, #4
 8002280:	613b      	str	r3, [r7, #16]
 8002282:	693b      	ldr	r3, [r7, #16]
        pwrenabled = 1U;
 8002284:	2301      	movs	r3, #1
 8002286:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      HAL_PWREx_EnableVddIO2();
 8002288:	f001 fda6 	bl	8003dd8 <HAL_PWREx_EnableVddIO2>

      if (pwrenabled == 1U)
 800228c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800228e:	2b01      	cmp	r3, #1
 8002290:	d107      	bne.n	80022a2 <BSP_LED_Init+0xc2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002292:	4b18      	ldr	r3, [pc, #96]	@ (80022f4 <BSP_LED_Init+0x114>)
 8002294:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002298:	4a16      	ldr	r2, [pc, #88]	@ (80022f4 <BSP_LED_Init+0x114>)
 800229a:	f023 0304 	bic.w	r3, r3, #4
 800229e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      LED3_GPIO_CLK_ENABLE();
 80022a2:	4b14      	ldr	r3, [pc, #80]	@ (80022f4 <BSP_LED_Init+0x114>)
 80022a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022a8:	4a12      	ldr	r2, [pc, #72]	@ (80022f4 <BSP_LED_Init+0x114>)
 80022aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022ae:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80022b2:	4b10      	ldr	r3, [pc, #64]	@ (80022f4 <BSP_LED_Init+0x114>)
 80022b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80022b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022bc:	60fb      	str	r3, [r7, #12]
 80022be:	68fb      	ldr	r3, [r7, #12]
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	4a0d      	ldr	r2, [pc, #52]	@ (80022f8 <BSP_LED_Init+0x118>)
 80022c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022c8:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80022ca:	2301      	movs	r3, #1
 80022cc:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80022ce:	2300      	movs	r3, #0
 80022d0:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d2:	2303      	movs	r3, #3
 80022d4:	62bb      	str	r3, [r7, #40]	@ 0x28

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80022d6:	79fb      	ldrb	r3, [r7, #7]
 80022d8:	4a08      	ldr	r2, [pc, #32]	@ (80022fc <BSP_LED_Init+0x11c>)
 80022da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022de:	f107 021c 	add.w	r2, r7, #28
 80022e2:	4611      	mov	r1, r2
 80022e4:	4618      	mov	r0, r3
 80022e6:	f000 fc6f 	bl	8002bc8 <HAL_GPIO_Init>
  }

  return ret;
 80022ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3738      	adds	r7, #56	@ 0x38
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	46020c00 	.word	0x46020c00
 80022f8:	080087b8 	.word	0x080087b8
 80022fc:	20000008 	.word	0x20000008

08002300 <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b088      	sub	sp, #32
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	460a      	mov	r2, r1
 800230a:	71fb      	strb	r3, [r7, #7]
 800230c:	4613      	mov	r3, r2
 800230e:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8002310:	4b30      	ldr	r3, [pc, #192]	@ (80023d4 <BSP_PB_Init+0xd4>)
 8002312:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002316:	4a2f      	ldr	r2, [pc, #188]	@ (80023d4 <BSP_PB_Init+0xd4>)
 8002318:	f043 0304 	orr.w	r3, r3, #4
 800231c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002320:	4b2c      	ldr	r3, [pc, #176]	@ (80023d4 <BSP_PB_Init+0xd4>)
 8002322:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002326:	f003 0304 	and.w	r3, r3, #4
 800232a:	60bb      	str	r3, [r7, #8]
 800232c:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800232e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002332:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8002334:	2302      	movs	r3, #2
 8002336:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8002338:	2302      	movs	r3, #2
 800233a:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 800233c:	79bb      	ldrb	r3, [r7, #6]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d10c      	bne.n	800235c <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8002342:	2300      	movs	r3, #0
 8002344:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8002346:	79fb      	ldrb	r3, [r7, #7]
 8002348:	4a23      	ldr	r2, [pc, #140]	@ (80023d8 <BSP_PB_Init+0xd8>)
 800234a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800234e:	f107 020c 	add.w	r2, r7, #12
 8002352:	4611      	mov	r1, r2
 8002354:	4618      	mov	r0, r3
 8002356:	f000 fc37 	bl	8002bc8 <HAL_GPIO_Init>
 800235a:	e036      	b.n	80023ca <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 800235c:	4b1f      	ldr	r3, [pc, #124]	@ (80023dc <BSP_PB_Init+0xdc>)
 800235e:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	4a1d      	ldr	r2, [pc, #116]	@ (80023d8 <BSP_PB_Init+0xd8>)
 8002364:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002368:	f107 020c 	add.w	r2, r7, #12
 800236c:	4611      	mov	r1, r2
 800236e:	4618      	mov	r0, r3
 8002370:	f000 fc2a 	bl	8002bc8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8002374:	79fa      	ldrb	r2, [r7, #7]
 8002376:	4613      	mov	r3, r2
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	4413      	add	r3, r2
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	4a18      	ldr	r2, [pc, #96]	@ (80023e0 <BSP_PB_Init+0xe0>)
 8002380:	441a      	add	r2, r3
 8002382:	79fb      	ldrb	r3, [r7, #7]
 8002384:	4917      	ldr	r1, [pc, #92]	@ (80023e4 <BSP_PB_Init+0xe4>)
 8002386:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800238a:	4619      	mov	r1, r3
 800238c:	4610      	mov	r0, r2
 800238e:	f000 fbbf 	bl	8002b10 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8002392:	79fa      	ldrb	r2, [r7, #7]
 8002394:	4613      	mov	r3, r2
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	4413      	add	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4a10      	ldr	r2, [pc, #64]	@ (80023e0 <BSP_PB_Init+0xe0>)
 800239e:	1898      	adds	r0, r3, r2
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	4a11      	ldr	r2, [pc, #68]	@ (80023e8 <BSP_PB_Init+0xe8>)
 80023a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023a8:	461a      	mov	r2, r3
 80023aa:	2100      	movs	r1, #0
 80023ac:	f000 fb84 	bl	8002ab8 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80023b0:	2018      	movs	r0, #24
 80023b2:	79fb      	ldrb	r3, [r7, #7]
 80023b4:	4a0d      	ldr	r2, [pc, #52]	@ (80023ec <BSP_PB_Init+0xec>)
 80023b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80023ba:	2200      	movs	r2, #0
 80023bc:	4619      	mov	r1, r3
 80023be:	f000 fa9f 	bl	8002900 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80023c2:	2318      	movs	r3, #24
 80023c4:	4618      	mov	r0, r3
 80023c6:	f000 fab5 	bl	8002934 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80023ca:	2300      	movs	r3, #0
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	3720      	adds	r7, #32
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	46020c00 	.word	0x46020c00
 80023d8:	20000014 	.word	0x20000014
 80023dc:	10110000 	.word	0x10110000
 80023e0:	20000128 	.word	0x20000128
 80023e4:	080087c0 	.word	0x080087c0
 80023e8:	20000018 	.word	0x20000018
 80023ec:	2000001c 	.word	0x2000001c

080023f0 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 80023fa:	79fa      	ldrb	r2, [r7, #7]
 80023fc:	4613      	mov	r3, r2
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	4413      	add	r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	4a04      	ldr	r2, [pc, #16]	@ (8002418 <BSP_PB_IRQHandler+0x28>)
 8002406:	4413      	add	r3, r2
 8002408:	4618      	mov	r0, r3
 800240a:	f000 fb95 	bl	8002b38 <HAL_EXTI_IRQHandler>
}
 800240e:	bf00      	nop
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	20000128 	.word	0x20000128

0800241c <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	4603      	mov	r3, r0
 8002424:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002430:	4770      	bx	lr
	...

08002434 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b084      	sub	sp, #16
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	6039      	str	r1, [r7, #0]
 800243e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8002440:	2300      	movs	r3, #0
 8002442:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800244a:	f06f 0301 	mvn.w	r3, #1
 800244e:	60fb      	str	r3, [r7, #12]
 8002450:	e018      	b.n	8002484 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8002452:	79fb      	ldrb	r3, [r7, #7]
 8002454:	2294      	movs	r2, #148	@ 0x94
 8002456:	fb02 f303 	mul.w	r3, r2, r3
 800245a:	4a0d      	ldr	r2, [pc, #52]	@ (8002490 <BSP_COM_Init+0x5c>)
 800245c:	4413      	add	r3, r2
 800245e:	4618      	mov	r0, r3
 8002460:	f000 f854 	bl	800250c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	2294      	movs	r2, #148	@ 0x94
 8002468:	fb02 f303 	mul.w	r3, r2, r3
 800246c:	4a08      	ldr	r2, [pc, #32]	@ (8002490 <BSP_COM_Init+0x5c>)
 800246e:	4413      	add	r3, r2
 8002470:	6839      	ldr	r1, [r7, #0]
 8002472:	4618      	mov	r0, r3
 8002474:	f000 f80e 	bl	8002494 <MX_USART1_Init>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d002      	beq.n	8002484 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800247e:	f06f 0303 	mvn.w	r3, #3
 8002482:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002484:	68fb      	ldr	r3, [r7, #12]
}
 8002486:	4618      	mov	r0, r3
 8002488:	3710      	adds	r7, #16
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	20000134 	.word	0x20000134

08002494 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b082      	sub	sp, #8
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
 800249c:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 800249e:	4b16      	ldr	r3, [pc, #88]	@ (80024f8 <MX_USART1_Init+0x64>)
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	220c      	movs	r2, #12
 80024b2:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	895b      	ldrh	r3, [r3, #10]
 80024b8:	461a      	mov	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685a      	ldr	r2, [r3, #4]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	891b      	ldrh	r3, [r3, #8]
 80024ca:	461a      	mov	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	899b      	ldrh	r3, [r3, #12]
 80024d4:	461a      	mov	r2, r3
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80024e0:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f005 fbd9 	bl	8007ca0 <HAL_UART_Init>
 80024ee:	4603      	mov	r3, r0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	20000004 	.word	0x20000004

080024fc <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8002500:	2000      	movs	r0, #0
 8002502:	f7ff ff8b 	bl	800241c <BSP_PB_Callback>
}
 8002506:	bf00      	nop
 8002508:	bd80      	pop	{r7, pc}
	...

0800250c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b08a      	sub	sp, #40	@ 0x28
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8002514:	4b27      	ldr	r3, [pc, #156]	@ (80025b4 <COM1_MspInit+0xa8>)
 8002516:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800251a:	4a26      	ldr	r2, [pc, #152]	@ (80025b4 <COM1_MspInit+0xa8>)
 800251c:	f043 0301 	orr.w	r3, r3, #1
 8002520:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002524:	4b23      	ldr	r3, [pc, #140]	@ (80025b4 <COM1_MspInit+0xa8>)
 8002526:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	613b      	str	r3, [r7, #16]
 8002530:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8002532:	4b20      	ldr	r3, [pc, #128]	@ (80025b4 <COM1_MspInit+0xa8>)
 8002534:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002538:	4a1e      	ldr	r2, [pc, #120]	@ (80025b4 <COM1_MspInit+0xa8>)
 800253a:	f043 0301 	orr.w	r3, r3, #1
 800253e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002542:	4b1c      	ldr	r3, [pc, #112]	@ (80025b4 <COM1_MspInit+0xa8>)
 8002544:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002548:	f003 0301 	and.w	r3, r3, #1
 800254c:	60fb      	str	r3, [r7, #12]
 800254e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8002550:	4b18      	ldr	r3, [pc, #96]	@ (80025b4 <COM1_MspInit+0xa8>)
 8002552:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002556:	4a17      	ldr	r2, [pc, #92]	@ (80025b4 <COM1_MspInit+0xa8>)
 8002558:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800255c:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8002560:	4b14      	ldr	r3, [pc, #80]	@ (80025b4 <COM1_MspInit+0xa8>)
 8002562:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8002566:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800256a:	60bb      	str	r3, [r7, #8]
 800256c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 800256e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002572:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002574:	2302      	movs	r3, #2
 8002576:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8002578:	2302      	movs	r3, #2
 800257a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 800257c:	2301      	movs	r3, #1
 800257e:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8002580:	2307      	movs	r3, #7
 8002582:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8002584:	f107 0314 	add.w	r3, r7, #20
 8002588:	4619      	mov	r1, r3
 800258a:	480b      	ldr	r0, [pc, #44]	@ (80025b8 <COM1_MspInit+0xac>)
 800258c:	f000 fb1c 	bl	8002bc8 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 8002590:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002594:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8002596:	2302      	movs	r3, #2
 8002598:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 800259a:	2307      	movs	r3, #7
 800259c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800259e:	f107 0314 	add.w	r3, r7, #20
 80025a2:	4619      	mov	r1, r3
 80025a4:	4804      	ldr	r0, [pc, #16]	@ (80025b8 <COM1_MspInit+0xac>)
 80025a6:	f000 fb0f 	bl	8002bc8 <HAL_GPIO_Init>
}
 80025aa:	bf00      	nop
 80025ac:	3728      	adds	r7, #40	@ 0x28
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	46020c00 	.word	0x46020c00
 80025b8:	42020000 	.word	0x42020000

080025bc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025c0:	4b12      	ldr	r3, [pc, #72]	@ (800260c <HAL_Init+0x50>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a11      	ldr	r2, [pc, #68]	@ (800260c <HAL_Init+0x50>)
 80025c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025cc:	2003      	movs	r0, #3
 80025ce:	f000 f98c 	bl	80028ea <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80025d2:	f002 fcef 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 80025d6:	4602      	mov	r2, r0
 80025d8:	4b0d      	ldr	r3, [pc, #52]	@ (8002610 <HAL_Init+0x54>)
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	f003 030f 	and.w	r3, r3, #15
 80025e0:	490c      	ldr	r1, [pc, #48]	@ (8002614 <HAL_Init+0x58>)
 80025e2:	5ccb      	ldrb	r3, [r1, r3]
 80025e4:	fa22 f303 	lsr.w	r3, r2, r3
 80025e8:	4a0b      	ldr	r2, [pc, #44]	@ (8002618 <HAL_Init+0x5c>)
 80025ea:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80025ec:	2004      	movs	r0, #4
 80025ee:	f000 f9d1 	bl	8002994 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80025f2:	2000      	movs	r0, #0
 80025f4:	f000 f812 	bl	800261c <HAL_InitTick>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e002      	b.n	8002608 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002602:	f7ff fccf 	bl	8001fa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002606:	2300      	movs	r3, #0
}
 8002608:	4618      	mov	r0, r3
 800260a:	bd80      	pop	{r7, pc}
 800260c:	40022000 	.word	0x40022000
 8002610:	46020c00 	.word	0x46020c00
 8002614:	08008760 	.word	0x08008760
 8002618:	20000000 	.word	0x20000000

0800261c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b084      	sub	sp, #16
 8002620:	af00      	add	r7, sp, #0
 8002622:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002628:	4b33      	ldr	r3, [pc, #204]	@ (80026f8 <HAL_InitTick+0xdc>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d101      	bne.n	8002634 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002630:	2301      	movs	r3, #1
 8002632:	e05c      	b.n	80026ee <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002634:	4b31      	ldr	r3, [pc, #196]	@ (80026fc <HAL_InitTick+0xe0>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0304 	and.w	r3, r3, #4
 800263c:	2b04      	cmp	r3, #4
 800263e:	d10c      	bne.n	800265a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002640:	4b2f      	ldr	r3, [pc, #188]	@ (8002700 <HAL_InitTick+0xe4>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4b2c      	ldr	r3, [pc, #176]	@ (80026f8 <HAL_InitTick+0xdc>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	4619      	mov	r1, r3
 800264a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800264e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002652:	fbb2 f3f3 	udiv	r3, r2, r3
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	e037      	b.n	80026ca <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 800265a:	f000 f9f3 	bl	8002a44 <HAL_SYSTICK_GetCLKSourceConfig>
 800265e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	2b02      	cmp	r3, #2
 8002664:	d023      	beq.n	80026ae <HAL_InitTick+0x92>
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	2b02      	cmp	r3, #2
 800266a:	d82d      	bhi.n	80026c8 <HAL_InitTick+0xac>
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	2b00      	cmp	r3, #0
 8002670:	d003      	beq.n	800267a <HAL_InitTick+0x5e>
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d00d      	beq.n	8002694 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002678:	e026      	b.n	80026c8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800267a:	4b21      	ldr	r3, [pc, #132]	@ (8002700 <HAL_InitTick+0xe4>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	4b1e      	ldr	r3, [pc, #120]	@ (80026f8 <HAL_InitTick+0xdc>)
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	4619      	mov	r1, r3
 8002684:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002688:	fbb3 f3f1 	udiv	r3, r3, r1
 800268c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002690:	60fb      	str	r3, [r7, #12]
        break;
 8002692:	e01a      	b.n	80026ca <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002694:	4b18      	ldr	r3, [pc, #96]	@ (80026f8 <HAL_InitTick+0xdc>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	461a      	mov	r2, r3
 800269a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800269e:	fbb3 f3f2 	udiv	r3, r3, r2
 80026a2:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 80026a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80026aa:	60fb      	str	r3, [r7, #12]
        break;
 80026ac:	e00d      	b.n	80026ca <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 80026ae:	4b12      	ldr	r3, [pc, #72]	@ (80026f8 <HAL_InitTick+0xdc>)
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	461a      	mov	r2, r3
 80026b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80026b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80026bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80026c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80026c4:	60fb      	str	r3, [r7, #12]
        break;
 80026c6:	e000      	b.n	80026ca <HAL_InitTick+0xae>
        break;
 80026c8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 80026ca:	68f8      	ldr	r0, [r7, #12]
 80026cc:	f000 f940 	bl	8002950 <HAL_SYSTICK_Config>
 80026d0:	4603      	mov	r3, r0
 80026d2:	2b00      	cmp	r3, #0
 80026d4:	d001      	beq.n	80026da <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 80026d6:	2301      	movs	r3, #1
 80026d8:	e009      	b.n	80026ee <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026da:	2200      	movs	r2, #0
 80026dc:	6879      	ldr	r1, [r7, #4]
 80026de:	f04f 30ff 	mov.w	r0, #4294967295
 80026e2:	f000 f90d 	bl	8002900 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 80026e6:	4a07      	ldr	r2, [pc, #28]	@ (8002704 <HAL_InitTick+0xe8>)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3710      	adds	r7, #16
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
 80026f6:	bf00      	nop
 80026f8:	20000024 	.word	0x20000024
 80026fc:	e000e010 	.word	0xe000e010
 8002700:	20000000 	.word	0x20000000
 8002704:	20000020 	.word	0x20000020

08002708 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800270c:	4b06      	ldr	r3, [pc, #24]	@ (8002728 <HAL_IncTick+0x20>)
 800270e:	781b      	ldrb	r3, [r3, #0]
 8002710:	461a      	mov	r2, r3
 8002712:	4b06      	ldr	r3, [pc, #24]	@ (800272c <HAL_IncTick+0x24>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4413      	add	r3, r2
 8002718:	4a04      	ldr	r2, [pc, #16]	@ (800272c <HAL_IncTick+0x24>)
 800271a:	6013      	str	r3, [r2, #0]
}
 800271c:	bf00      	nop
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	20000024 	.word	0x20000024
 800272c:	200001c8 	.word	0x200001c8

08002730 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0
  return uwTick;
 8002734:	4b03      	ldr	r3, [pc, #12]	@ (8002744 <HAL_GetTick+0x14>)
 8002736:	681b      	ldr	r3, [r3, #0]
}
 8002738:	4618      	mov	r0, r3
 800273a:	46bd      	mov	sp, r7
 800273c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop
 8002744:	200001c8 	.word	0x200001c8

08002748 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002750:	f7ff ffee 	bl	8002730 <HAL_GetTick>
 8002754:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002760:	d005      	beq.n	800276e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002762:	4b0a      	ldr	r3, [pc, #40]	@ (800278c <HAL_Delay+0x44>)
 8002764:	781b      	ldrb	r3, [r3, #0]
 8002766:	461a      	mov	r2, r3
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	4413      	add	r3, r2
 800276c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800276e:	bf00      	nop
 8002770:	f7ff ffde 	bl	8002730 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	68fa      	ldr	r2, [r7, #12]
 800277c:	429a      	cmp	r2, r3
 800277e:	d8f7      	bhi.n	8002770 <HAL_Delay+0x28>
  {
  }
}
 8002780:	bf00      	nop
 8002782:	bf00      	nop
 8002784:	3710      	adds	r7, #16
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	20000024 	.word	0x20000024

08002790 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002790:	b480      	push	{r7}
 8002792:	b085      	sub	sp, #20
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027a0:	4b0c      	ldr	r3, [pc, #48]	@ (80027d4 <__NVIC_SetPriorityGrouping+0x44>)
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80027ac:	4013      	ands	r3, r2
 80027ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80027bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80027c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027c2:	4a04      	ldr	r2, [pc, #16]	@ (80027d4 <__NVIC_SetPriorityGrouping+0x44>)
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	60d3      	str	r3, [r2, #12]
}
 80027c8:	bf00      	nop
 80027ca:	3714      	adds	r7, #20
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr
 80027d4:	e000ed00 	.word	0xe000ed00

080027d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027dc:	4b04      	ldr	r3, [pc, #16]	@ (80027f0 <__NVIC_GetPriorityGrouping+0x18>)
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	0a1b      	lsrs	r3, r3, #8
 80027e2:	f003 0307 	and.w	r3, r3, #7
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	46bd      	mov	sp, r7
 80027ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ee:	4770      	bx	lr
 80027f0:	e000ed00 	.word	0xe000ed00

080027f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b083      	sub	sp, #12
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	4603      	mov	r3, r0
 80027fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002802:	2b00      	cmp	r3, #0
 8002804:	db0b      	blt.n	800281e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002806:	79fb      	ldrb	r3, [r7, #7]
 8002808:	f003 021f 	and.w	r2, r3, #31
 800280c:	4907      	ldr	r1, [pc, #28]	@ (800282c <__NVIC_EnableIRQ+0x38>)
 800280e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002812:	095b      	lsrs	r3, r3, #5
 8002814:	2001      	movs	r0, #1
 8002816:	fa00 f202 	lsl.w	r2, r0, r2
 800281a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800281e:	bf00      	nop
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	e000e100 	.word	0xe000e100

08002830 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	4603      	mov	r3, r0
 8002838:	6039      	str	r1, [r7, #0]
 800283a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800283c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002840:	2b00      	cmp	r3, #0
 8002842:	db0a      	blt.n	800285a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	b2da      	uxtb	r2, r3
 8002848:	490c      	ldr	r1, [pc, #48]	@ (800287c <__NVIC_SetPriority+0x4c>)
 800284a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284e:	0112      	lsls	r2, r2, #4
 8002850:	b2d2      	uxtb	r2, r2
 8002852:	440b      	add	r3, r1
 8002854:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002858:	e00a      	b.n	8002870 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	b2da      	uxtb	r2, r3
 800285e:	4908      	ldr	r1, [pc, #32]	@ (8002880 <__NVIC_SetPriority+0x50>)
 8002860:	79fb      	ldrb	r3, [r7, #7]
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	3b04      	subs	r3, #4
 8002868:	0112      	lsls	r2, r2, #4
 800286a:	b2d2      	uxtb	r2, r2
 800286c:	440b      	add	r3, r1
 800286e:	761a      	strb	r2, [r3, #24]
}
 8002870:	bf00      	nop
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr
 800287c:	e000e100 	.word	0xe000e100
 8002880:	e000ed00 	.word	0xe000ed00

08002884 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002884:	b480      	push	{r7}
 8002886:	b089      	sub	sp, #36	@ 0x24
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f003 0307 	and.w	r3, r3, #7
 8002896:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002898:	69fb      	ldr	r3, [r7, #28]
 800289a:	f1c3 0307 	rsb	r3, r3, #7
 800289e:	2b04      	cmp	r3, #4
 80028a0:	bf28      	it	cs
 80028a2:	2304      	movcs	r3, #4
 80028a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	3304      	adds	r3, #4
 80028aa:	2b06      	cmp	r3, #6
 80028ac:	d902      	bls.n	80028b4 <NVIC_EncodePriority+0x30>
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	3b03      	subs	r3, #3
 80028b2:	e000      	b.n	80028b6 <NVIC_EncodePriority+0x32>
 80028b4:	2300      	movs	r3, #0
 80028b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b8:	f04f 32ff 	mov.w	r2, #4294967295
 80028bc:	69bb      	ldr	r3, [r7, #24]
 80028be:	fa02 f303 	lsl.w	r3, r2, r3
 80028c2:	43da      	mvns	r2, r3
 80028c4:	68bb      	ldr	r3, [r7, #8]
 80028c6:	401a      	ands	r2, r3
 80028c8:	697b      	ldr	r3, [r7, #20]
 80028ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028cc:	f04f 31ff 	mov.w	r1, #4294967295
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	fa01 f303 	lsl.w	r3, r1, r3
 80028d6:	43d9      	mvns	r1, r3
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028dc:	4313      	orrs	r3, r2
         );
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3724      	adds	r7, #36	@ 0x24
 80028e2:	46bd      	mov	sp, r7
 80028e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e8:	4770      	bx	lr

080028ea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028ea:	b580      	push	{r7, lr}
 80028ec:	b082      	sub	sp, #8
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f7ff ff4c 	bl	8002790 <__NVIC_SetPriorityGrouping>
}
 80028f8:	bf00      	nop
 80028fa:	3708      	adds	r7, #8
 80028fc:	46bd      	mov	sp, r7
 80028fe:	bd80      	pop	{r7, pc}

08002900 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b086      	sub	sp, #24
 8002904:	af00      	add	r7, sp, #0
 8002906:	4603      	mov	r3, r0
 8002908:	60b9      	str	r1, [r7, #8]
 800290a:	607a      	str	r2, [r7, #4]
 800290c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800290e:	f7ff ff63 	bl	80027d8 <__NVIC_GetPriorityGrouping>
 8002912:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	68b9      	ldr	r1, [r7, #8]
 8002918:	6978      	ldr	r0, [r7, #20]
 800291a:	f7ff ffb3 	bl	8002884 <NVIC_EncodePriority>
 800291e:	4602      	mov	r2, r0
 8002920:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002924:	4611      	mov	r1, r2
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff ff82 	bl	8002830 <__NVIC_SetPriority>
}
 800292c:	bf00      	nop
 800292e:	3718      	adds	r7, #24
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	4603      	mov	r3, r0
 800293c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800293e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002942:	4618      	mov	r0, r3
 8002944:	f7ff ff56 	bl	80027f4 <__NVIC_EnableIRQ>
}
 8002948:	bf00      	nop
 800294a:	3708      	adds	r7, #8
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002950:	b480      	push	{r7}
 8002952:	b083      	sub	sp, #12
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	3b01      	subs	r3, #1
 800295c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002960:	d301      	bcc.n	8002966 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002962:	2301      	movs	r3, #1
 8002964:	e00d      	b.n	8002982 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8002966:	4a0a      	ldr	r2, [pc, #40]	@ (8002990 <HAL_SYSTICK_Config+0x40>)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3b01      	subs	r3, #1
 800296c:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 800296e:	4b08      	ldr	r3, [pc, #32]	@ (8002990 <HAL_SYSTICK_Config+0x40>)
 8002970:	2200      	movs	r2, #0
 8002972:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002974:	4b06      	ldr	r3, [pc, #24]	@ (8002990 <HAL_SYSTICK_Config+0x40>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	4a05      	ldr	r2, [pc, #20]	@ (8002990 <HAL_SYSTICK_Config+0x40>)
 800297a:	f043 0303 	orr.w	r3, r3, #3
 800297e:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002980:	2300      	movs	r3, #0
}
 8002982:	4618      	mov	r0, r3
 8002984:	370c      	adds	r7, #12
 8002986:	46bd      	mov	sp, r7
 8002988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298c:	4770      	bx	lr
 800298e:	bf00      	nop
 8002990:	e000e010 	.word	0xe000e010

08002994 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2b04      	cmp	r3, #4
 80029a0:	d844      	bhi.n	8002a2c <HAL_SYSTICK_CLKSourceConfig+0x98>
 80029a2:	a201      	add	r2, pc, #4	@ (adr r2, 80029a8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80029a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a8:	080029cb 	.word	0x080029cb
 80029ac:	080029e9 	.word	0x080029e9
 80029b0:	08002a0b 	.word	0x08002a0b
 80029b4:	08002a2d 	.word	0x08002a2d
 80029b8:	080029bd 	.word	0x080029bd
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80029bc:	4b1f      	ldr	r3, [pc, #124]	@ (8002a3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	4a1e      	ldr	r2, [pc, #120]	@ (8002a3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029c2:	f043 0304 	orr.w	r3, r3, #4
 80029c6:	6013      	str	r3, [r2, #0]
      break;
 80029c8:	e031      	b.n	8002a2e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80029ca:	4b1c      	ldr	r3, [pc, #112]	@ (8002a3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a1b      	ldr	r2, [pc, #108]	@ (8002a3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029d0:	f023 0304 	bic.w	r3, r3, #4
 80029d4:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 80029d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80029d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029dc:	4a18      	ldr	r2, [pc, #96]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80029de:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80029e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 80029e6:	e022      	b.n	8002a2e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 80029e8:	4b14      	ldr	r3, [pc, #80]	@ (8002a3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a13      	ldr	r2, [pc, #76]	@ (8002a3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 80029ee:	f023 0304 	bic.w	r3, r3, #4
 80029f2:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 80029f4:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 80029f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80029fa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80029fe:	4a10      	ldr	r2, [pc, #64]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002a00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002a08:	e011      	b.n	8002a2e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8002a3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a0b      	ldr	r2, [pc, #44]	@ (8002a3c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002a10:	f023 0304 	bic.w	r3, r3, #4
 8002a14:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8002a16:	4b0a      	ldr	r3, [pc, #40]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002a18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a1c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002a20:	4a07      	ldr	r2, [pc, #28]	@ (8002a40 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002a22:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002a2a:	e000      	b.n	8002a2e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002a2c:	bf00      	nop
  }
}
 8002a2e:	bf00      	nop
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	e000e010 	.word	0xe000e010
 8002a40:	46020c00 	.word	0x46020c00

08002a44 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8002a4a:	4b19      	ldr	r3, [pc, #100]	@ (8002ab0 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0304 	and.w	r3, r3, #4
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d002      	beq.n	8002a5c <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002a56:	2304      	movs	r3, #4
 8002a58:	607b      	str	r3, [r7, #4]
 8002a5a:	e021      	b.n	8002aa0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8002a5c:	4b15      	ldr	r3, [pc, #84]	@ (8002ab4 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8002a5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002a62:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8002a66:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a6e:	d011      	beq.n	8002a94 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002a76:	d810      	bhi.n	8002a9a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d004      	beq.n	8002a88 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a84:	d003      	beq.n	8002a8e <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002a86:	e008      	b.n	8002a9a <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	607b      	str	r3, [r7, #4]
        break;
 8002a8c:	e008      	b.n	8002aa0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	607b      	str	r3, [r7, #4]
        break;
 8002a92:	e005      	b.n	8002aa0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002a94:	2302      	movs	r3, #2
 8002a96:	607b      	str	r3, [r7, #4]
        break;
 8002a98:	e002      	b.n	8002aa0 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	607b      	str	r3, [r7, #4]
        break;
 8002a9e:	bf00      	nop
    }
  }
  return systick_source;
 8002aa0:	687b      	ldr	r3, [r7, #4]
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	370c      	adds	r7, #12
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	e000e010 	.word	0xe000e010
 8002ab4:	46020c00 	.word	0x46020c00

08002ab8 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b087      	sub	sp, #28
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	607a      	str	r2, [r7, #4]
 8002ac4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8002aca:	7afb      	ldrb	r3, [r7, #11]
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d011      	beq.n	8002af4 <HAL_EXTI_RegisterCallback+0x3c>
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	dc13      	bgt.n	8002afc <HAL_EXTI_RegisterCallback+0x44>
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d002      	beq.n	8002ade <HAL_EXTI_RegisterCallback+0x26>
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d007      	beq.n	8002aec <HAL_EXTI_RegisterCallback+0x34>
 8002adc:	e00e      	b.n	8002afc <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	687a      	ldr	r2, [r7, #4]
 8002ae2:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	609a      	str	r2, [r3, #8]
      break;
 8002aea:	e00a      	b.n	8002b02 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	687a      	ldr	r2, [r7, #4]
 8002af0:	605a      	str	r2, [r3, #4]
      break;
 8002af2:	e006      	b.n	8002b02 <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	687a      	ldr	r2, [r7, #4]
 8002af8:	609a      	str	r2, [r3, #8]
      break;
 8002afa:	e002      	b.n	8002b02 <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	75fb      	strb	r3, [r7, #23]
      break;
 8002b00:	bf00      	nop
  }

  return status;
 8002b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	371c      	adds	r7, #28
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
 8002b18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d101      	bne.n	8002b24 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e003      	b.n	8002b2c <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	683a      	ldr	r2, [r7, #0]
 8002b28:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8002b2a:	2300      	movs	r3, #0
  }
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b086      	sub	sp, #24
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	0c1b      	lsrs	r3, r3, #16
 8002b46:	f003 0301 	and.w	r3, r3, #1
 8002b4a:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	f003 031f 	and.w	r3, r3, #31
 8002b54:	2201      	movs	r2, #1
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	015a      	lsls	r2, r3, #5
 8002b60:	4b17      	ldr	r3, [pc, #92]	@ (8002bc0 <HAL_EXTI_IRQHandler+0x88>)
 8002b62:	4413      	add	r3, r2
 8002b64:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d009      	beq.n	8002b8a <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	693a      	ldr	r2, [r7, #16]
 8002b7a:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d002      	beq.n	8002b8a <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	685b      	ldr	r3, [r3, #4]
 8002b88:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	015a      	lsls	r2, r3, #5
 8002b8e:	4b0d      	ldr	r3, [pc, #52]	@ (8002bc4 <HAL_EXTI_IRQHandler+0x8c>)
 8002b90:	4413      	add	r3, r2
 8002b92:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	4013      	ands	r3, r2
 8002b9c:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d009      	beq.n	8002bb8 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	689b      	ldr	r3, [r3, #8]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d002      	beq.n	8002bb8 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	4798      	blx	r3
    }
  }
}
 8002bb8:	bf00      	nop
 8002bba:	3718      	adds	r7, #24
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}
 8002bc0:	4602200c 	.word	0x4602200c
 8002bc4:	46022010 	.word	0x46022010

08002bc8 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b089      	sub	sp, #36	@ 0x24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8002bd2:	2300      	movs	r3, #0
 8002bd4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002bda:	e1ba      	b.n	8002f52 <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	2101      	movs	r1, #1
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	fa01 f303 	lsl.w	r3, r1, r3
 8002be8:	4013      	ands	r3, r2
 8002bea:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	f000 81aa 	beq.w	8002f4c <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	4a55      	ldr	r2, [pc, #340]	@ (8002d50 <HAL_GPIO_Init+0x188>)
 8002bfc:	4293      	cmp	r3, r2
 8002bfe:	d15d      	bne.n	8002cbc <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8002c06:	2201      	movs	r2, #1
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	69fa      	ldr	r2, [r7, #28]
 8002c12:	4013      	ands	r3, r2
 8002c14:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	685b      	ldr	r3, [r3, #4]
 8002c1a:	f003 0201 	and.w	r2, r3, #1
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	fa02 f303 	lsl.w	r3, r2, r3
 8002c24:	69fa      	ldr	r2, [r7, #28]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	69fa      	ldr	r2, [r7, #28]
 8002c2e:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8002c30:	4a48      	ldr	r2, [pc, #288]	@ (8002d54 <HAL_GPIO_Init+0x18c>)
 8002c32:	697b      	ldr	r3, [r7, #20]
 8002c34:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002c38:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002c3a:	4a46      	ldr	r2, [pc, #280]	@ (8002d54 <HAL_GPIO_Init+0x18c>)
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	4413      	add	r3, r2
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	08da      	lsrs	r2, r3, #3
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	3208      	adds	r2, #8
 8002c4e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c52:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8002c54:	69bb      	ldr	r3, [r7, #24]
 8002c56:	f003 0307 	and.w	r3, r3, #7
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	220f      	movs	r2, #15
 8002c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c62:	43db      	mvns	r3, r3
 8002c64:	69fa      	ldr	r2, [r7, #28]
 8002c66:	4013      	ands	r3, r2
 8002c68:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	f003 0307 	and.w	r3, r3, #7
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	220b      	movs	r2, #11
 8002c74:	fa02 f303 	lsl.w	r3, r2, r3
 8002c78:	69fa      	ldr	r2, [r7, #28]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8002c7e:	69bb      	ldr	r3, [r7, #24]
 8002c80:	08da      	lsrs	r2, r3, #3
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	3208      	adds	r2, #8
 8002c86:	69f9      	ldr	r1, [r7, #28]
 8002c88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002c92:	69bb      	ldr	r3, [r7, #24]
 8002c94:	005b      	lsls	r3, r3, #1
 8002c96:	2203      	movs	r2, #3
 8002c98:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9c:	43db      	mvns	r3, r3
 8002c9e:	69fa      	ldr	r2, [r7, #28]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	2202      	movs	r2, #2
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	69fa      	ldr	r2, [r7, #28]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	69fa      	ldr	r2, [r7, #28]
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	e067      	b.n	8002d8c <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685b      	ldr	r3, [r3, #4]
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	d003      	beq.n	8002ccc <HAL_GPIO_Init+0x104>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	2b12      	cmp	r3, #18
 8002cca:	d145      	bne.n	8002d58 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	08da      	lsrs	r2, r3, #3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	3208      	adds	r2, #8
 8002cd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cd8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	f003 0307 	and.w	r3, r3, #7
 8002ce0:	009b      	lsls	r3, r3, #2
 8002ce2:	220f      	movs	r2, #15
 8002ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	69fa      	ldr	r2, [r7, #28]
 8002cec:	4013      	ands	r3, r2
 8002cee:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	691b      	ldr	r3, [r3, #16]
 8002cf4:	f003 020f 	and.w	r2, r3, #15
 8002cf8:	697b      	ldr	r3, [r7, #20]
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	69fa      	ldr	r2, [r7, #28]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	08da      	lsrs	r2, r3, #3
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	3208      	adds	r2, #8
 8002d12:	69f9      	ldr	r1, [r7, #28]
 8002d14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	2203      	movs	r2, #3
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	69fa      	ldr	r2, [r7, #28]
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	f003 0203 	and.w	r2, r3, #3
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	69fa      	ldr	r2, [r7, #28]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	69fa      	ldr	r2, [r7, #28]
 8002d4a:	601a      	str	r2, [r3, #0]
 8002d4c:	e01e      	b.n	8002d8c <HAL_GPIO_Init+0x1c4>
 8002d4e:	bf00      	nop
 8002d50:	46020000 	.word	0x46020000
 8002d54:	080087c4 	.word	0x080087c4
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002d58:	693b      	ldr	r3, [r7, #16]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	005b      	lsls	r3, r3, #1
 8002d62:	2203      	movs	r2, #3
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	43db      	mvns	r3, r3
 8002d6a:	69fa      	ldr	r2, [r7, #28]
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f003 0203 	and.w	r2, r3, #3
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	005b      	lsls	r3, r3, #1
 8002d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d80:	69fa      	ldr	r2, [r7, #28]
 8002d82:	4313      	orrs	r3, r2
 8002d84:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	69fa      	ldr	r2, [r7, #28]
 8002d8a:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d00b      	beq.n	8002dac <HAL_GPIO_Init+0x1e4>
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	2b02      	cmp	r3, #2
 8002d9a:	d007      	beq.n	8002dac <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002da0:	2b11      	cmp	r3, #17
 8002da2:	d003      	beq.n	8002dac <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	2b12      	cmp	r3, #18
 8002daa:	d130      	bne.n	8002e0e <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8002dac:	693b      	ldr	r3, [r7, #16]
 8002dae:	689b      	ldr	r3, [r3, #8]
 8002db0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002db2:	69bb      	ldr	r3, [r7, #24]
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	2203      	movs	r2, #3
 8002db8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbc:	43db      	mvns	r3, r3
 8002dbe:	69fa      	ldr	r2, [r7, #28]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	68da      	ldr	r2, [r3, #12]
 8002dc8:	69bb      	ldr	r3, [r7, #24]
 8002dca:	005b      	lsls	r3, r3, #1
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	69fa      	ldr	r2, [r7, #28]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	69fa      	ldr	r2, [r7, #28]
 8002dda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002ddc:	693b      	ldr	r3, [r7, #16]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8002de2:	2201      	movs	r2, #1
 8002de4:	69bb      	ldr	r3, [r7, #24]
 8002de6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dea:	43db      	mvns	r3, r3
 8002dec:	69fa      	ldr	r2, [r7, #28]
 8002dee:	4013      	ands	r3, r2
 8002df0:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	091b      	lsrs	r3, r3, #4
 8002df8:	f003 0201 	and.w	r2, r3, #1
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8002e02:	69fa      	ldr	r2, [r7, #28]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	69fa      	ldr	r2, [r7, #28]
 8002e0c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	685b      	ldr	r3, [r3, #4]
 8002e12:	2b03      	cmp	r3, #3
 8002e14:	d017      	beq.n	8002e46 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	68db      	ldr	r3, [r3, #12]
 8002e1a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002e1c:	69bb      	ldr	r3, [r7, #24]
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	2203      	movs	r2, #3
 8002e22:	fa02 f303 	lsl.w	r3, r2, r3
 8002e26:	43db      	mvns	r3, r3
 8002e28:	69fa      	ldr	r2, [r7, #28]
 8002e2a:	4013      	ands	r3, r2
 8002e2c:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	689a      	ldr	r2, [r3, #8]
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	005b      	lsls	r3, r3, #1
 8002e36:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3a:	69fa      	ldr	r2, [r7, #28]
 8002e3c:	4313      	orrs	r3, r2
 8002e3e:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	69fa      	ldr	r2, [r7, #28]
 8002e44:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d07c      	beq.n	8002f4c <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002e52:	4a47      	ldr	r2, [pc, #284]	@ (8002f70 <HAL_GPIO_Init+0x3a8>)
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	089b      	lsrs	r3, r3, #2
 8002e58:	3318      	adds	r3, #24
 8002e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e5e:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	f003 0303 	and.w	r3, r3, #3
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	220f      	movs	r2, #15
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	69fa      	ldr	r2, [r7, #28]
 8002e72:	4013      	ands	r3, r2
 8002e74:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	0a9a      	lsrs	r2, r3, #10
 8002e7a:	4b3e      	ldr	r3, [pc, #248]	@ (8002f74 <HAL_GPIO_Init+0x3ac>)
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	697a      	ldr	r2, [r7, #20]
 8002e80:	f002 0203 	and.w	r2, r2, #3
 8002e84:	00d2      	lsls	r2, r2, #3
 8002e86:	4093      	lsls	r3, r2
 8002e88:	69fa      	ldr	r2, [r7, #28]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002e8e:	4938      	ldr	r1, [pc, #224]	@ (8002f70 <HAL_GPIO_Init+0x3a8>)
 8002e90:	697b      	ldr	r3, [r7, #20]
 8002e92:	089b      	lsrs	r3, r3, #2
 8002e94:	3318      	adds	r3, #24
 8002e96:	69fa      	ldr	r2, [r7, #28]
 8002e98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002e9c:	4b34      	ldr	r3, [pc, #208]	@ (8002f70 <HAL_GPIO_Init+0x3a8>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	69fa      	ldr	r2, [r7, #28]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d003      	beq.n	8002ec0 <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8002eb8:	69fa      	ldr	r2, [r7, #28]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8002ec0:	4a2b      	ldr	r2, [pc, #172]	@ (8002f70 <HAL_GPIO_Init+0x3a8>)
 8002ec2:	69fb      	ldr	r3, [r7, #28]
 8002ec4:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002ec6:	4b2a      	ldr	r3, [pc, #168]	@ (8002f70 <HAL_GPIO_Init+0x3a8>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	43db      	mvns	r3, r3
 8002ed0:	69fa      	ldr	r2, [r7, #28]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d003      	beq.n	8002eea <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 8002ee2:	69fa      	ldr	r2, [r7, #28]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002eea:	4a21      	ldr	r2, [pc, #132]	@ (8002f70 <HAL_GPIO_Init+0x3a8>)
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002ef0:	4b1f      	ldr	r3, [pc, #124]	@ (8002f70 <HAL_GPIO_Init+0x3a8>)
 8002ef2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ef6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	43db      	mvns	r3, r3
 8002efc:	69fa      	ldr	r2, [r7, #28]
 8002efe:	4013      	ands	r3, r2
 8002f00:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d003      	beq.n	8002f16 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 8002f0e:	69fa      	ldr	r2, [r7, #28]
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8002f16:	4a16      	ldr	r2, [pc, #88]	@ (8002f70 <HAL_GPIO_Init+0x3a8>)
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8002f1e:	4b14      	ldr	r3, [pc, #80]	@ (8002f70 <HAL_GPIO_Init+0x3a8>)
 8002f20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f24:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	43db      	mvns	r3, r3
 8002f2a:	69fa      	ldr	r2, [r7, #28]
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d003      	beq.n	8002f44 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8002f3c:	69fa      	ldr	r2, [r7, #28]
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	4313      	orrs	r3, r2
 8002f42:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002f44:	4a0a      	ldr	r2, [pc, #40]	@ (8002f70 <HAL_GPIO_Init+0x3a8>)
 8002f46:	69fb      	ldr	r3, [r7, #28]
 8002f48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	fa22 f303 	lsr.w	r3, r2, r3
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f47f ae3d 	bne.w	8002bdc <HAL_GPIO_Init+0x14>
  }
}
 8002f62:	bf00      	nop
 8002f64:	bf00      	nop
 8002f66:	3724      	adds	r7, #36	@ 0x24
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr
 8002f70:	46022000 	.word	0x46022000
 8002f74:	002f7f7f 	.word	0x002f7f7f

08002f78 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d101      	bne.n	8002f8a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e08d      	b.n	80030a6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f90:	b2db      	uxtb	r3, r3
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d106      	bne.n	8002fa4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f7ff f81e 	bl	8001fe0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2224      	movs	r2, #36	@ 0x24
 8002fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 0201 	bic.w	r2, r2, #1
 8002fba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685a      	ldr	r2, [r3, #4]
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002fc8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689a      	ldr	r2, [r3, #8]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002fd8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d107      	bne.n	8002ff2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	689a      	ldr	r2, [r3, #8]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002fee:	609a      	str	r2, [r3, #8]
 8002ff0:	e006      	b.n	8003000 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689a      	ldr	r2, [r3, #8]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002ffe:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	2b02      	cmp	r3, #2
 8003006:	d108      	bne.n	800301a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003016:	605a      	str	r2, [r3, #4]
 8003018:	e007      	b.n	800302a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	685a      	ldr	r2, [r3, #4]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003028:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6812      	ldr	r2, [r2, #0]
 8003034:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003038:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800303c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	68da      	ldr	r2, [r3, #12]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800304c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	691a      	ldr	r2, [r3, #16]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	695b      	ldr	r3, [r3, #20]
 8003056:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	430a      	orrs	r2, r1
 8003066:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	69d9      	ldr	r1, [r3, #28]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6a1a      	ldr	r2, [r3, #32]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f042 0201 	orr.w	r2, r2, #1
 8003086:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2220      	movs	r2, #32
 8003092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2200      	movs	r2, #0
 800309a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	3708      	adds	r7, #8
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
	...

080030b0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b088      	sub	sp, #32
 80030b4:	af02      	add	r7, sp, #8
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	4608      	mov	r0, r1
 80030ba:	4611      	mov	r1, r2
 80030bc:	461a      	mov	r2, r3
 80030be:	4603      	mov	r3, r0
 80030c0:	817b      	strh	r3, [r7, #10]
 80030c2:	460b      	mov	r3, r1
 80030c4:	813b      	strh	r3, [r7, #8]
 80030c6:	4613      	mov	r3, r2
 80030c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030d0:	b2db      	uxtb	r3, r3
 80030d2:	2b20      	cmp	r3, #32
 80030d4:	f040 80f9 	bne.w	80032ca <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80030d8:	6a3b      	ldr	r3, [r7, #32]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d002      	beq.n	80030e4 <HAL_I2C_Mem_Write+0x34>
 80030de:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d105      	bne.n	80030f0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030ea:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e0ed      	b.n	80032cc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d101      	bne.n	80030fe <HAL_I2C_Mem_Write+0x4e>
 80030fa:	2302      	movs	r3, #2
 80030fc:	e0e6      	b.n	80032cc <HAL_I2C_Mem_Write+0x21c>
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003106:	f7ff fb13 	bl	8002730 <HAL_GetTick>
 800310a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800310c:	697b      	ldr	r3, [r7, #20]
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	2319      	movs	r3, #25
 8003112:	2201      	movs	r2, #1
 8003114:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003118:	68f8      	ldr	r0, [r7, #12]
 800311a:	f000 fac3 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d001      	beq.n	8003128 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	e0d1      	b.n	80032cc <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2221      	movs	r2, #33	@ 0x21
 800312c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2240      	movs	r2, #64	@ 0x40
 8003134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	2200      	movs	r2, #0
 800313c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6a3a      	ldr	r2, [r7, #32]
 8003142:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003148:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003150:	88f8      	ldrh	r0, [r7, #6]
 8003152:	893a      	ldrh	r2, [r7, #8]
 8003154:	8979      	ldrh	r1, [r7, #10]
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	9301      	str	r3, [sp, #4]
 800315a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800315c:	9300      	str	r3, [sp, #0]
 800315e:	4603      	mov	r3, r0
 8003160:	68f8      	ldr	r0, [r7, #12]
 8003162:	f000 f9d3 	bl	800350c <I2C_RequestMemoryWrite>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d005      	beq.n	8003178 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e0a9      	b.n	80032cc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800317c:	b29b      	uxth	r3, r3
 800317e:	2bff      	cmp	r3, #255	@ 0xff
 8003180:	d90e      	bls.n	80031a0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	22ff      	movs	r2, #255	@ 0xff
 8003186:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800318c:	b2da      	uxtb	r2, r3
 800318e:	8979      	ldrh	r1, [r7, #10]
 8003190:	2300      	movs	r3, #0
 8003192:	9300      	str	r3, [sp, #0]
 8003194:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	f000 fc47 	bl	8003a2c <I2C_TransferConfig>
 800319e:	e00f      	b.n	80031c0 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	8979      	ldrh	r1, [r7, #10]
 80031b2:	2300      	movs	r3, #0
 80031b4:	9300      	str	r3, [sp, #0]
 80031b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 fc36 	bl	8003a2c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031c0:	697a      	ldr	r2, [r7, #20]
 80031c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	f000 fac6 	bl	8003756 <I2C_WaitOnTXISFlagUntilTimeout>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e07b      	b.n	80032cc <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d8:	781a      	ldrb	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e4:	1c5a      	adds	r2, r3, #1
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	3b01      	subs	r3, #1
 80031f2:	b29a      	uxth	r2, r3
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fc:	3b01      	subs	r3, #1
 80031fe:	b29a      	uxth	r2, r3
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003208:	b29b      	uxth	r3, r3
 800320a:	2b00      	cmp	r3, #0
 800320c:	d034      	beq.n	8003278 <HAL_I2C_Mem_Write+0x1c8>
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003212:	2b00      	cmp	r3, #0
 8003214:	d130      	bne.n	8003278 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	9300      	str	r3, [sp, #0]
 800321a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800321c:	2200      	movs	r2, #0
 800321e:	2180      	movs	r1, #128	@ 0x80
 8003220:	68f8      	ldr	r0, [r7, #12]
 8003222:	f000 fa3f 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d001      	beq.n	8003230 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e04d      	b.n	80032cc <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003234:	b29b      	uxth	r3, r3
 8003236:	2bff      	cmp	r3, #255	@ 0xff
 8003238:	d90e      	bls.n	8003258 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	22ff      	movs	r2, #255	@ 0xff
 800323e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003244:	b2da      	uxtb	r2, r3
 8003246:	8979      	ldrh	r1, [r7, #10]
 8003248:	2300      	movs	r3, #0
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f000 fbeb 	bl	8003a2c <I2C_TransferConfig>
 8003256:	e00f      	b.n	8003278 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800325c:	b29a      	uxth	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003266:	b2da      	uxtb	r2, r3
 8003268:	8979      	ldrh	r1, [r7, #10]
 800326a:	2300      	movs	r3, #0
 800326c:	9300      	str	r3, [sp, #0]
 800326e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f000 fbda 	bl	8003a2c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800327c:	b29b      	uxth	r3, r3
 800327e:	2b00      	cmp	r3, #0
 8003280:	d19e      	bne.n	80031c0 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003282:	697a      	ldr	r2, [r7, #20]
 8003284:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003286:	68f8      	ldr	r0, [r7, #12]
 8003288:	f000 faac 	bl	80037e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d001      	beq.n	8003296 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	e01a      	b.n	80032cc <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2220      	movs	r2, #32
 800329c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	6859      	ldr	r1, [r3, #4]
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	4b0a      	ldr	r3, [pc, #40]	@ (80032d4 <HAL_I2C_Mem_Write+0x224>)
 80032aa:	400b      	ands	r3, r1
 80032ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	2220      	movs	r2, #32
 80032b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	2200      	movs	r2, #0
 80032c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032c6:	2300      	movs	r3, #0
 80032c8:	e000      	b.n	80032cc <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80032ca:	2302      	movs	r3, #2
  }
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3718      	adds	r7, #24
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}
 80032d4:	fe00e800 	.word	0xfe00e800

080032d8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b088      	sub	sp, #32
 80032dc:	af02      	add	r7, sp, #8
 80032de:	60f8      	str	r0, [r7, #12]
 80032e0:	4608      	mov	r0, r1
 80032e2:	4611      	mov	r1, r2
 80032e4:	461a      	mov	r2, r3
 80032e6:	4603      	mov	r3, r0
 80032e8:	817b      	strh	r3, [r7, #10]
 80032ea:	460b      	mov	r3, r1
 80032ec:	813b      	strh	r3, [r7, #8]
 80032ee:	4613      	mov	r3, r2
 80032f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b20      	cmp	r3, #32
 80032fc:	f040 80fd 	bne.w	80034fa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003300:	6a3b      	ldr	r3, [r7, #32]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d002      	beq.n	800330c <HAL_I2C_Mem_Read+0x34>
 8003306:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003308:	2b00      	cmp	r3, #0
 800330a:	d105      	bne.n	8003318 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003312:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	e0f1      	b.n	80034fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800331e:	2b01      	cmp	r3, #1
 8003320:	d101      	bne.n	8003326 <HAL_I2C_Mem_Read+0x4e>
 8003322:	2302      	movs	r3, #2
 8003324:	e0ea      	b.n	80034fc <HAL_I2C_Mem_Read+0x224>
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800332e:	f7ff f9ff 	bl	8002730 <HAL_GetTick>
 8003332:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003334:	697b      	ldr	r3, [r7, #20]
 8003336:	9300      	str	r3, [sp, #0]
 8003338:	2319      	movs	r3, #25
 800333a:	2201      	movs	r2, #1
 800333c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003340:	68f8      	ldr	r0, [r7, #12]
 8003342:	f000 f9af 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 8003346:	4603      	mov	r3, r0
 8003348:	2b00      	cmp	r3, #0
 800334a:	d001      	beq.n	8003350 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800334c:	2301      	movs	r3, #1
 800334e:	e0d5      	b.n	80034fc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2222      	movs	r2, #34	@ 0x22
 8003354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2240      	movs	r2, #64	@ 0x40
 800335c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	2200      	movs	r2, #0
 8003364:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6a3a      	ldr	r2, [r7, #32]
 800336a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003370:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	2200      	movs	r2, #0
 8003376:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003378:	88f8      	ldrh	r0, [r7, #6]
 800337a:	893a      	ldrh	r2, [r7, #8]
 800337c:	8979      	ldrh	r1, [r7, #10]
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	9301      	str	r3, [sp, #4]
 8003382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	4603      	mov	r3, r0
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f000 f913 	bl	80035b4 <I2C_RequestMemoryRead>
 800338e:	4603      	mov	r3, r0
 8003390:	2b00      	cmp	r3, #0
 8003392:	d005      	beq.n	80033a0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	e0ad      	b.n	80034fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	2bff      	cmp	r3, #255	@ 0xff
 80033a8:	d90e      	bls.n	80033c8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	22ff      	movs	r2, #255	@ 0xff
 80033ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033b4:	b2da      	uxtb	r2, r3
 80033b6:	8979      	ldrh	r1, [r7, #10]
 80033b8:	4b52      	ldr	r3, [pc, #328]	@ (8003504 <HAL_I2C_Mem_Read+0x22c>)
 80033ba:	9300      	str	r3, [sp, #0]
 80033bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f000 fb33 	bl	8003a2c <I2C_TransferConfig>
 80033c6:	e00f      	b.n	80033e8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033d6:	b2da      	uxtb	r2, r3
 80033d8:	8979      	ldrh	r1, [r7, #10]
 80033da:	4b4a      	ldr	r3, [pc, #296]	@ (8003504 <HAL_I2C_Mem_Read+0x22c>)
 80033dc:	9300      	str	r3, [sp, #0]
 80033de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 fb22 	bl	8003a2c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	9300      	str	r3, [sp, #0]
 80033ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ee:	2200      	movs	r2, #0
 80033f0:	2104      	movs	r1, #4
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 f956 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 80033f8:	4603      	mov	r3, r0
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d001      	beq.n	8003402 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80033fe:	2301      	movs	r3, #1
 8003400:	e07c      	b.n	80034fc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340c:	b2d2      	uxtb	r2, r2
 800340e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003414:	1c5a      	adds	r2, r3, #1
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800341e:	3b01      	subs	r3, #1
 8003420:	b29a      	uxth	r2, r3
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800342a:	b29b      	uxth	r3, r3
 800342c:	3b01      	subs	r3, #1
 800342e:	b29a      	uxth	r2, r3
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003438:	b29b      	uxth	r3, r3
 800343a:	2b00      	cmp	r3, #0
 800343c:	d034      	beq.n	80034a8 <HAL_I2C_Mem_Read+0x1d0>
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003442:	2b00      	cmp	r3, #0
 8003444:	d130      	bne.n	80034a8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003446:	697b      	ldr	r3, [r7, #20]
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800344c:	2200      	movs	r2, #0
 800344e:	2180      	movs	r1, #128	@ 0x80
 8003450:	68f8      	ldr	r0, [r7, #12]
 8003452:	f000 f927 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 8003456:	4603      	mov	r3, r0
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e04d      	b.n	80034fc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003464:	b29b      	uxth	r3, r3
 8003466:	2bff      	cmp	r3, #255	@ 0xff
 8003468:	d90e      	bls.n	8003488 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	22ff      	movs	r2, #255	@ 0xff
 800346e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003474:	b2da      	uxtb	r2, r3
 8003476:	8979      	ldrh	r1, [r7, #10]
 8003478:	2300      	movs	r3, #0
 800347a:	9300      	str	r3, [sp, #0]
 800347c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003480:	68f8      	ldr	r0, [r7, #12]
 8003482:	f000 fad3 	bl	8003a2c <I2C_TransferConfig>
 8003486:	e00f      	b.n	80034a8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800348c:	b29a      	uxth	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003496:	b2da      	uxtb	r2, r3
 8003498:	8979      	ldrh	r1, [r7, #10]
 800349a:	2300      	movs	r3, #0
 800349c:	9300      	str	r3, [sp, #0]
 800349e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034a2:	68f8      	ldr	r0, [r7, #12]
 80034a4:	f000 fac2 	bl	8003a2c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034ac:	b29b      	uxth	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d19a      	bne.n	80033e8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80034b6:	68f8      	ldr	r0, [r7, #12]
 80034b8:	f000 f994 	bl	80037e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e01a      	b.n	80034fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2220      	movs	r2, #32
 80034cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	6859      	ldr	r1, [r3, #4]
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003508 <HAL_I2C_Mem_Read+0x230>)
 80034da:	400b      	ands	r3, r1
 80034dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2220      	movs	r2, #32
 80034e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	2200      	movs	r2, #0
 80034ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2200      	movs	r2, #0
 80034f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80034f6:	2300      	movs	r3, #0
 80034f8:	e000      	b.n	80034fc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80034fa:	2302      	movs	r3, #2
  }
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3718      	adds	r7, #24
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	80002400 	.word	0x80002400
 8003508:	fe00e800 	.word	0xfe00e800

0800350c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b086      	sub	sp, #24
 8003510:	af02      	add	r7, sp, #8
 8003512:	60f8      	str	r0, [r7, #12]
 8003514:	4608      	mov	r0, r1
 8003516:	4611      	mov	r1, r2
 8003518:	461a      	mov	r2, r3
 800351a:	4603      	mov	r3, r0
 800351c:	817b      	strh	r3, [r7, #10]
 800351e:	460b      	mov	r3, r1
 8003520:	813b      	strh	r3, [r7, #8]
 8003522:	4613      	mov	r3, r2
 8003524:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003526:	88fb      	ldrh	r3, [r7, #6]
 8003528:	b2da      	uxtb	r2, r3
 800352a:	8979      	ldrh	r1, [r7, #10]
 800352c:	4b20      	ldr	r3, [pc, #128]	@ (80035b0 <I2C_RequestMemoryWrite+0xa4>)
 800352e:	9300      	str	r3, [sp, #0]
 8003530:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003534:	68f8      	ldr	r0, [r7, #12]
 8003536:	f000 fa79 	bl	8003a2c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800353a:	69fa      	ldr	r2, [r7, #28]
 800353c:	69b9      	ldr	r1, [r7, #24]
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f000 f909 	bl	8003756 <I2C_WaitOnTXISFlagUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d001      	beq.n	800354e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e02c      	b.n	80035a8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800354e:	88fb      	ldrh	r3, [r7, #6]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d105      	bne.n	8003560 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003554:	893b      	ldrh	r3, [r7, #8]
 8003556:	b2da      	uxtb	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	629a      	str	r2, [r3, #40]	@ 0x28
 800355e:	e015      	b.n	800358c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003560:	893b      	ldrh	r3, [r7, #8]
 8003562:	0a1b      	lsrs	r3, r3, #8
 8003564:	b29b      	uxth	r3, r3
 8003566:	b2da      	uxtb	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800356e:	69fa      	ldr	r2, [r7, #28]
 8003570:	69b9      	ldr	r1, [r7, #24]
 8003572:	68f8      	ldr	r0, [r7, #12]
 8003574:	f000 f8ef 	bl	8003756 <I2C_WaitOnTXISFlagUntilTimeout>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e012      	b.n	80035a8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003582:	893b      	ldrh	r3, [r7, #8]
 8003584:	b2da      	uxtb	r2, r3
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	9300      	str	r3, [sp, #0]
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	2200      	movs	r2, #0
 8003594:	2180      	movs	r1, #128	@ 0x80
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 f884 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e000      	b.n	80035a8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80035a6:	2300      	movs	r3, #0
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3710      	adds	r7, #16
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	80002000 	.word	0x80002000

080035b4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af02      	add	r7, sp, #8
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	4608      	mov	r0, r1
 80035be:	4611      	mov	r1, r2
 80035c0:	461a      	mov	r2, r3
 80035c2:	4603      	mov	r3, r0
 80035c4:	817b      	strh	r3, [r7, #10]
 80035c6:	460b      	mov	r3, r1
 80035c8:	813b      	strh	r3, [r7, #8]
 80035ca:	4613      	mov	r3, r2
 80035cc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80035ce:	88fb      	ldrh	r3, [r7, #6]
 80035d0:	b2da      	uxtb	r2, r3
 80035d2:	8979      	ldrh	r1, [r7, #10]
 80035d4:	4b20      	ldr	r3, [pc, #128]	@ (8003658 <I2C_RequestMemoryRead+0xa4>)
 80035d6:	9300      	str	r3, [sp, #0]
 80035d8:	2300      	movs	r3, #0
 80035da:	68f8      	ldr	r0, [r7, #12]
 80035dc:	f000 fa26 	bl	8003a2c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035e0:	69fa      	ldr	r2, [r7, #28]
 80035e2:	69b9      	ldr	r1, [r7, #24]
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f000 f8b6 	bl	8003756 <I2C_WaitOnTXISFlagUntilTimeout>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e02c      	b.n	800364e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035f4:	88fb      	ldrh	r3, [r7, #6]
 80035f6:	2b01      	cmp	r3, #1
 80035f8:	d105      	bne.n	8003606 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035fa:	893b      	ldrh	r3, [r7, #8]
 80035fc:	b2da      	uxtb	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	629a      	str	r2, [r3, #40]	@ 0x28
 8003604:	e015      	b.n	8003632 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003606:	893b      	ldrh	r3, [r7, #8]
 8003608:	0a1b      	lsrs	r3, r3, #8
 800360a:	b29b      	uxth	r3, r3
 800360c:	b2da      	uxtb	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003614:	69fa      	ldr	r2, [r7, #28]
 8003616:	69b9      	ldr	r1, [r7, #24]
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f000 f89c 	bl	8003756 <I2C_WaitOnTXISFlagUntilTimeout>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d001      	beq.n	8003628 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e012      	b.n	800364e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003628:	893b      	ldrh	r3, [r7, #8]
 800362a:	b2da      	uxtb	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	2200      	movs	r2, #0
 800363a:	2140      	movs	r1, #64	@ 0x40
 800363c:	68f8      	ldr	r0, [r7, #12]
 800363e:	f000 f831 	bl	80036a4 <I2C_WaitOnFlagUntilTimeout>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003648:	2301      	movs	r3, #1
 800364a:	e000      	b.n	800364e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3710      	adds	r7, #16
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	80002000 	.word	0x80002000

0800365c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800365c:	b480      	push	{r7}
 800365e:	b083      	sub	sp, #12
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	699b      	ldr	r3, [r3, #24]
 800366a:	f003 0302 	and.w	r3, r3, #2
 800366e:	2b02      	cmp	r3, #2
 8003670:	d103      	bne.n	800367a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	2200      	movs	r2, #0
 8003678:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	f003 0301 	and.w	r3, r3, #1
 8003684:	2b01      	cmp	r3, #1
 8003686:	d007      	beq.n	8003698 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	699a      	ldr	r2, [r3, #24]
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f042 0201 	orr.w	r2, r2, #1
 8003696:	619a      	str	r2, [r3, #24]
  }
}
 8003698:	bf00      	nop
 800369a:	370c      	adds	r7, #12
 800369c:	46bd      	mov	sp, r7
 800369e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a2:	4770      	bx	lr

080036a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	60f8      	str	r0, [r7, #12]
 80036ac:	60b9      	str	r1, [r7, #8]
 80036ae:	603b      	str	r3, [r7, #0]
 80036b0:	4613      	mov	r3, r2
 80036b2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036b4:	e03b      	b.n	800372e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	6839      	ldr	r1, [r7, #0]
 80036ba:	68f8      	ldr	r0, [r7, #12]
 80036bc:	f000 f8d6 	bl	800386c <I2C_IsErrorOccurred>
 80036c0:	4603      	mov	r3, r0
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d001      	beq.n	80036ca <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e041      	b.n	800374e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d0:	d02d      	beq.n	800372e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036d2:	f7ff f82d 	bl	8002730 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	683a      	ldr	r2, [r7, #0]
 80036de:	429a      	cmp	r2, r3
 80036e0:	d302      	bcc.n	80036e8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d122      	bne.n	800372e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	699a      	ldr	r2, [r3, #24]
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	4013      	ands	r3, r2
 80036f2:	68ba      	ldr	r2, [r7, #8]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	bf0c      	ite	eq
 80036f8:	2301      	moveq	r3, #1
 80036fa:	2300      	movne	r3, #0
 80036fc:	b2db      	uxtb	r3, r3
 80036fe:	461a      	mov	r2, r3
 8003700:	79fb      	ldrb	r3, [r7, #7]
 8003702:	429a      	cmp	r2, r3
 8003704:	d113      	bne.n	800372e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800370a:	f043 0220 	orr.w	r2, r3, #32
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2220      	movs	r2, #32
 8003716:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e00f      	b.n	800374e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	699a      	ldr	r2, [r3, #24]
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	4013      	ands	r3, r2
 8003738:	68ba      	ldr	r2, [r7, #8]
 800373a:	429a      	cmp	r2, r3
 800373c:	bf0c      	ite	eq
 800373e:	2301      	moveq	r3, #1
 8003740:	2300      	movne	r3, #0
 8003742:	b2db      	uxtb	r3, r3
 8003744:	461a      	mov	r2, r3
 8003746:	79fb      	ldrb	r3, [r7, #7]
 8003748:	429a      	cmp	r2, r3
 800374a:	d0b4      	beq.n	80036b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}

08003756 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003756:	b580      	push	{r7, lr}
 8003758:	b084      	sub	sp, #16
 800375a:	af00      	add	r7, sp, #0
 800375c:	60f8      	str	r0, [r7, #12]
 800375e:	60b9      	str	r1, [r7, #8]
 8003760:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003762:	e033      	b.n	80037cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	68b9      	ldr	r1, [r7, #8]
 8003768:	68f8      	ldr	r0, [r7, #12]
 800376a:	f000 f87f 	bl	800386c <I2C_IsErrorOccurred>
 800376e:	4603      	mov	r3, r0
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003774:	2301      	movs	r3, #1
 8003776:	e031      	b.n	80037dc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800377e:	d025      	beq.n	80037cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003780:	f7fe ffd6 	bl	8002730 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	68ba      	ldr	r2, [r7, #8]
 800378c:	429a      	cmp	r2, r3
 800378e:	d302      	bcc.n	8003796 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d11a      	bne.n	80037cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	699b      	ldr	r3, [r3, #24]
 800379c:	f003 0302 	and.w	r3, r3, #2
 80037a0:	2b02      	cmp	r3, #2
 80037a2:	d013      	beq.n	80037cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037a8:	f043 0220 	orr.w	r2, r3, #32
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	2220      	movs	r2, #32
 80037b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80037c8:	2301      	movs	r3, #1
 80037ca:	e007      	b.n	80037dc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	699b      	ldr	r3, [r3, #24]
 80037d2:	f003 0302 	and.w	r3, r3, #2
 80037d6:	2b02      	cmp	r3, #2
 80037d8:	d1c4      	bne.n	8003764 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80037da:	2300      	movs	r3, #0
}
 80037dc:	4618      	mov	r0, r3
 80037de:	3710      	adds	r7, #16
 80037e0:	46bd      	mov	sp, r7
 80037e2:	bd80      	pop	{r7, pc}

080037e4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b084      	sub	sp, #16
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037f0:	e02f      	b.n	8003852 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	68b9      	ldr	r1, [r7, #8]
 80037f6:	68f8      	ldr	r0, [r7, #12]
 80037f8:	f000 f838 	bl	800386c <I2C_IsErrorOccurred>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d001      	beq.n	8003806 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e02d      	b.n	8003862 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003806:	f7fe ff93 	bl	8002730 <HAL_GetTick>
 800380a:	4602      	mov	r2, r0
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	429a      	cmp	r2, r3
 8003814:	d302      	bcc.n	800381c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d11a      	bne.n	8003852 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	f003 0320 	and.w	r3, r3, #32
 8003826:	2b20      	cmp	r3, #32
 8003828:	d013      	beq.n	8003852 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382e:	f043 0220 	orr.w	r2, r3, #32
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2220      	movs	r2, #32
 800383a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e007      	b.n	8003862 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	699b      	ldr	r3, [r3, #24]
 8003858:	f003 0320 	and.w	r3, r3, #32
 800385c:	2b20      	cmp	r3, #32
 800385e:	d1c8      	bne.n	80037f2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3710      	adds	r7, #16
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
	...

0800386c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b08a      	sub	sp, #40	@ 0x28
 8003870:	af00      	add	r7, sp, #0
 8003872:	60f8      	str	r0, [r7, #12]
 8003874:	60b9      	str	r1, [r7, #8]
 8003876:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003878:	2300      	movs	r3, #0
 800387a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	699b      	ldr	r3, [r3, #24]
 8003884:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003886:	2300      	movs	r3, #0
 8003888:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	f003 0310 	and.w	r3, r3, #16
 8003894:	2b00      	cmp	r3, #0
 8003896:	d068      	beq.n	800396a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2210      	movs	r2, #16
 800389e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80038a0:	e049      	b.n	8003936 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a8:	d045      	beq.n	8003936 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80038aa:	f7fe ff41 	bl	8002730 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	69fb      	ldr	r3, [r7, #28]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	68ba      	ldr	r2, [r7, #8]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d302      	bcc.n	80038c0 <I2C_IsErrorOccurred+0x54>
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d13a      	bne.n	8003936 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80038ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80038d2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	699b      	ldr	r3, [r3, #24]
 80038da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038e2:	d121      	bne.n	8003928 <I2C_IsErrorOccurred+0xbc>
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80038ea:	d01d      	beq.n	8003928 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80038ec:	7cfb      	ldrb	r3, [r7, #19]
 80038ee:	2b20      	cmp	r3, #32
 80038f0:	d01a      	beq.n	8003928 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	685a      	ldr	r2, [r3, #4]
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003900:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003902:	f7fe ff15 	bl	8002730 <HAL_GetTick>
 8003906:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003908:	e00e      	b.n	8003928 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800390a:	f7fe ff11 	bl	8002730 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b19      	cmp	r3, #25
 8003916:	d907      	bls.n	8003928 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003918:	6a3b      	ldr	r3, [r7, #32]
 800391a:	f043 0320 	orr.w	r3, r3, #32
 800391e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003920:	2301      	movs	r3, #1
 8003922:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003926:	e006      	b.n	8003936 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	f003 0320 	and.w	r3, r3, #32
 8003932:	2b20      	cmp	r3, #32
 8003934:	d1e9      	bne.n	800390a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	f003 0320 	and.w	r3, r3, #32
 8003940:	2b20      	cmp	r3, #32
 8003942:	d003      	beq.n	800394c <I2C_IsErrorOccurred+0xe0>
 8003944:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003948:	2b00      	cmp	r3, #0
 800394a:	d0aa      	beq.n	80038a2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800394c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003950:	2b00      	cmp	r3, #0
 8003952:	d103      	bne.n	800395c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	2220      	movs	r2, #32
 800395a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800395c:	6a3b      	ldr	r3, [r7, #32]
 800395e:	f043 0304 	orr.w	r3, r3, #4
 8003962:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	699b      	ldr	r3, [r3, #24]
 8003970:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003978:	2b00      	cmp	r3, #0
 800397a:	d00b      	beq.n	8003994 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800397c:	6a3b      	ldr	r3, [r7, #32]
 800397e:	f043 0301 	orr.w	r3, r3, #1
 8003982:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800398c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003994:	69bb      	ldr	r3, [r7, #24]
 8003996:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800399a:	2b00      	cmp	r3, #0
 800399c:	d00b      	beq.n	80039b6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800399e:	6a3b      	ldr	r3, [r7, #32]
 80039a0:	f043 0308 	orr.w	r3, r3, #8
 80039a4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80039ae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80039b6:	69bb      	ldr	r3, [r7, #24]
 80039b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00b      	beq.n	80039d8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80039c0:	6a3b      	ldr	r3, [r7, #32]
 80039c2:	f043 0302 	orr.w	r3, r3, #2
 80039c6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80039d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d01c      	beq.n	8003a1a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f7ff fe3b 	bl	800365c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	6859      	ldr	r1, [r3, #4]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	4b0d      	ldr	r3, [pc, #52]	@ (8003a28 <I2C_IsErrorOccurred+0x1bc>)
 80039f2:	400b      	ands	r3, r1
 80039f4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80039fa:	6a3b      	ldr	r3, [r7, #32]
 80039fc:	431a      	orrs	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2220      	movs	r2, #32
 8003a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003a1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3728      	adds	r7, #40	@ 0x28
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	fe00e800 	.word	0xfe00e800

08003a2c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a2c:	b480      	push	{r7}
 8003a2e:	b087      	sub	sp, #28
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	607b      	str	r3, [r7, #4]
 8003a36:	460b      	mov	r3, r1
 8003a38:	817b      	strh	r3, [r7, #10]
 8003a3a:	4613      	mov	r3, r2
 8003a3c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a3e:	897b      	ldrh	r3, [r7, #10]
 8003a40:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a44:	7a7b      	ldrb	r3, [r7, #9]
 8003a46:	041b      	lsls	r3, r3, #16
 8003a48:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a4c:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003a52:	6a3b      	ldr	r3, [r7, #32]
 8003a54:	4313      	orrs	r3, r2
 8003a56:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003a5a:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	685a      	ldr	r2, [r3, #4]
 8003a62:	6a3b      	ldr	r3, [r7, #32]
 8003a64:	0d5b      	lsrs	r3, r3, #21
 8003a66:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003a6a:	4b08      	ldr	r3, [pc, #32]	@ (8003a8c <I2C_TransferConfig+0x60>)
 8003a6c:	430b      	orrs	r3, r1
 8003a6e:	43db      	mvns	r3, r3
 8003a70:	ea02 0103 	and.w	r1, r2, r3
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	697a      	ldr	r2, [r7, #20]
 8003a7a:	430a      	orrs	r2, r1
 8003a7c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003a7e:	bf00      	nop
 8003a80:	371c      	adds	r7, #28
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
 8003a8a:	bf00      	nop
 8003a8c:	03ff63ff 	.word	0x03ff63ff

08003a90 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b20      	cmp	r3, #32
 8003aa4:	d138      	bne.n	8003b18 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d101      	bne.n	8003ab4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	e032      	b.n	8003b1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2224      	movs	r2, #36	@ 0x24
 8003ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0201 	bic.w	r2, r2, #1
 8003ad2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003ae2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6819      	ldr	r1, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	683a      	ldr	r2, [r7, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f042 0201 	orr.w	r2, r2, #1
 8003b02:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2220      	movs	r2, #32
 8003b08:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b14:	2300      	movs	r3, #0
 8003b16:	e000      	b.n	8003b1a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b18:	2302      	movs	r3, #2
  }
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	370c      	adds	r7, #12
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr

08003b26 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b26:	b480      	push	{r7}
 8003b28:	b085      	sub	sp, #20
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	6078      	str	r0, [r7, #4]
 8003b2e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	2b20      	cmp	r3, #32
 8003b3a:	d139      	bne.n	8003bb0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b42:	2b01      	cmp	r3, #1
 8003b44:	d101      	bne.n	8003b4a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003b46:	2302      	movs	r3, #2
 8003b48:	e033      	b.n	8003bb2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2224      	movs	r2, #36	@ 0x24
 8003b56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f022 0201 	bic.w	r2, r2, #1
 8003b68:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003b78:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003b7a:	683b      	ldr	r3, [r7, #0]
 8003b7c:	021b      	lsls	r3, r3, #8
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	4313      	orrs	r3, r2
 8003b82:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	68fa      	ldr	r2, [r7, #12]
 8003b8a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	681a      	ldr	r2, [r3, #0]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f042 0201 	orr.w	r2, r2, #1
 8003b9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2220      	movs	r2, #32
 8003ba0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003bac:	2300      	movs	r3, #0
 8003bae:	e000      	b.n	8003bb2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003bb0:	2302      	movs	r3, #2
  }
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3714      	adds	r7, #20
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
	...

08003bc0 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b085      	sub	sp, #20
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bc8:	2300      	movs	r3, #0
 8003bca:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8003bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8003bfc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d002      	beq.n	8003bde <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8003bd8:	2301      	movs	r3, #1
 8003bda:	73fb      	strb	r3, [r7, #15]
 8003bdc:	e007      	b.n	8003bee <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8003bde:	4b07      	ldr	r3, [pc, #28]	@ (8003bfc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f023 0204 	bic.w	r2, r3, #4
 8003be6:	4905      	ldr	r1, [pc, #20]	@ (8003bfc <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	4313      	orrs	r3, r2
 8003bec:	600b      	str	r3, [r1, #0]
  }

  return status;
 8003bee:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3714      	adds	r7, #20
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr
 8003bfc:	40030400 	.word	0x40030400

08003c00 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8003c00:	b480      	push	{r7}
 8003c02:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 8003c04:	4b05      	ldr	r3, [pc, #20]	@ (8003c1c <HAL_ICACHE_Enable+0x1c>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a04      	ldr	r2, [pc, #16]	@ (8003c1c <HAL_ICACHE_Enable+0x1c>)
 8003c0a:	f043 0301 	orr.w	r3, r3, #1
 8003c0e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	40030400 	.word	0x40030400

08003c20 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b085      	sub	sp, #20
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8003c28:	4b39      	ldr	r3, [pc, #228]	@ (8003d10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003c30:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8003c32:	68ba      	ldr	r2, [r7, #8]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d10b      	bne.n	8003c52 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c40:	d905      	bls.n	8003c4e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003c42:	4b33      	ldr	r3, [pc, #204]	@ (8003d10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	4a32      	ldr	r2, [pc, #200]	@ (8003d10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c4c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	e057      	b.n	8003d02 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c58:	d90a      	bls.n	8003c70 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8003c5a:	4b2d      	ldr	r3, [pc, #180]	@ (8003d10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c5c:	68db      	ldr	r3, [r3, #12]
 8003c5e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4313      	orrs	r3, r2
 8003c66:	4a2a      	ldr	r2, [pc, #168]	@ (8003d10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c6c:	60d3      	str	r3, [r2, #12]
 8003c6e:	e007      	b.n	8003c80 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8003c70:	4b27      	ldr	r3, [pc, #156]	@ (8003d10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8003c78:	4925      	ldr	r1, [pc, #148]	@ (8003d10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003c80:	4b24      	ldr	r3, [pc, #144]	@ (8003d14 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a24      	ldr	r2, [pc, #144]	@ (8003d18 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003c86:	fba2 2303 	umull	r2, r3, r2, r3
 8003c8a:	099b      	lsrs	r3, r3, #6
 8003c8c:	2232      	movs	r2, #50	@ 0x32
 8003c8e:	fb02 f303 	mul.w	r3, r2, r3
 8003c92:	4a21      	ldr	r2, [pc, #132]	@ (8003d18 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003c94:	fba2 2303 	umull	r2, r3, r2, r3
 8003c98:	099b      	lsrs	r3, r3, #6
 8003c9a:	3301      	adds	r3, #1
 8003c9c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003c9e:	e002      	b.n	8003ca6 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	3b01      	subs	r3, #1
 8003ca4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8003ca6:	4b1a      	ldr	r3, [pc, #104]	@ (8003d10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d102      	bne.n	8003cb8 <HAL_PWREx_ControlVoltageScaling+0x98>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d1f3      	bne.n	8003ca0 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d01b      	beq.n	8003cf6 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003cbe:	4b15      	ldr	r3, [pc, #84]	@ (8003d14 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a15      	ldr	r2, [pc, #84]	@ (8003d18 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc8:	099b      	lsrs	r3, r3, #6
 8003cca:	2232      	movs	r2, #50	@ 0x32
 8003ccc:	fb02 f303 	mul.w	r3, r2, r3
 8003cd0:	4a11      	ldr	r2, [pc, #68]	@ (8003d18 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8003cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd6:	099b      	lsrs	r3, r3, #6
 8003cd8:	3301      	adds	r3, #1
 8003cda:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003cdc:	e002      	b.n	8003ce4 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	3b01      	subs	r3, #1
 8003ce2:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8003ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8003d10 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8003ce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d102      	bne.n	8003cf6 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1f3      	bne.n	8003cde <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d101      	bne.n	8003d00 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e000      	b.n	8003d02 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3714      	adds	r7, #20
 8003d06:	46bd      	mov	sp, r7
 8003d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0c:	4770      	bx	lr
 8003d0e:	bf00      	nop
 8003d10:	46020800 	.word	0x46020800
 8003d14:	20000000 	.word	0x20000000
 8003d18:	10624dd3 	.word	0x10624dd3

08003d1c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8003d20:	4b04      	ldr	r3, [pc, #16]	@ (8003d34 <HAL_PWREx_GetVoltageRange+0x18>)
 8003d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
 8003d32:	bf00      	nop
 8003d34:	46020800 	.word	0x46020800

08003d38 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b085      	sub	sp, #20
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8003d40:	4b22      	ldr	r3, [pc, #136]	@ (8003dcc <HAL_PWREx_ConfigSupply+0x94>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a22      	ldr	r2, [pc, #136]	@ (8003dd0 <HAL_PWREx_ConfigSupply+0x98>)
 8003d46:	fba2 2303 	umull	r2, r3, r2, r3
 8003d4a:	099b      	lsrs	r3, r3, #6
 8003d4c:	2232      	movs	r2, #50	@ 0x32
 8003d4e:	fb02 f303 	mul.w	r3, r2, r3
 8003d52:	4a1f      	ldr	r2, [pc, #124]	@ (8003dd0 <HAL_PWREx_ConfigSupply+0x98>)
 8003d54:	fba2 2303 	umull	r2, r3, r2, r3
 8003d58:	099b      	lsrs	r3, r3, #6
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d113      	bne.n	8003d8c <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003d64:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd4 <HAL_PWREx_ConfigSupply+0x9c>)
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	4a1a      	ldr	r2, [pc, #104]	@ (8003dd4 <HAL_PWREx_ConfigSupply+0x9c>)
 8003d6a:	f023 0302 	bic.w	r3, r3, #2
 8003d6e:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003d70:	e002      	b.n	8003d78 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	3b01      	subs	r3, #1
 8003d76:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003d78:	4b16      	ldr	r3, [pc, #88]	@ (8003dd4 <HAL_PWREx_ConfigSupply+0x9c>)
 8003d7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d7c:	f003 0302 	and.w	r3, r3, #2
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d116      	bne.n	8003db2 <HAL_PWREx_ConfigSupply+0x7a>
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d1f3      	bne.n	8003d72 <HAL_PWREx_ConfigSupply+0x3a>
 8003d8a:	e012      	b.n	8003db2 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8003d8c:	4b11      	ldr	r3, [pc, #68]	@ (8003dd4 <HAL_PWREx_ConfigSupply+0x9c>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	4a10      	ldr	r2, [pc, #64]	@ (8003dd4 <HAL_PWREx_ConfigSupply+0x9c>)
 8003d92:	f043 0302 	orr.w	r3, r3, #2
 8003d96:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003d98:	e002      	b.n	8003da0 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8003da0:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd4 <HAL_PWREx_ConfigSupply+0x9c>)
 8003da2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d102      	bne.n	8003db2 <HAL_PWREx_ConfigSupply+0x7a>
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1f3      	bne.n	8003d9a <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d101      	bne.n	8003dbc <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	e000      	b.n	8003dbe <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3714      	adds	r7, #20
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	20000000 	.word	0x20000000
 8003dd0:	10624dd3 	.word	0x10624dd3
 8003dd4:	46020800 	.word	0x46020800

08003dd8 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8003ddc:	4b05      	ldr	r3, [pc, #20]	@ (8003df4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003dde:	691b      	ldr	r3, [r3, #16]
 8003de0:	4a04      	ldr	r2, [pc, #16]	@ (8003df4 <HAL_PWREx_EnableVddIO2+0x1c>)
 8003de2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003de6:	6113      	str	r3, [r2, #16]
}
 8003de8:	bf00      	nop
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	46020800 	.word	0x46020800

08003df8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 8003dfc:	4b05      	ldr	r3, [pc, #20]	@ (8003e14 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e00:	4a04      	ldr	r2, [pc, #16]	@ (8003e14 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003e02:	f043 0301 	orr.w	r3, r3, #1
 8003e06:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 8003e08:	bf00      	nop
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	46020800 	.word	0x46020800

08003e18 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08e      	sub	sp, #56	@ 0x38
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8003e20:	2300      	movs	r3, #0
 8003e22:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d102      	bne.n	8003e32 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	f000 bec8 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e32:	4b99      	ldr	r3, [pc, #612]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	f003 030c 	and.w	r3, r3, #12
 8003e3a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e3c:	4b96      	ldr	r3, [pc, #600]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003e3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e40:	f003 0303 	and.w	r3, r3, #3
 8003e44:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0310 	and.w	r3, r3, #16
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	f000 816c 	beq.w	800412c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d007      	beq.n	8003e6a <HAL_RCC_OscConfig+0x52>
 8003e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e5c:	2b0c      	cmp	r3, #12
 8003e5e:	f040 80de 	bne.w	800401e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	f040 80da 	bne.w	800401e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d102      	bne.n	8003e78 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	f000 bea5 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e7c:	4b86      	ldr	r3, [pc, #536]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d004      	beq.n	8003e92 <HAL_RCC_OscConfig+0x7a>
 8003e88:	4b83      	ldr	r3, [pc, #524]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003e90:	e005      	b.n	8003e9e <HAL_RCC_OscConfig+0x86>
 8003e92:	4b81      	ldr	r3, [pc, #516]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003e94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003e98:	041b      	lsls	r3, r3, #16
 8003e9a:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d255      	bcs.n	8003f4e <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003ea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d10a      	bne.n	8003ebe <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eac:	4618      	mov	r0, r3
 8003eae:	f001 f9d9 	bl	8005264 <RCC_SetFlashLatencyFromMSIRange>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d002      	beq.n	8003ebe <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	f000 be82 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003ebe:	4b76      	ldr	r3, [pc, #472]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003ec0:	689b      	ldr	r3, [r3, #8]
 8003ec2:	4a75      	ldr	r2, [pc, #468]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003ec4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003ec8:	6093      	str	r3, [r2, #8]
 8003eca:	4b73      	ldr	r3, [pc, #460]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed6:	4970      	ldr	r1, [pc, #448]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ee0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003ee4:	d309      	bcc.n	8003efa <HAL_RCC_OscConfig+0xe2>
 8003ee6:	4b6c      	ldr	r3, [pc, #432]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003ee8:	68db      	ldr	r3, [r3, #12]
 8003eea:	f023 021f 	bic.w	r2, r3, #31
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	4969      	ldr	r1, [pc, #420]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	60cb      	str	r3, [r1, #12]
 8003ef8:	e07e      	b.n	8003ff8 <HAL_RCC_OscConfig+0x1e0>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	da0a      	bge.n	8003f18 <HAL_RCC_OscConfig+0x100>
 8003f02:	4b65      	ldr	r3, [pc, #404]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f04:	68db      	ldr	r3, [r3, #12]
 8003f06:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6a1b      	ldr	r3, [r3, #32]
 8003f0e:	015b      	lsls	r3, r3, #5
 8003f10:	4961      	ldr	r1, [pc, #388]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f12:	4313      	orrs	r3, r2
 8003f14:	60cb      	str	r3, [r1, #12]
 8003f16:	e06f      	b.n	8003ff8 <HAL_RCC_OscConfig+0x1e0>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f20:	d30a      	bcc.n	8003f38 <HAL_RCC_OscConfig+0x120>
 8003f22:	4b5d      	ldr	r3, [pc, #372]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a1b      	ldr	r3, [r3, #32]
 8003f2e:	029b      	lsls	r3, r3, #10
 8003f30:	4959      	ldr	r1, [pc, #356]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	60cb      	str	r3, [r1, #12]
 8003f36:	e05f      	b.n	8003ff8 <HAL_RCC_OscConfig+0x1e0>
 8003f38:	4b57      	ldr	r3, [pc, #348]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6a1b      	ldr	r3, [r3, #32]
 8003f44:	03db      	lsls	r3, r3, #15
 8003f46:	4954      	ldr	r1, [pc, #336]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	60cb      	str	r3, [r1, #12]
 8003f4c:	e054      	b.n	8003ff8 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8003f4e:	4b52      	ldr	r3, [pc, #328]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	4a51      	ldr	r2, [pc, #324]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f54:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003f58:	6093      	str	r3, [r2, #8]
 8003f5a:	4b4f      	ldr	r3, [pc, #316]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f66:	494c      	ldr	r1, [pc, #304]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f70:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003f74:	d309      	bcc.n	8003f8a <HAL_RCC_OscConfig+0x172>
 8003f76:	4b48      	ldr	r3, [pc, #288]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f78:	68db      	ldr	r3, [r3, #12]
 8003f7a:	f023 021f 	bic.w	r2, r3, #31
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a1b      	ldr	r3, [r3, #32]
 8003f82:	4945      	ldr	r1, [pc, #276]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	60cb      	str	r3, [r1, #12]
 8003f88:	e028      	b.n	8003fdc <HAL_RCC_OscConfig+0x1c4>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	da0a      	bge.n	8003fa8 <HAL_RCC_OscConfig+0x190>
 8003f92:	4b41      	ldr	r3, [pc, #260]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	6a1b      	ldr	r3, [r3, #32]
 8003f9e:	015b      	lsls	r3, r3, #5
 8003fa0:	493d      	ldr	r1, [pc, #244]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003fa2:	4313      	orrs	r3, r2
 8003fa4:	60cb      	str	r3, [r1, #12]
 8003fa6:	e019      	b.n	8003fdc <HAL_RCC_OscConfig+0x1c4>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fb0:	d30a      	bcc.n	8003fc8 <HAL_RCC_OscConfig+0x1b0>
 8003fb2:	4b39      	ldr	r3, [pc, #228]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	029b      	lsls	r3, r3, #10
 8003fc0:	4935      	ldr	r1, [pc, #212]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	60cb      	str	r3, [r1, #12]
 8003fc6:	e009      	b.n	8003fdc <HAL_RCC_OscConfig+0x1c4>
 8003fc8:	4b33      	ldr	r3, [pc, #204]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a1b      	ldr	r3, [r3, #32]
 8003fd4:	03db      	lsls	r3, r3, #15
 8003fd6:	4930      	ldr	r1, [pc, #192]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d10a      	bne.n	8003ff8 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f001 f93c 	bl	8005264 <RCC_SetFlashLatencyFromMSIRange>
 8003fec:	4603      	mov	r3, r0
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d002      	beq.n	8003ff8 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	f000 bde5 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8003ff8:	f001 f8de 	bl	80051b8 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003ffc:	4b27      	ldr	r3, [pc, #156]	@ (800409c <HAL_RCC_OscConfig+0x284>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4618      	mov	r0, r3
 8004002:	f7fe fb0b 	bl	800261c <HAL_InitTick>
 8004006:	4603      	mov	r3, r0
 8004008:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 800400c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004010:	2b00      	cmp	r3, #0
 8004012:	f000 808a 	beq.w	800412a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8004016:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800401a:	f000 bdd2 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d066      	beq.n	80040f4 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8004026:	4b1c      	ldr	r3, [pc, #112]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a1b      	ldr	r2, [pc, #108]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 800402c:	f043 0301 	orr.w	r3, r3, #1
 8004030:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004032:	f7fe fb7d 	bl	8002730 <HAL_GetTick>
 8004036:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004038:	e009      	b.n	800404e <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800403a:	f7fe fb79 	bl	8002730 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	2b02      	cmp	r3, #2
 8004046:	d902      	bls.n	800404e <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8004048:	2303      	movs	r3, #3
 800404a:	f000 bdba 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800404e:	4b12      	ldr	r3, [pc, #72]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0304 	and.w	r3, r3, #4
 8004056:	2b00      	cmp	r3, #0
 8004058:	d0ef      	beq.n	800403a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800405a:	4b0f      	ldr	r3, [pc, #60]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	4a0e      	ldr	r2, [pc, #56]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8004060:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004064:	6093      	str	r3, [r2, #8]
 8004066:	4b0c      	ldr	r3, [pc, #48]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004072:	4909      	ldr	r1, [pc, #36]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8004074:	4313      	orrs	r3, r2
 8004076:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800407c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004080:	d30e      	bcc.n	80040a0 <HAL_RCC_OscConfig+0x288>
 8004082:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	f023 021f 	bic.w	r2, r3, #31
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6a1b      	ldr	r3, [r3, #32]
 800408e:	4902      	ldr	r1, [pc, #8]	@ (8004098 <HAL_RCC_OscConfig+0x280>)
 8004090:	4313      	orrs	r3, r2
 8004092:	60cb      	str	r3, [r1, #12]
 8004094:	e04a      	b.n	800412c <HAL_RCC_OscConfig+0x314>
 8004096:	bf00      	nop
 8004098:	46020c00 	.word	0x46020c00
 800409c:	20000020 	.word	0x20000020
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	da0a      	bge.n	80040be <HAL_RCC_OscConfig+0x2a6>
 80040a8:	4b98      	ldr	r3, [pc, #608]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	015b      	lsls	r3, r3, #5
 80040b6:	4995      	ldr	r1, [pc, #596]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80040b8:	4313      	orrs	r3, r2
 80040ba:	60cb      	str	r3, [r1, #12]
 80040bc:	e036      	b.n	800412c <HAL_RCC_OscConfig+0x314>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80040c6:	d30a      	bcc.n	80040de <HAL_RCC_OscConfig+0x2c6>
 80040c8:	4b90      	ldr	r3, [pc, #576]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80040ca:	68db      	ldr	r3, [r3, #12]
 80040cc:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6a1b      	ldr	r3, [r3, #32]
 80040d4:	029b      	lsls	r3, r3, #10
 80040d6:	498d      	ldr	r1, [pc, #564]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	60cb      	str	r3, [r1, #12]
 80040dc:	e026      	b.n	800412c <HAL_RCC_OscConfig+0x314>
 80040de:	4b8b      	ldr	r3, [pc, #556]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80040e0:	68db      	ldr	r3, [r3, #12]
 80040e2:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a1b      	ldr	r3, [r3, #32]
 80040ea:	03db      	lsls	r3, r3, #15
 80040ec:	4987      	ldr	r1, [pc, #540]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	60cb      	str	r3, [r1, #12]
 80040f2:	e01b      	b.n	800412c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80040f4:	4b85      	ldr	r3, [pc, #532]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a84      	ldr	r2, [pc, #528]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80040fa:	f023 0301 	bic.w	r3, r3, #1
 80040fe:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004100:	f7fe fb16 	bl	8002730 <HAL_GetTick>
 8004104:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8004106:	e009      	b.n	800411c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004108:	f7fe fb12 	bl	8002730 <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b02      	cmp	r3, #2
 8004114:	d902      	bls.n	800411c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	f000 bd53 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800411c:	4b7b      	ldr	r3, [pc, #492]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0304 	and.w	r3, r3, #4
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1ef      	bne.n	8004108 <HAL_RCC_OscConfig+0x2f0>
 8004128:	e000      	b.n	800412c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800412a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0301 	and.w	r3, r3, #1
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 808b 	beq.w	8004250 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800413a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800413c:	2b08      	cmp	r3, #8
 800413e:	d005      	beq.n	800414c <HAL_RCC_OscConfig+0x334>
 8004140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004142:	2b0c      	cmp	r3, #12
 8004144:	d109      	bne.n	800415a <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004146:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004148:	2b03      	cmp	r3, #3
 800414a:	d106      	bne.n	800415a <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d17d      	bne.n	8004250 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8004154:	2301      	movs	r3, #1
 8004156:	f000 bd34 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	685b      	ldr	r3, [r3, #4]
 800415e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004162:	d106      	bne.n	8004172 <HAL_RCC_OscConfig+0x35a>
 8004164:	4b69      	ldr	r3, [pc, #420]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a68      	ldr	r2, [pc, #416]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 800416a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800416e:	6013      	str	r3, [r2, #0]
 8004170:	e041      	b.n	80041f6 <HAL_RCC_OscConfig+0x3de>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800417a:	d112      	bne.n	80041a2 <HAL_RCC_OscConfig+0x38a>
 800417c:	4b63      	ldr	r3, [pc, #396]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a62      	ldr	r2, [pc, #392]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 8004182:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004186:	6013      	str	r3, [r2, #0]
 8004188:	4b60      	ldr	r3, [pc, #384]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a5f      	ldr	r2, [pc, #380]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 800418e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8004192:	6013      	str	r3, [r2, #0]
 8004194:	4b5d      	ldr	r3, [pc, #372]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4a5c      	ldr	r2, [pc, #368]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 800419a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800419e:	6013      	str	r3, [r2, #0]
 80041a0:	e029      	b.n	80041f6 <HAL_RCC_OscConfig+0x3de>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 80041aa:	d112      	bne.n	80041d2 <HAL_RCC_OscConfig+0x3ba>
 80041ac:	4b57      	ldr	r3, [pc, #348]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a56      	ldr	r2, [pc, #344]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041b2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041b6:	6013      	str	r3, [r2, #0]
 80041b8:	4b54      	ldr	r3, [pc, #336]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a53      	ldr	r2, [pc, #332]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80041c2:	6013      	str	r3, [r2, #0]
 80041c4:	4b51      	ldr	r3, [pc, #324]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	4a50      	ldr	r2, [pc, #320]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041ce:	6013      	str	r3, [r2, #0]
 80041d0:	e011      	b.n	80041f6 <HAL_RCC_OscConfig+0x3de>
 80041d2:	4b4e      	ldr	r3, [pc, #312]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a4d      	ldr	r2, [pc, #308]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041dc:	6013      	str	r3, [r2, #0]
 80041de:	4b4b      	ldr	r3, [pc, #300]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	4a4a      	ldr	r2, [pc, #296]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041e4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041e8:	6013      	str	r3, [r2, #0]
 80041ea:	4b48      	ldr	r3, [pc, #288]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	4a47      	ldr	r2, [pc, #284]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80041f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80041f4:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d014      	beq.n	8004228 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80041fe:	f7fe fa97 	bl	8002730 <HAL_GetTick>
 8004202:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004204:	e009      	b.n	800421a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004206:	f7fe fa93 	bl	8002730 <HAL_GetTick>
 800420a:	4602      	mov	r2, r0
 800420c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800420e:	1ad3      	subs	r3, r2, r3
 8004210:	2b64      	cmp	r3, #100	@ 0x64
 8004212:	d902      	bls.n	800421a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8004214:	2303      	movs	r3, #3
 8004216:	f000 bcd4 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800421a:	4b3c      	ldr	r3, [pc, #240]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d0ef      	beq.n	8004206 <HAL_RCC_OscConfig+0x3ee>
 8004226:	e013      	b.n	8004250 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8004228:	f7fe fa82 	bl	8002730 <HAL_GetTick>
 800422c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800422e:	e009      	b.n	8004244 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004230:	f7fe fa7e 	bl	8002730 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b64      	cmp	r3, #100	@ 0x64
 800423c:	d902      	bls.n	8004244 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	f000 bcbf 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004244:	4b31      	ldr	r3, [pc, #196]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800424c:	2b00      	cmp	r3, #0
 800424e:	d1ef      	bne.n	8004230 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0302 	and.w	r3, r3, #2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d05f      	beq.n	800431c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800425c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800425e:	2b04      	cmp	r3, #4
 8004260:	d005      	beq.n	800426e <HAL_RCC_OscConfig+0x456>
 8004262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004264:	2b0c      	cmp	r3, #12
 8004266:	d114      	bne.n	8004292 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800426a:	2b02      	cmp	r3, #2
 800426c:	d111      	bne.n	8004292 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d102      	bne.n	800427c <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8004276:	2301      	movs	r3, #1
 8004278:	f000 bca3 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800427c:	4b23      	ldr	r3, [pc, #140]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 800427e:	691b      	ldr	r3, [r3, #16]
 8004280:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	041b      	lsls	r3, r3, #16
 800428a:	4920      	ldr	r1, [pc, #128]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 800428c:	4313      	orrs	r3, r2
 800428e:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8004290:	e044      	b.n	800431c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d024      	beq.n	80042e4 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 800429a:	4b1c      	ldr	r3, [pc, #112]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4a1b      	ldr	r2, [pc, #108]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80042a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042a4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80042a6:	f7fe fa43 	bl	8002730 <HAL_GetTick>
 80042aa:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042ac:	e009      	b.n	80042c2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042ae:	f7fe fa3f 	bl	8002730 <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	2b02      	cmp	r3, #2
 80042ba:	d902      	bls.n	80042c2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	f000 bc80 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042c2:	4b12      	ldr	r3, [pc, #72]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d0ef      	beq.n	80042ae <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80042ce:	4b0f      	ldr	r3, [pc, #60]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	041b      	lsls	r3, r3, #16
 80042dc:	490b      	ldr	r1, [pc, #44]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80042de:	4313      	orrs	r3, r2
 80042e0:	610b      	str	r3, [r1, #16]
 80042e2:	e01b      	b.n	800431c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 80042e4:	4b09      	ldr	r3, [pc, #36]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	4a08      	ldr	r2, [pc, #32]	@ (800430c <HAL_RCC_OscConfig+0x4f4>)
 80042ea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042ee:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80042f0:	f7fe fa1e 	bl	8002730 <HAL_GetTick>
 80042f4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042f6:	e00b      	b.n	8004310 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042f8:	f7fe fa1a 	bl	8002730 <HAL_GetTick>
 80042fc:	4602      	mov	r2, r0
 80042fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004300:	1ad3      	subs	r3, r2, r3
 8004302:	2b02      	cmp	r3, #2
 8004304:	d904      	bls.n	8004310 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8004306:	2303      	movs	r3, #3
 8004308:	f000 bc5b 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
 800430c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004310:	4baf      	ldr	r3, [pc, #700]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004318:	2b00      	cmp	r3, #0
 800431a:	d1ed      	bne.n	80042f8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0308 	and.w	r3, r3, #8
 8004324:	2b00      	cmp	r3, #0
 8004326:	f000 80c8 	beq.w	80044ba <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800432a:	2300      	movs	r3, #0
 800432c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004330:	4ba7      	ldr	r3, [pc, #668]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004332:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004336:	f003 0304 	and.w	r3, r3, #4
 800433a:	2b00      	cmp	r3, #0
 800433c:	d111      	bne.n	8004362 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800433e:	4ba4      	ldr	r3, [pc, #656]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004340:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004344:	4aa2      	ldr	r2, [pc, #648]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004346:	f043 0304 	orr.w	r3, r3, #4
 800434a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800434e:	4ba0      	ldr	r3, [pc, #640]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004350:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004354:	f003 0304 	and.w	r3, r3, #4
 8004358:	617b      	str	r3, [r7, #20]
 800435a:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 800435c:	2301      	movs	r3, #1
 800435e:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004362:	4b9c      	ldr	r3, [pc, #624]	@ (80045d4 <HAL_RCC_OscConfig+0x7bc>)
 8004364:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	d119      	bne.n	80043a2 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800436e:	4b99      	ldr	r3, [pc, #612]	@ (80045d4 <HAL_RCC_OscConfig+0x7bc>)
 8004370:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004372:	4a98      	ldr	r2, [pc, #608]	@ (80045d4 <HAL_RCC_OscConfig+0x7bc>)
 8004374:	f043 0301 	orr.w	r3, r3, #1
 8004378:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800437a:	f7fe f9d9 	bl	8002730 <HAL_GetTick>
 800437e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004380:	e009      	b.n	8004396 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004382:	f7fe f9d5 	bl	8002730 <HAL_GetTick>
 8004386:	4602      	mov	r2, r0
 8004388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800438a:	1ad3      	subs	r3, r2, r3
 800438c:	2b02      	cmp	r3, #2
 800438e:	d902      	bls.n	8004396 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	f000 bc16 	b.w	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004396:	4b8f      	ldr	r3, [pc, #572]	@ (80045d4 <HAL_RCC_OscConfig+0x7bc>)
 8004398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800439a:	f003 0301 	and.w	r3, r3, #1
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d0ef      	beq.n	8004382 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d05f      	beq.n	800446a <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 80043aa:	4b89      	ldr	r3, [pc, #548]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 80043ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043b0:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	699a      	ldr	r2, [r3, #24]
 80043b6:	6a3b      	ldr	r3, [r7, #32]
 80043b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043bc:	429a      	cmp	r2, r3
 80043be:	d037      	beq.n	8004430 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80043c0:	6a3b      	ldr	r3, [r7, #32]
 80043c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d006      	beq.n	80043d8 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 80043ca:	6a3b      	ldr	r3, [r7, #32]
 80043cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d101      	bne.n	80043d8 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	e3f4      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 80043d8:	6a3b      	ldr	r3, [r7, #32]
 80043da:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d01b      	beq.n	800441a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 80043e2:	4b7b      	ldr	r3, [pc, #492]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 80043e4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043e8:	4a79      	ldr	r2, [pc, #484]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 80043ea:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80043ee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 80043f2:	f7fe f99d 	bl	8002730 <HAL_GetTick>
 80043f6:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80043f8:	e008      	b.n	800440c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80043fa:	f7fe f999 	bl	8002730 <HAL_GetTick>
 80043fe:	4602      	mov	r2, r0
 8004400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	2b05      	cmp	r3, #5
 8004406:	d901      	bls.n	800440c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8004408:	2303      	movs	r3, #3
 800440a:	e3da      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800440c:	4b70      	ldr	r3, [pc, #448]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 800440e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004412:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d1ef      	bne.n	80043fa <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800441a:	4b6d      	ldr	r3, [pc, #436]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 800441c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004420:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	699b      	ldr	r3, [r3, #24]
 8004428:	4969      	ldr	r1, [pc, #420]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 800442a:	4313      	orrs	r3, r2
 800442c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8004430:	4b67      	ldr	r3, [pc, #412]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004432:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004436:	4a66      	ldr	r2, [pc, #408]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004438:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800443c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8004440:	f7fe f976 	bl	8002730 <HAL_GetTick>
 8004444:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8004446:	e008      	b.n	800445a <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004448:	f7fe f972 	bl	8002730 <HAL_GetTick>
 800444c:	4602      	mov	r2, r0
 800444e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004450:	1ad3      	subs	r3, r2, r3
 8004452:	2b05      	cmp	r3, #5
 8004454:	d901      	bls.n	800445a <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e3b3      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 800445a:	4b5d      	ldr	r3, [pc, #372]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 800445c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004460:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004464:	2b00      	cmp	r3, #0
 8004466:	d0ef      	beq.n	8004448 <HAL_RCC_OscConfig+0x630>
 8004468:	e01b      	b.n	80044a2 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 800446a:	4b59      	ldr	r3, [pc, #356]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 800446c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004470:	4a57      	ldr	r2, [pc, #348]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004472:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8004476:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 800447a:	f7fe f959 	bl	8002730 <HAL_GetTick>
 800447e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004480:	e008      	b.n	8004494 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004482:	f7fe f955 	bl	8002730 <HAL_GetTick>
 8004486:	4602      	mov	r2, r0
 8004488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800448a:	1ad3      	subs	r3, r2, r3
 800448c:	2b05      	cmp	r3, #5
 800448e:	d901      	bls.n	8004494 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8004490:	2303      	movs	r3, #3
 8004492:	e396      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8004494:	4b4e      	ldr	r3, [pc, #312]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004496:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800449a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d1ef      	bne.n	8004482 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80044a2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d107      	bne.n	80044ba <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044aa:	4b49      	ldr	r3, [pc, #292]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 80044ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044b0:	4a47      	ldr	r2, [pc, #284]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 80044b2:	f023 0304 	bic.w	r3, r3, #4
 80044b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	f000 8111 	beq.w	80046ea <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 80044c8:	2300      	movs	r3, #0
 80044ca:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044ce:	4b40      	ldr	r3, [pc, #256]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 80044d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044d4:	f003 0304 	and.w	r3, r3, #4
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d111      	bne.n	8004500 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044dc:	4b3c      	ldr	r3, [pc, #240]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 80044de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044e2:	4a3b      	ldr	r2, [pc, #236]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 80044e4:	f043 0304 	orr.w	r3, r3, #4
 80044e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80044ec:	4b38      	ldr	r3, [pc, #224]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 80044ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044f2:	f003 0304 	and.w	r3, r3, #4
 80044f6:	613b      	str	r3, [r7, #16]
 80044f8:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 80044fa:	2301      	movs	r3, #1
 80044fc:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004500:	4b34      	ldr	r3, [pc, #208]	@ (80045d4 <HAL_RCC_OscConfig+0x7bc>)
 8004502:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004504:	f003 0301 	and.w	r3, r3, #1
 8004508:	2b00      	cmp	r3, #0
 800450a:	d118      	bne.n	800453e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800450c:	4b31      	ldr	r3, [pc, #196]	@ (80045d4 <HAL_RCC_OscConfig+0x7bc>)
 800450e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004510:	4a30      	ldr	r2, [pc, #192]	@ (80045d4 <HAL_RCC_OscConfig+0x7bc>)
 8004512:	f043 0301 	orr.w	r3, r3, #1
 8004516:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004518:	f7fe f90a 	bl	8002730 <HAL_GetTick>
 800451c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800451e:	e008      	b.n	8004532 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004520:	f7fe f906 	bl	8002730 <HAL_GetTick>
 8004524:	4602      	mov	r2, r0
 8004526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004528:	1ad3      	subs	r3, r2, r3
 800452a:	2b02      	cmp	r3, #2
 800452c:	d901      	bls.n	8004532 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800452e:	2303      	movs	r3, #3
 8004530:	e347      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004532:	4b28      	ldr	r3, [pc, #160]	@ (80045d4 <HAL_RCC_OscConfig+0x7bc>)
 8004534:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b00      	cmp	r3, #0
 800453c:	d0f0      	beq.n	8004520 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f003 0301 	and.w	r3, r3, #1
 8004546:	2b00      	cmp	r3, #0
 8004548:	d01f      	beq.n	800458a <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f003 0304 	and.w	r3, r3, #4
 8004552:	2b00      	cmp	r3, #0
 8004554:	d010      	beq.n	8004578 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004556:	4b1e      	ldr	r3, [pc, #120]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004558:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800455c:	4a1c      	ldr	r2, [pc, #112]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 800455e:	f043 0304 	orr.w	r3, r3, #4
 8004562:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004566:	4b1a      	ldr	r3, [pc, #104]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004568:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800456c:	4a18      	ldr	r2, [pc, #96]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 800456e:	f043 0301 	orr.w	r3, r3, #1
 8004572:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004576:	e018      	b.n	80045aa <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004578:	4b15      	ldr	r3, [pc, #84]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 800457a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800457e:	4a14      	ldr	r2, [pc, #80]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004580:	f043 0301 	orr.w	r3, r3, #1
 8004584:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004588:	e00f      	b.n	80045aa <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800458a:	4b11      	ldr	r3, [pc, #68]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 800458c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004590:	4a0f      	ldr	r2, [pc, #60]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 8004592:	f023 0301 	bic.w	r3, r3, #1
 8004596:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800459a:	4b0d      	ldr	r3, [pc, #52]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 800459c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045a0:	4a0b      	ldr	r2, [pc, #44]	@ (80045d0 <HAL_RCC_OscConfig+0x7b8>)
 80045a2:	f023 0304 	bic.w	r3, r3, #4
 80045a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d057      	beq.n	8004662 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 80045b2:	f7fe f8bd 	bl	8002730 <HAL_GetTick>
 80045b6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045b8:	e00e      	b.n	80045d8 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80045ba:	f7fe f8b9 	bl	8002730 <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d905      	bls.n	80045d8 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e2f8      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
 80045d0:	46020c00 	.word	0x46020c00
 80045d4:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80045d8:	4b9c      	ldr	r3, [pc, #624]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80045da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045de:	f003 0302 	and.w	r3, r3, #2
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d0e9      	beq.n	80045ba <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	689b      	ldr	r3, [r3, #8]
 80045ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d01b      	beq.n	800462a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80045f2:	4b96      	ldr	r3, [pc, #600]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80045f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80045f8:	4a94      	ldr	r2, [pc, #592]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80045fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80045fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8004602:	e00a      	b.n	800461a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004604:	f7fe f894 	bl	8002730 <HAL_GetTick>
 8004608:	4602      	mov	r2, r0
 800460a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800460c:	1ad3      	subs	r3, r2, r3
 800460e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004612:	4293      	cmp	r3, r2
 8004614:	d901      	bls.n	800461a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8004616:	2303      	movs	r3, #3
 8004618:	e2d3      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800461a:	4b8c      	ldr	r3, [pc, #560]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 800461c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004620:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004624:	2b00      	cmp	r3, #0
 8004626:	d0ed      	beq.n	8004604 <HAL_RCC_OscConfig+0x7ec>
 8004628:	e053      	b.n	80046d2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800462a:	4b88      	ldr	r3, [pc, #544]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 800462c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004630:	4a86      	ldr	r2, [pc, #536]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004632:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004636:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800463a:	e00a      	b.n	8004652 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800463c:	f7fe f878 	bl	8002730 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800464a:	4293      	cmp	r3, r2
 800464c:	d901      	bls.n	8004652 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e2b7      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8004652:	4b7e      	ldr	r3, [pc, #504]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004654:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004658:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1ed      	bne.n	800463c <HAL_RCC_OscConfig+0x824>
 8004660:	e037      	b.n	80046d2 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8004662:	f7fe f865 	bl	8002730 <HAL_GetTick>
 8004666:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004668:	e00a      	b.n	8004680 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800466a:	f7fe f861 	bl	8002730 <HAL_GetTick>
 800466e:	4602      	mov	r2, r0
 8004670:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004672:	1ad3      	subs	r3, r2, r3
 8004674:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004678:	4293      	cmp	r3, r2
 800467a:	d901      	bls.n	8004680 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 800467c:	2303      	movs	r3, #3
 800467e:	e2a0      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004680:	4b72      	ldr	r3, [pc, #456]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004682:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004686:	f003 0302 	and.w	r3, r3, #2
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1ed      	bne.n	800466a <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800468e:	4b6f      	ldr	r3, [pc, #444]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004690:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004694:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004698:	2b00      	cmp	r3, #0
 800469a:	d01a      	beq.n	80046d2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800469c:	4b6b      	ldr	r3, [pc, #428]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 800469e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046a2:	4a6a      	ldr	r2, [pc, #424]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80046a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046a8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80046ac:	e00a      	b.n	80046c4 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ae:	f7fe f83f 	bl	8002730 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046bc:	4293      	cmp	r3, r2
 80046be:	d901      	bls.n	80046c4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e27e      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80046c4:	4b61      	ldr	r3, [pc, #388]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80046c6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80046ca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d1ed      	bne.n	80046ae <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80046d2:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d107      	bne.n	80046ea <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046da:	4b5c      	ldr	r3, [pc, #368]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80046dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80046e0:	4a5a      	ldr	r2, [pc, #360]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80046e2:	f023 0304 	bic.w	r3, r3, #4
 80046e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f003 0320 	and.w	r3, r3, #32
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d036      	beq.n	8004764 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d019      	beq.n	8004732 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 80046fe:	4b53      	ldr	r3, [pc, #332]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a52      	ldr	r2, [pc, #328]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004708:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800470a:	f7fe f811 	bl	8002730 <HAL_GetTick>
 800470e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004710:	e008      	b.n	8004724 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004712:	f7fe f80d 	bl	8002730 <HAL_GetTick>
 8004716:	4602      	mov	r2, r0
 8004718:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800471a:	1ad3      	subs	r3, r2, r3
 800471c:	2b02      	cmp	r3, #2
 800471e:	d901      	bls.n	8004724 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e24e      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8004724:	4b49      	ldr	r3, [pc, #292]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800472c:	2b00      	cmp	r3, #0
 800472e:	d0f0      	beq.n	8004712 <HAL_RCC_OscConfig+0x8fa>
 8004730:	e018      	b.n	8004764 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8004732:	4b46      	ldr	r3, [pc, #280]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a45      	ldr	r2, [pc, #276]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004738:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800473c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800473e:	f7fd fff7 	bl	8002730 <HAL_GetTick>
 8004742:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004744:	e008      	b.n	8004758 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004746:	f7fd fff3 	bl	8002730 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e234      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8004758:	4b3c      	ldr	r3, [pc, #240]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d1f0      	bne.n	8004746 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800476c:	2b00      	cmp	r3, #0
 800476e:	d036      	beq.n	80047de <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004774:	2b00      	cmp	r3, #0
 8004776:	d019      	beq.n	80047ac <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8004778:	4b34      	ldr	r3, [pc, #208]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	4a33      	ldr	r2, [pc, #204]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 800477e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004782:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004784:	f7fd ffd4 	bl	8002730 <HAL_GetTick>
 8004788:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800478a:	e008      	b.n	800479e <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 800478c:	f7fd ffd0 	bl	8002730 <HAL_GetTick>
 8004790:	4602      	mov	r2, r0
 8004792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004794:	1ad3      	subs	r3, r2, r3
 8004796:	2b02      	cmp	r3, #2
 8004798:	d901      	bls.n	800479e <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 800479a:	2303      	movs	r3, #3
 800479c:	e211      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 800479e:	4b2b      	ldr	r3, [pc, #172]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d0f0      	beq.n	800478c <HAL_RCC_OscConfig+0x974>
 80047aa:	e018      	b.n	80047de <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80047ac:	4b27      	ldr	r3, [pc, #156]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a26      	ldr	r2, [pc, #152]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80047b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80047b6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80047b8:	f7fd ffba 	bl	8002730 <HAL_GetTick>
 80047bc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80047be:	e008      	b.n	80047d2 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80047c0:	f7fd ffb6 	bl	8002730 <HAL_GetTick>
 80047c4:	4602      	mov	r2, r0
 80047c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	2b02      	cmp	r3, #2
 80047cc:	d901      	bls.n	80047d2 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 80047ce:	2303      	movs	r3, #3
 80047d0:	e1f7      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 80047d2:	4b1e      	ldr	r3, [pc, #120]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d1f0      	bne.n	80047c0 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d07f      	beq.n	80048ea <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d062      	beq.n	80048b8 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 80047f2:	4b16      	ldr	r3, [pc, #88]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	4a15      	ldr	r2, [pc, #84]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 80047f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80047fc:	6093      	str	r3, [r2, #8]
 80047fe:	4b13      	ldr	r3, [pc, #76]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800480a:	4910      	ldr	r1, [pc, #64]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 800480c:	4313      	orrs	r3, r2
 800480e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004814:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004818:	d309      	bcc.n	800482e <HAL_RCC_OscConfig+0xa16>
 800481a:	4b0c      	ldr	r3, [pc, #48]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 800481c:	68db      	ldr	r3, [r3, #12]
 800481e:	f023 021f 	bic.w	r2, r3, #31
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6a1b      	ldr	r3, [r3, #32]
 8004826:	4909      	ldr	r1, [pc, #36]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004828:	4313      	orrs	r3, r2
 800482a:	60cb      	str	r3, [r1, #12]
 800482c:	e02a      	b.n	8004884 <HAL_RCC_OscConfig+0xa6c>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004832:	2b00      	cmp	r3, #0
 8004834:	da0c      	bge.n	8004850 <HAL_RCC_OscConfig+0xa38>
 8004836:	4b05      	ldr	r3, [pc, #20]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004838:	68db      	ldr	r3, [r3, #12]
 800483a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a1b      	ldr	r3, [r3, #32]
 8004842:	015b      	lsls	r3, r3, #5
 8004844:	4901      	ldr	r1, [pc, #4]	@ (800484c <HAL_RCC_OscConfig+0xa34>)
 8004846:	4313      	orrs	r3, r2
 8004848:	60cb      	str	r3, [r1, #12]
 800484a:	e01b      	b.n	8004884 <HAL_RCC_OscConfig+0xa6c>
 800484c:	46020c00 	.word	0x46020c00
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004854:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004858:	d30a      	bcc.n	8004870 <HAL_RCC_OscConfig+0xa58>
 800485a:	4ba1      	ldr	r3, [pc, #644]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	029b      	lsls	r3, r3, #10
 8004868:	499d      	ldr	r1, [pc, #628]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 800486a:	4313      	orrs	r3, r2
 800486c:	60cb      	str	r3, [r1, #12]
 800486e:	e009      	b.n	8004884 <HAL_RCC_OscConfig+0xa6c>
 8004870:	4b9b      	ldr	r3, [pc, #620]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6a1b      	ldr	r3, [r3, #32]
 800487c:	03db      	lsls	r3, r3, #15
 800487e:	4998      	ldr	r1, [pc, #608]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004880:	4313      	orrs	r3, r2
 8004882:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8004884:	4b96      	ldr	r3, [pc, #600]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a95      	ldr	r2, [pc, #596]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 800488a:	f043 0310 	orr.w	r3, r3, #16
 800488e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8004890:	f7fd ff4e 	bl	8002730 <HAL_GetTick>
 8004894:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8004896:	e008      	b.n	80048aa <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8004898:	f7fd ff4a 	bl	8002730 <HAL_GetTick>
 800489c:	4602      	mov	r2, r0
 800489e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	2b02      	cmp	r3, #2
 80048a4:	d901      	bls.n	80048aa <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80048a6:	2303      	movs	r3, #3
 80048a8:	e18b      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80048aa:	4b8d      	ldr	r3, [pc, #564]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f003 0320 	and.w	r3, r3, #32
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d0f0      	beq.n	8004898 <HAL_RCC_OscConfig+0xa80>
 80048b6:	e018      	b.n	80048ea <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 80048b8:	4b89      	ldr	r3, [pc, #548]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a88      	ldr	r2, [pc, #544]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 80048be:	f023 0310 	bic.w	r3, r3, #16
 80048c2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80048c4:	f7fd ff34 	bl	8002730 <HAL_GetTick>
 80048c8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80048cc:	f7fd ff30 	bl	8002730 <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e171      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 80048de:	4b80      	ldr	r3, [pc, #512]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 0320 	and.w	r3, r3, #32
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d1f0      	bne.n	80048cc <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	f000 8166 	beq.w	8004bc0 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 80048f4:	2300      	movs	r3, #0
 80048f6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048fa:	4b79      	ldr	r3, [pc, #484]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	f003 030c 	and.w	r3, r3, #12
 8004902:	2b0c      	cmp	r3, #12
 8004904:	f000 80f2 	beq.w	8004aec <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800490c:	2b02      	cmp	r3, #2
 800490e:	f040 80c5 	bne.w	8004a9c <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004912:	4b73      	ldr	r3, [pc, #460]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a72      	ldr	r2, [pc, #456]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004918:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800491c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800491e:	f7fd ff07 	bl	8002730 <HAL_GetTick>
 8004922:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004924:	e008      	b.n	8004938 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004926:	f7fd ff03 	bl	8002730 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e144      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004938:	4b69      	ldr	r3, [pc, #420]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1f0      	bne.n	8004926 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004944:	4b66      	ldr	r3, [pc, #408]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004946:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800494a:	f003 0304 	and.w	r3, r3, #4
 800494e:	2b00      	cmp	r3, #0
 8004950:	d111      	bne.n	8004976 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8004952:	4b63      	ldr	r3, [pc, #396]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004954:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004958:	4a61      	ldr	r2, [pc, #388]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 800495a:	f043 0304 	orr.w	r3, r3, #4
 800495e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004962:	4b5f      	ldr	r3, [pc, #380]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004964:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004968:	f003 0304 	and.w	r3, r3, #4
 800496c:	60fb      	str	r3, [r7, #12]
 800496e:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8004970:	2301      	movs	r3, #1
 8004972:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8004976:	4b5b      	ldr	r3, [pc, #364]	@ (8004ae4 <HAL_RCC_OscConfig+0xccc>)
 8004978:	68db      	ldr	r3, [r3, #12]
 800497a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800497e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004982:	d102      	bne.n	800498a <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8004984:	2301      	movs	r3, #1
 8004986:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800498a:	4b56      	ldr	r3, [pc, #344]	@ (8004ae4 <HAL_RCC_OscConfig+0xccc>)
 800498c:	68db      	ldr	r3, [r3, #12]
 800498e:	4a55      	ldr	r2, [pc, #340]	@ (8004ae4 <HAL_RCC_OscConfig+0xccc>)
 8004990:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004994:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8004996:	4b52      	ldr	r3, [pc, #328]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800499a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800499e:	f023 0303 	bic.w	r3, r3, #3
 80049a2:	687a      	ldr	r2, [r7, #4]
 80049a4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80049a6:	687a      	ldr	r2, [r7, #4]
 80049a8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80049aa:	3a01      	subs	r2, #1
 80049ac:	0212      	lsls	r2, r2, #8
 80049ae:	4311      	orrs	r1, r2
 80049b0:	687a      	ldr	r2, [r7, #4]
 80049b2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80049b4:	430a      	orrs	r2, r1
 80049b6:	494a      	ldr	r1, [pc, #296]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 80049b8:	4313      	orrs	r3, r2
 80049ba:	628b      	str	r3, [r1, #40]	@ 0x28
 80049bc:	4b48      	ldr	r3, [pc, #288]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 80049be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80049c0:	4b49      	ldr	r3, [pc, #292]	@ (8004ae8 <HAL_RCC_OscConfig+0xcd0>)
 80049c2:	4013      	ands	r3, r2
 80049c4:	687a      	ldr	r2, [r7, #4]
 80049c6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80049c8:	3a01      	subs	r2, #1
 80049ca:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80049d2:	3a01      	subs	r2, #1
 80049d4:	0252      	lsls	r2, r2, #9
 80049d6:	b292      	uxth	r2, r2
 80049d8:	4311      	orrs	r1, r2
 80049da:	687a      	ldr	r2, [r7, #4]
 80049dc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80049de:	3a01      	subs	r2, #1
 80049e0:	0412      	lsls	r2, r2, #16
 80049e2:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80049e6:	4311      	orrs	r1, r2
 80049e8:	687a      	ldr	r2, [r7, #4]
 80049ea:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80049ec:	3a01      	subs	r2, #1
 80049ee:	0612      	lsls	r2, r2, #24
 80049f0:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80049f4:	430a      	orrs	r2, r1
 80049f6:	493a      	ldr	r1, [pc, #232]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80049fc:	4b38      	ldr	r3, [pc, #224]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 80049fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a00:	4a37      	ldr	r2, [pc, #220]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a02:	f023 0310 	bic.w	r3, r3, #16
 8004a06:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a0c:	4a34      	ldr	r2, [pc, #208]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a0e:	00db      	lsls	r3, r3, #3
 8004a10:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004a12:	4b33      	ldr	r3, [pc, #204]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a16:	4a32      	ldr	r2, [pc, #200]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a18:	f043 0310 	orr.w	r3, r3, #16
 8004a1c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8004a1e:	4b30      	ldr	r3, [pc, #192]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a22:	f023 020c 	bic.w	r2, r3, #12
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a2a:	492d      	ldr	r1, [pc, #180]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8004a30:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d105      	bne.n	8004a44 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004a38:	4b2a      	ldr	r3, [pc, #168]	@ (8004ae4 <HAL_RCC_OscConfig+0xccc>)
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	4a29      	ldr	r2, [pc, #164]	@ (8004ae4 <HAL_RCC_OscConfig+0xccc>)
 8004a3e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a42:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8004a44:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8004a48:	2b01      	cmp	r3, #1
 8004a4a:	d107      	bne.n	8004a5c <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8004a4c:	4b24      	ldr	r3, [pc, #144]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a52:	4a23      	ldr	r2, [pc, #140]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a54:	f023 0304 	bic.w	r3, r3, #4
 8004a58:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8004a5c:	4b20      	ldr	r3, [pc, #128]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a1f      	ldr	r2, [pc, #124]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004a66:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004a68:	f7fd fe62 	bl	8002730 <HAL_GetTick>
 8004a6c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004a6e:	e008      	b.n	8004a82 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a70:	f7fd fe5e 	bl	8002730 <HAL_GetTick>
 8004a74:	4602      	mov	r2, r0
 8004a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a78:	1ad3      	subs	r3, r2, r3
 8004a7a:	2b02      	cmp	r3, #2
 8004a7c:	d901      	bls.n	8004a82 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8004a7e:	2303      	movs	r3, #3
 8004a80:	e09f      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004a82:	4b17      	ldr	r3, [pc, #92]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d0f0      	beq.n	8004a70 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004a8e:	4b14      	ldr	r3, [pc, #80]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a92:	4a13      	ldr	r2, [pc, #76]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a94:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a98:	6293      	str	r3, [r2, #40]	@ 0x28
 8004a9a:	e091      	b.n	8004bc0 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8004a9c:	4b10      	ldr	r3, [pc, #64]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a0f      	ldr	r2, [pc, #60]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004aa2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004aa6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8004aa8:	f7fd fe42 	bl	8002730 <HAL_GetTick>
 8004aac:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004aae:	e008      	b.n	8004ac2 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ab0:	f7fd fe3e 	bl	8002730 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d901      	bls.n	8004ac2 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e07f      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8004ac2:	4b07      	ldr	r3, [pc, #28]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1f0      	bne.n	8004ab0 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8004ace:	4b04      	ldr	r3, [pc, #16]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004ad0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad2:	4a03      	ldr	r2, [pc, #12]	@ (8004ae0 <HAL_RCC_OscConfig+0xcc8>)
 8004ad4:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8004ad8:	f023 0303 	bic.w	r3, r3, #3
 8004adc:	6293      	str	r3, [r2, #40]	@ 0x28
 8004ade:	e06f      	b.n	8004bc0 <HAL_RCC_OscConfig+0xda8>
 8004ae0:	46020c00 	.word	0x46020c00
 8004ae4:	46020800 	.word	0x46020800
 8004ae8:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8004aec:	4b37      	ldr	r3, [pc, #220]	@ (8004bcc <HAL_RCC_OscConfig+0xdb4>)
 8004aee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af0:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004af2:	4b36      	ldr	r3, [pc, #216]	@ (8004bcc <HAL_RCC_OscConfig+0xdb4>)
 8004af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004af6:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004afc:	2b01      	cmp	r3, #1
 8004afe:	d039      	beq.n	8004b74 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004b00:	69fb      	ldr	r3, [r7, #28]
 8004b02:	f003 0203 	and.w	r2, r3, #3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b0a:	429a      	cmp	r2, r3
 8004b0c:	d132      	bne.n	8004b74 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	0a1b      	lsrs	r3, r3, #8
 8004b12:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b1a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d129      	bne.n	8004b74 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8004b2a:	429a      	cmp	r2, r3
 8004b2c:	d122      	bne.n	8004b74 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004b2e:	69bb      	ldr	r3, [r7, #24]
 8004b30:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b38:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8004b3a:	429a      	cmp	r2, r3
 8004b3c:	d11a      	bne.n	8004b74 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	0a5b      	lsrs	r3, r3, #9
 8004b42:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b4a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d111      	bne.n	8004b74 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8004b50:	69bb      	ldr	r3, [r7, #24]
 8004b52:	0c1b      	lsrs	r3, r3, #16
 8004b54:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b5c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d108      	bne.n	8004b74 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8004b62:	69bb      	ldr	r3, [r7, #24]
 8004b64:	0e1b      	lsrs	r3, r3, #24
 8004b66:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b6e:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d001      	beq.n	8004b78 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e024      	b.n	8004bc2 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004b78:	4b14      	ldr	r3, [pc, #80]	@ (8004bcc <HAL_RCC_OscConfig+0xdb4>)
 8004b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b7c:	08db      	lsrs	r3, r3, #3
 8004b7e:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d01a      	beq.n	8004bc0 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8004b8a:	4b10      	ldr	r3, [pc, #64]	@ (8004bcc <HAL_RCC_OscConfig+0xdb4>)
 8004b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b8e:	4a0f      	ldr	r2, [pc, #60]	@ (8004bcc <HAL_RCC_OscConfig+0xdb4>)
 8004b90:	f023 0310 	bic.w	r3, r3, #16
 8004b94:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b96:	f7fd fdcb 	bl	8002730 <HAL_GetTick>
 8004b9a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8004b9c:	bf00      	nop
 8004b9e:	f7fd fdc7 	bl	8002730 <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d0f9      	beq.n	8004b9e <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bae:	4a07      	ldr	r2, [pc, #28]	@ (8004bcc <HAL_RCC_OscConfig+0xdb4>)
 8004bb0:	00db      	lsls	r3, r3, #3
 8004bb2:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8004bb4:	4b05      	ldr	r3, [pc, #20]	@ (8004bcc <HAL_RCC_OscConfig+0xdb4>)
 8004bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bb8:	4a04      	ldr	r2, [pc, #16]	@ (8004bcc <HAL_RCC_OscConfig+0xdb4>)
 8004bba:	f043 0310 	orr.w	r3, r3, #16
 8004bbe:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3738      	adds	r7, #56	@ 0x38
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}
 8004bca:	bf00      	nop
 8004bcc:	46020c00 	.word	0x46020c00

08004bd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
 8004bd8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d101      	bne.n	8004be4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e1d9      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004be4:	4b9b      	ldr	r3, [pc, #620]	@ (8004e54 <HAL_RCC_ClockConfig+0x284>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	f003 030f 	and.w	r3, r3, #15
 8004bec:	683a      	ldr	r2, [r7, #0]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d910      	bls.n	8004c14 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bf2:	4b98      	ldr	r3, [pc, #608]	@ (8004e54 <HAL_RCC_ClockConfig+0x284>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f023 020f 	bic.w	r2, r3, #15
 8004bfa:	4996      	ldr	r1, [pc, #600]	@ (8004e54 <HAL_RCC_ClockConfig+0x284>)
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	4313      	orrs	r3, r2
 8004c00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c02:	4b94      	ldr	r3, [pc, #592]	@ (8004e54 <HAL_RCC_ClockConfig+0x284>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 030f 	and.w	r3, r3, #15
 8004c0a:	683a      	ldr	r2, [r7, #0]
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d001      	beq.n	8004c14 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e1c1      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0310 	and.w	r3, r3, #16
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d010      	beq.n	8004c42 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	695a      	ldr	r2, [r3, #20]
 8004c24:	4b8c      	ldr	r3, [pc, #560]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c28:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d908      	bls.n	8004c42 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8004c30:	4b89      	ldr	r3, [pc, #548]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004c32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c34:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	695b      	ldr	r3, [r3, #20]
 8004c3c:	4986      	ldr	r1, [pc, #536]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0308 	and.w	r3, r3, #8
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d012      	beq.n	8004c74 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	691a      	ldr	r2, [r3, #16]
 8004c52:	4b81      	ldr	r3, [pc, #516]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004c54:	6a1b      	ldr	r3, [r3, #32]
 8004c56:	091b      	lsrs	r3, r3, #4
 8004c58:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c5c:	429a      	cmp	r2, r3
 8004c5e:	d909      	bls.n	8004c74 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004c60:	4b7d      	ldr	r3, [pc, #500]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004c62:	6a1b      	ldr	r3, [r3, #32]
 8004c64:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	691b      	ldr	r3, [r3, #16]
 8004c6c:	011b      	lsls	r3, r3, #4
 8004c6e:	497a      	ldr	r1, [pc, #488]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004c70:	4313      	orrs	r3, r2
 8004c72:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0304 	and.w	r3, r3, #4
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d010      	beq.n	8004ca2 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	68da      	ldr	r2, [r3, #12]
 8004c84:	4b74      	ldr	r3, [pc, #464]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d908      	bls.n	8004ca2 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004c90:	4b71      	ldr	r3, [pc, #452]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004c92:	6a1b      	ldr	r3, [r3, #32]
 8004c94:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	496e      	ldr	r1, [pc, #440]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0302 	and.w	r3, r3, #2
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d010      	beq.n	8004cd0 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	689a      	ldr	r2, [r3, #8]
 8004cb2:	4b69      	ldr	r3, [pc, #420]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004cb4:	6a1b      	ldr	r3, [r3, #32]
 8004cb6:	f003 030f 	and.w	r3, r3, #15
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d908      	bls.n	8004cd0 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004cbe:	4b66      	ldr	r3, [pc, #408]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004cc0:	6a1b      	ldr	r3, [r3, #32]
 8004cc2:	f023 020f 	bic.w	r2, r3, #15
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	4963      	ldr	r1, [pc, #396]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f000 80d2 	beq.w	8004e82 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	2b03      	cmp	r3, #3
 8004ce8:	d143      	bne.n	8004d72 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004cea:	4b5b      	ldr	r3, [pc, #364]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004cec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cf0:	f003 0304 	and.w	r3, r3, #4
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d110      	bne.n	8004d1a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004cf8:	4b57      	ldr	r3, [pc, #348]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004cfa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004cfe:	4a56      	ldr	r2, [pc, #344]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004d00:	f043 0304 	orr.w	r3, r3, #4
 8004d04:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8004d08:	4b53      	ldr	r3, [pc, #332]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004d0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d0e:	f003 0304 	and.w	r3, r3, #4
 8004d12:	60bb      	str	r3, [r7, #8]
 8004d14:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8004d16:	2301      	movs	r3, #1
 8004d18:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8004d1a:	f7fd fd09 	bl	8002730 <HAL_GetTick>
 8004d1e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8004d20:	4b4e      	ldr	r3, [pc, #312]	@ (8004e5c <HAL_RCC_ClockConfig+0x28c>)
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d00f      	beq.n	8004d4c <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004d2c:	e008      	b.n	8004d40 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8004d2e:	f7fd fcff 	bl	8002730 <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d901      	bls.n	8004d40 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e12b      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8004d40:	4b46      	ldr	r3, [pc, #280]	@ (8004e5c <HAL_RCC_ClockConfig+0x28c>)
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d0f0      	beq.n	8004d2e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004d4c:	7dfb      	ldrb	r3, [r7, #23]
 8004d4e:	2b01      	cmp	r3, #1
 8004d50:	d107      	bne.n	8004d62 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004d52:	4b41      	ldr	r3, [pc, #260]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004d54:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d58:	4a3f      	ldr	r2, [pc, #252]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004d5a:	f023 0304 	bic.w	r3, r3, #4
 8004d5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8004d62:	4b3d      	ldr	r3, [pc, #244]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d121      	bne.n	8004db2 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e112      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d107      	bne.n	8004d8a <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d7a:	4b37      	ldr	r3, [pc, #220]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d115      	bne.n	8004db2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e106      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d107      	bne.n	8004da2 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8004d92:	4b31      	ldr	r3, [pc, #196]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0304 	and.w	r3, r3, #4
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d109      	bne.n	8004db2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e0fa      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004da2:	4b2d      	ldr	r3, [pc, #180]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d101      	bne.n	8004db2 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	e0f2      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8004db2:	4b29      	ldr	r3, [pc, #164]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004db4:	69db      	ldr	r3, [r3, #28]
 8004db6:	f023 0203 	bic.w	r2, r3, #3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	4926      	ldr	r1, [pc, #152]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8004dc4:	f7fd fcb4 	bl	8002730 <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	2b03      	cmp	r3, #3
 8004dd0:	d112      	bne.n	8004df8 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004dd2:	e00a      	b.n	8004dea <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dd4:	f7fd fcac 	bl	8002730 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d901      	bls.n	8004dea <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e0d6      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004dea:	4b1b      	ldr	r3, [pc, #108]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004dec:	69db      	ldr	r3, [r3, #28]
 8004dee:	f003 030c 	and.w	r3, r3, #12
 8004df2:	2b0c      	cmp	r3, #12
 8004df4:	d1ee      	bne.n	8004dd4 <HAL_RCC_ClockConfig+0x204>
 8004df6:	e044      	b.n	8004e82 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	685b      	ldr	r3, [r3, #4]
 8004dfc:	2b02      	cmp	r3, #2
 8004dfe:	d112      	bne.n	8004e26 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004e00:	e00a      	b.n	8004e18 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e02:	f7fd fc95 	bl	8002730 <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d901      	bls.n	8004e18 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004e14:	2303      	movs	r3, #3
 8004e16:	e0bf      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004e18:	4b0f      	ldr	r3, [pc, #60]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004e1a:	69db      	ldr	r3, [r3, #28]
 8004e1c:	f003 030c 	and.w	r3, r3, #12
 8004e20:	2b08      	cmp	r3, #8
 8004e22:	d1ee      	bne.n	8004e02 <HAL_RCC_ClockConfig+0x232>
 8004e24:	e02d      	b.n	8004e82 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d123      	bne.n	8004e76 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004e2e:	e00a      	b.n	8004e46 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e30:	f7fd fc7e 	bl	8002730 <HAL_GetTick>
 8004e34:	4602      	mov	r2, r0
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	1ad3      	subs	r3, r2, r3
 8004e3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d901      	bls.n	8004e46 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8004e42:	2303      	movs	r3, #3
 8004e44:	e0a8      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004e46:	4b04      	ldr	r3, [pc, #16]	@ (8004e58 <HAL_RCC_ClockConfig+0x288>)
 8004e48:	69db      	ldr	r3, [r3, #28]
 8004e4a:	f003 030c 	and.w	r3, r3, #12
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1ee      	bne.n	8004e30 <HAL_RCC_ClockConfig+0x260>
 8004e52:	e016      	b.n	8004e82 <HAL_RCC_ClockConfig+0x2b2>
 8004e54:	40022000 	.word	0x40022000
 8004e58:	46020c00 	.word	0x46020c00
 8004e5c:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e60:	f7fd fc66 	bl	8002730 <HAL_GetTick>
 8004e64:	4602      	mov	r2, r0
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	d901      	bls.n	8004e76 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8004e72:	2303      	movs	r3, #3
 8004e74:	e090      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004e76:	4b4a      	ldr	r3, [pc, #296]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004e78:	69db      	ldr	r3, [r3, #28]
 8004e7a:	f003 030c 	and.w	r3, r3, #12
 8004e7e:	2b04      	cmp	r3, #4
 8004e80:	d1ee      	bne.n	8004e60 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0302 	and.w	r3, r3, #2
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d010      	beq.n	8004eb0 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	689a      	ldr	r2, [r3, #8]
 8004e92:	4b43      	ldr	r3, [pc, #268]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	f003 030f 	and.w	r3, r3, #15
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d208      	bcs.n	8004eb0 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8004e9e:	4b40      	ldr	r3, [pc, #256]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	f023 020f 	bic.w	r2, r3, #15
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	493d      	ldr	r1, [pc, #244]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004eb0:	4b3c      	ldr	r3, [pc, #240]	@ (8004fa4 <HAL_RCC_ClockConfig+0x3d4>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f003 030f 	and.w	r3, r3, #15
 8004eb8:	683a      	ldr	r2, [r7, #0]
 8004eba:	429a      	cmp	r2, r3
 8004ebc:	d210      	bcs.n	8004ee0 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ebe:	4b39      	ldr	r3, [pc, #228]	@ (8004fa4 <HAL_RCC_ClockConfig+0x3d4>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f023 020f 	bic.w	r2, r3, #15
 8004ec6:	4937      	ldr	r1, [pc, #220]	@ (8004fa4 <HAL_RCC_ClockConfig+0x3d4>)
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ece:	4b35      	ldr	r3, [pc, #212]	@ (8004fa4 <HAL_RCC_ClockConfig+0x3d4>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f003 030f 	and.w	r3, r3, #15
 8004ed6:	683a      	ldr	r2, [r7, #0]
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d001      	beq.n	8004ee0 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8004edc:	2301      	movs	r3, #1
 8004ede:	e05b      	b.n	8004f98 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f003 0304 	and.w	r3, r3, #4
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d010      	beq.n	8004f0e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	68da      	ldr	r2, [r3, #12]
 8004ef0:	4b2b      	ldr	r3, [pc, #172]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004ef2:	6a1b      	ldr	r3, [r3, #32]
 8004ef4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	d208      	bcs.n	8004f0e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8004efc:	4b28      	ldr	r3, [pc, #160]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004efe:	6a1b      	ldr	r3, [r3, #32]
 8004f00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	4925      	ldr	r1, [pc, #148]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004f0a:	4313      	orrs	r3, r2
 8004f0c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0308 	and.w	r3, r3, #8
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d012      	beq.n	8004f40 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	691a      	ldr	r2, [r3, #16]
 8004f1e:	4b20      	ldr	r3, [pc, #128]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004f20:	6a1b      	ldr	r3, [r3, #32]
 8004f22:	091b      	lsrs	r3, r3, #4
 8004f24:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d209      	bcs.n	8004f40 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8004f2c:	4b1c      	ldr	r3, [pc, #112]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004f2e:	6a1b      	ldr	r3, [r3, #32]
 8004f30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	691b      	ldr	r3, [r3, #16]
 8004f38:	011b      	lsls	r3, r3, #4
 8004f3a:	4919      	ldr	r1, [pc, #100]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f003 0310 	and.w	r3, r3, #16
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d010      	beq.n	8004f6e <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	695a      	ldr	r2, [r3, #20]
 8004f50:	4b13      	ldr	r3, [pc, #76]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004f58:	429a      	cmp	r2, r3
 8004f5a:	d208      	bcs.n	8004f6e <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8004f5c:	4b10      	ldr	r3, [pc, #64]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f60:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	695b      	ldr	r3, [r3, #20]
 8004f68:	490d      	ldr	r1, [pc, #52]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8004f6e:	f000 f821 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8004f72:	4602      	mov	r2, r0
 8004f74:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa0 <HAL_RCC_ClockConfig+0x3d0>)
 8004f76:	6a1b      	ldr	r3, [r3, #32]
 8004f78:	f003 030f 	and.w	r3, r3, #15
 8004f7c:	490a      	ldr	r1, [pc, #40]	@ (8004fa8 <HAL_RCC_ClockConfig+0x3d8>)
 8004f7e:	5ccb      	ldrb	r3, [r1, r3]
 8004f80:	fa22 f303 	lsr.w	r3, r2, r3
 8004f84:	4a09      	ldr	r2, [pc, #36]	@ (8004fac <HAL_RCC_ClockConfig+0x3dc>)
 8004f86:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004f88:	4b09      	ldr	r3, [pc, #36]	@ (8004fb0 <HAL_RCC_ClockConfig+0x3e0>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f7fd fb45 	bl	800261c <HAL_InitTick>
 8004f92:	4603      	mov	r3, r0
 8004f94:	73fb      	strb	r3, [r7, #15]

  return status;
 8004f96:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3718      	adds	r7, #24
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	46020c00 	.word	0x46020c00
 8004fa4:	40022000 	.word	0x40022000
 8004fa8:	08008760 	.word	0x08008760
 8004fac:	20000000 	.word	0x20000000
 8004fb0:	20000020 	.word	0x20000020

08004fb4 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b08b      	sub	sp, #44	@ 0x2c
 8004fb8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fc2:	4b78      	ldr	r3, [pc, #480]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fc4:	69db      	ldr	r3, [r3, #28]
 8004fc6:	f003 030c 	and.w	r3, r3, #12
 8004fca:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004fcc:	4b75      	ldr	r3, [pc, #468]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd0:	f003 0303 	and.w	r3, r3, #3
 8004fd4:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004fd6:	69bb      	ldr	r3, [r7, #24]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d005      	beq.n	8004fe8 <HAL_RCC_GetSysClockFreq+0x34>
 8004fdc:	69bb      	ldr	r3, [r7, #24]
 8004fde:	2b0c      	cmp	r3, #12
 8004fe0:	d121      	bne.n	8005026 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d11e      	bne.n	8005026 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8004fe8:	4b6e      	ldr	r3, [pc, #440]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004fea:	689b      	ldr	r3, [r3, #8]
 8004fec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d107      	bne.n	8005004 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8004ff4:	4b6b      	ldr	r3, [pc, #428]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8004ff6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004ffa:	0b1b      	lsrs	r3, r3, #12
 8004ffc:	f003 030f 	and.w	r3, r3, #15
 8005000:	627b      	str	r3, [r7, #36]	@ 0x24
 8005002:	e005      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8005004:	4b67      	ldr	r3, [pc, #412]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	0f1b      	lsrs	r3, r3, #28
 800500a:	f003 030f 	and.w	r3, r3, #15
 800500e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005010:	4a65      	ldr	r2, [pc, #404]	@ (80051a8 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8005012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005014:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005018:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800501a:	69bb      	ldr	r3, [r7, #24]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d110      	bne.n	8005042 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005022:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005024:	e00d      	b.n	8005042 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005026:	4b5f      	ldr	r3, [pc, #380]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005028:	69db      	ldr	r3, [r3, #28]
 800502a:	f003 030c 	and.w	r3, r3, #12
 800502e:	2b04      	cmp	r3, #4
 8005030:	d102      	bne.n	8005038 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005032:	4b5e      	ldr	r3, [pc, #376]	@ (80051ac <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005034:	623b      	str	r3, [r7, #32]
 8005036:	e004      	b.n	8005042 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	2b08      	cmp	r3, #8
 800503c:	d101      	bne.n	8005042 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800503e:	4b5b      	ldr	r3, [pc, #364]	@ (80051ac <HAL_RCC_GetSysClockFreq+0x1f8>)
 8005040:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	2b0c      	cmp	r3, #12
 8005046:	f040 80a5 	bne.w	8005194 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800504a:	4b56      	ldr	r3, [pc, #344]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800504c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800504e:	f003 0303 	and.w	r3, r3, #3
 8005052:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005054:	4b53      	ldr	r3, [pc, #332]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005058:	0a1b      	lsrs	r3, r3, #8
 800505a:	f003 030f 	and.w	r3, r3, #15
 800505e:	3301      	adds	r3, #1
 8005060:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005062:	4b50      	ldr	r3, [pc, #320]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005066:	091b      	lsrs	r3, r3, #4
 8005068:	f003 0301 	and.w	r3, r3, #1
 800506c:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800506e:	4b4d      	ldr	r3, [pc, #308]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8005070:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005072:	08db      	lsrs	r3, r3, #3
 8005074:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005078:	68ba      	ldr	r2, [r7, #8]
 800507a:	fb02 f303 	mul.w	r3, r2, r3
 800507e:	ee07 3a90 	vmov	s15, r3
 8005082:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005086:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800508a:	693b      	ldr	r3, [r7, #16]
 800508c:	2b02      	cmp	r3, #2
 800508e:	d003      	beq.n	8005098 <HAL_RCC_GetSysClockFreq+0xe4>
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	2b03      	cmp	r3, #3
 8005094:	d022      	beq.n	80050dc <HAL_RCC_GetSysClockFreq+0x128>
 8005096:	e043      	b.n	8005120 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	ee07 3a90 	vmov	s15, r3
 800509e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050a2:	eddf 6a43 	vldr	s13, [pc, #268]	@ 80051b0 <HAL_RCC_GetSysClockFreq+0x1fc>
 80050a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050aa:	4b3e      	ldr	r3, [pc, #248]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80050ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050b2:	ee07 3a90 	vmov	s15, r3
 80050b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80050ba:	ed97 6a01 	vldr	s12, [r7, #4]
 80050be:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 80051b4 <HAL_RCC_GetSysClockFreq+0x200>
 80050c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80050c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80050ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80050ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80050d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050da:	e046      	b.n	800516a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	ee07 3a90 	vmov	s15, r3
 80050e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050e6:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80051b0 <HAL_RCC_GetSysClockFreq+0x1fc>
 80050ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050ee:	4b2d      	ldr	r3, [pc, #180]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80050f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050f6:	ee07 3a90 	vmov	s15, r3
 80050fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80050fe:	ed97 6a01 	vldr	s12, [r7, #4]
 8005102:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80051b4 <HAL_RCC_GetSysClockFreq+0x200>
 8005106:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800510a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800510e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005112:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800511a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800511e:	e024      	b.n	800516a <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005122:	ee07 3a90 	vmov	s15, r3
 8005126:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	ee07 3a90 	vmov	s15, r3
 8005130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005134:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005138:	4b1a      	ldr	r3, [pc, #104]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800513a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800513c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005140:	ee07 3a90 	vmov	s15, r3
 8005144:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005148:	ed97 6a01 	vldr	s12, [r7, #4]
 800514c:	eddf 5a19 	vldr	s11, [pc, #100]	@ 80051b4 <HAL_RCC_GetSysClockFreq+0x200>
 8005150:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005154:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8005158:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800515c:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005160:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005164:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005168:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800516a:	4b0e      	ldr	r3, [pc, #56]	@ (80051a4 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800516c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800516e:	0e1b      	lsrs	r3, r3, #24
 8005170:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005174:	3301      	adds	r3, #1
 8005176:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	ee07 3a90 	vmov	s15, r3
 800517e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005182:	edd7 6a07 	vldr	s13, [r7, #28]
 8005186:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800518a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800518e:	ee17 3a90 	vmov	r3, s15
 8005192:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8005194:	6a3b      	ldr	r3, [r7, #32]
}
 8005196:	4618      	mov	r0, r3
 8005198:	372c      	adds	r7, #44	@ 0x2c
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr
 80051a2:	bf00      	nop
 80051a4:	46020c00 	.word	0x46020c00
 80051a8:	08008778 	.word	0x08008778
 80051ac:	00f42400 	.word	0x00f42400
 80051b0:	4b742400 	.word	0x4b742400
 80051b4:	46000000 	.word	0x46000000

080051b8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80051bc:	f7ff fefa 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 80051c0:	4602      	mov	r2, r0
 80051c2:	4b07      	ldr	r3, [pc, #28]	@ (80051e0 <HAL_RCC_GetHCLKFreq+0x28>)
 80051c4:	6a1b      	ldr	r3, [r3, #32]
 80051c6:	f003 030f 	and.w	r3, r3, #15
 80051ca:	4906      	ldr	r1, [pc, #24]	@ (80051e4 <HAL_RCC_GetHCLKFreq+0x2c>)
 80051cc:	5ccb      	ldrb	r3, [r1, r3]
 80051ce:	fa22 f303 	lsr.w	r3, r2, r3
 80051d2:	4a05      	ldr	r2, [pc, #20]	@ (80051e8 <HAL_RCC_GetHCLKFreq+0x30>)
 80051d4:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 80051d6:	4b04      	ldr	r3, [pc, #16]	@ (80051e8 <HAL_RCC_GetHCLKFreq+0x30>)
 80051d8:	681b      	ldr	r3, [r3, #0]
}
 80051da:	4618      	mov	r0, r3
 80051dc:	bd80      	pop	{r7, pc}
 80051de:	bf00      	nop
 80051e0:	46020c00 	.word	0x46020c00
 80051e4:	08008760 	.word	0x08008760
 80051e8:	20000000 	.word	0x20000000

080051ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80051f0:	f7ff ffe2 	bl	80051b8 <HAL_RCC_GetHCLKFreq>
 80051f4:	4602      	mov	r2, r0
 80051f6:	4b05      	ldr	r3, [pc, #20]	@ (800520c <HAL_RCC_GetPCLK1Freq+0x20>)
 80051f8:	6a1b      	ldr	r3, [r3, #32]
 80051fa:	091b      	lsrs	r3, r3, #4
 80051fc:	f003 0307 	and.w	r3, r3, #7
 8005200:	4903      	ldr	r1, [pc, #12]	@ (8005210 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005202:	5ccb      	ldrb	r3, [r1, r3]
 8005204:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005208:	4618      	mov	r0, r3
 800520a:	bd80      	pop	{r7, pc}
 800520c:	46020c00 	.word	0x46020c00
 8005210:	08008770 	.word	0x08008770

08005214 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8005218:	f7ff ffce 	bl	80051b8 <HAL_RCC_GetHCLKFreq>
 800521c:	4602      	mov	r2, r0
 800521e:	4b05      	ldr	r3, [pc, #20]	@ (8005234 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005220:	6a1b      	ldr	r3, [r3, #32]
 8005222:	0a1b      	lsrs	r3, r3, #8
 8005224:	f003 0307 	and.w	r3, r3, #7
 8005228:	4903      	ldr	r1, [pc, #12]	@ (8005238 <HAL_RCC_GetPCLK2Freq+0x24>)
 800522a:	5ccb      	ldrb	r3, [r1, r3]
 800522c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005230:	4618      	mov	r0, r3
 8005232:	bd80      	pop	{r7, pc}
 8005234:	46020c00 	.word	0x46020c00
 8005238:	08008770 	.word	0x08008770

0800523c <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8005240:	f7ff ffba 	bl	80051b8 <HAL_RCC_GetHCLKFreq>
 8005244:	4602      	mov	r2, r0
 8005246:	4b05      	ldr	r3, [pc, #20]	@ (800525c <HAL_RCC_GetPCLK3Freq+0x20>)
 8005248:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800524a:	091b      	lsrs	r3, r3, #4
 800524c:	f003 0307 	and.w	r3, r3, #7
 8005250:	4903      	ldr	r1, [pc, #12]	@ (8005260 <HAL_RCC_GetPCLK3Freq+0x24>)
 8005252:	5ccb      	ldrb	r3, [r1, r3]
 8005254:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005258:	4618      	mov	r0, r3
 800525a:	bd80      	pop	{r7, pc}
 800525c:	46020c00 	.word	0x46020c00
 8005260:	08008770 	.word	0x08008770

08005264 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005264:	b580      	push	{r7, lr}
 8005266:	b086      	sub	sp, #24
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 800526c:	4b3e      	ldr	r3, [pc, #248]	@ (8005368 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800526e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005272:	f003 0304 	and.w	r3, r3, #4
 8005276:	2b00      	cmp	r3, #0
 8005278:	d003      	beq.n	8005282 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800527a:	f7fe fd4f 	bl	8003d1c <HAL_PWREx_GetVoltageRange>
 800527e:	6178      	str	r0, [r7, #20]
 8005280:	e019      	b.n	80052b6 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005282:	4b39      	ldr	r3, [pc, #228]	@ (8005368 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005284:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005288:	4a37      	ldr	r2, [pc, #220]	@ (8005368 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800528a:	f043 0304 	orr.w	r3, r3, #4
 800528e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005292:	4b35      	ldr	r3, [pc, #212]	@ (8005368 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8005294:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005298:	f003 0304 	and.w	r3, r3, #4
 800529c:	60fb      	str	r3, [r7, #12]
 800529e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80052a0:	f7fe fd3c 	bl	8003d1c <HAL_PWREx_GetVoltageRange>
 80052a4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80052a6:	4b30      	ldr	r3, [pc, #192]	@ (8005368 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80052a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052ac:	4a2e      	ldr	r2, [pc, #184]	@ (8005368 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 80052ae:	f023 0304 	bic.w	r3, r3, #4
 80052b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 80052b6:	697b      	ldr	r3, [r7, #20]
 80052b8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80052bc:	d003      	beq.n	80052c6 <RCC_SetFlashLatencyFromMSIRange+0x62>
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80052c4:	d109      	bne.n	80052da <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052cc:	d202      	bcs.n	80052d4 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80052ce:	2301      	movs	r3, #1
 80052d0:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80052d2:	e033      	b.n	800533c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80052d4:	2300      	movs	r3, #0
 80052d6:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80052d8:	e030      	b.n	800533c <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052e0:	d208      	bcs.n	80052f4 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052e8:	d102      	bne.n	80052f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80052ea:	2303      	movs	r3, #3
 80052ec:	613b      	str	r3, [r7, #16]
 80052ee:	e025      	b.n	800533c <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e035      	b.n	8005360 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80052fa:	d90f      	bls.n	800531c <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d109      	bne.n	8005316 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005308:	d902      	bls.n	8005310 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 800530a:	2300      	movs	r3, #0
 800530c:	613b      	str	r3, [r7, #16]
 800530e:	e015      	b.n	800533c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8005310:	2301      	movs	r3, #1
 8005312:	613b      	str	r3, [r7, #16]
 8005314:	e012      	b.n	800533c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8005316:	2300      	movs	r3, #0
 8005318:	613b      	str	r3, [r7, #16]
 800531a:	e00f      	b.n	800533c <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005322:	d109      	bne.n	8005338 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800532a:	d102      	bne.n	8005332 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 800532c:	2301      	movs	r3, #1
 800532e:	613b      	str	r3, [r7, #16]
 8005330:	e004      	b.n	800533c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8005332:	2302      	movs	r3, #2
 8005334:	613b      	str	r3, [r7, #16]
 8005336:	e001      	b.n	800533c <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8005338:	2301      	movs	r3, #1
 800533a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800533c:	4b0b      	ldr	r3, [pc, #44]	@ (800536c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f023 020f 	bic.w	r2, r3, #15
 8005344:	4909      	ldr	r1, [pc, #36]	@ (800536c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	4313      	orrs	r3, r2
 800534a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 800534c:	4b07      	ldr	r3, [pc, #28]	@ (800536c <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f003 030f 	and.w	r3, r3, #15
 8005354:	693a      	ldr	r2, [r7, #16]
 8005356:	429a      	cmp	r2, r3
 8005358:	d001      	beq.n	800535e <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 800535a:	2301      	movs	r3, #1
 800535c:	e000      	b.n	8005360 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3718      	adds	r7, #24
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}
 8005368:	46020c00 	.word	0x46020c00
 800536c:	40022000 	.word	0x40022000

08005370 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8005370:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005374:	b0b8      	sub	sp, #224	@ 0xe0
 8005376:	af00      	add	r7, sp, #0
 8005378:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800537c:	2300      	movs	r3, #0
 800537e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005382:	2300      	movs	r3, #0
 8005384:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005388:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800538c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005390:	f002 0401 	and.w	r4, r2, #1
 8005394:	2500      	movs	r5, #0
 8005396:	ea54 0305 	orrs.w	r3, r4, r5
 800539a:	d00b      	beq.n	80053b4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 800539c:	4bca      	ldr	r3, [pc, #808]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800539e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053a2:	f023 0103 	bic.w	r1, r3, #3
 80053a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80053ac:	4ac6      	ldr	r2, [pc, #792]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80053ae:	430b      	orrs	r3, r1
 80053b0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80053b4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053bc:	f002 0802 	and.w	r8, r2, #2
 80053c0:	f04f 0900 	mov.w	r9, #0
 80053c4:	ea58 0309 	orrs.w	r3, r8, r9
 80053c8:	d00b      	beq.n	80053e2 <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80053ca:	4bbf      	ldr	r3, [pc, #764]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80053cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053d0:	f023 010c 	bic.w	r1, r3, #12
 80053d4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053da:	4abb      	ldr	r2, [pc, #748]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80053dc:	430b      	orrs	r3, r1
 80053de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80053e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ea:	f002 0a04 	and.w	sl, r2, #4
 80053ee:	f04f 0b00 	mov.w	fp, #0
 80053f2:	ea5a 030b 	orrs.w	r3, sl, fp
 80053f6:	d00b      	beq.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80053f8:	4bb3      	ldr	r3, [pc, #716]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80053fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053fe:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8005402:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005406:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005408:	4aaf      	ldr	r2, [pc, #700]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800540a:	430b      	orrs	r3, r1
 800540c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005410:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005418:	f002 0308 	and.w	r3, r2, #8
 800541c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005420:	2300      	movs	r3, #0
 8005422:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005426:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800542a:	460b      	mov	r3, r1
 800542c:	4313      	orrs	r3, r2
 800542e:	d00b      	beq.n	8005448 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8005430:	4ba5      	ldr	r3, [pc, #660]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005432:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005436:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800543a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800543e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005440:	4aa1      	ldr	r2, [pc, #644]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005442:	430b      	orrs	r3, r1
 8005444:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005448:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800544c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005450:	f002 0310 	and.w	r3, r2, #16
 8005454:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005458:	2300      	movs	r3, #0
 800545a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800545e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8005462:	460b      	mov	r3, r1
 8005464:	4313      	orrs	r3, r2
 8005466:	d00b      	beq.n	8005480 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8005468:	4b97      	ldr	r3, [pc, #604]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800546a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800546e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005472:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005476:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005478:	4a93      	ldr	r2, [pc, #588]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800547a:	430b      	orrs	r3, r1
 800547c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005480:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005488:	f002 0320 	and.w	r3, r2, #32
 800548c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005490:	2300      	movs	r3, #0
 8005492:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005496:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800549a:	460b      	mov	r3, r1
 800549c:	4313      	orrs	r3, r2
 800549e:	d00b      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80054a0:	4b89      	ldr	r3, [pc, #548]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80054a2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054a6:	f023 0107 	bic.w	r1, r3, #7
 80054aa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054b0:	4a85      	ldr	r2, [pc, #532]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80054b2:	430b      	orrs	r3, r1
 80054b4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054b8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80054c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80054c8:	2300      	movs	r3, #0
 80054ca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80054ce:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80054d2:	460b      	mov	r3, r1
 80054d4:	4313      	orrs	r3, r2
 80054d6:	d00b      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80054d8:	4b7b      	ldr	r3, [pc, #492]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80054da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054de:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80054e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80054e8:	4a77      	ldr	r2, [pc, #476]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80054ea:	430b      	orrs	r3, r1
 80054ec:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80054f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80054fc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005500:	2300      	movs	r3, #0
 8005502:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8005506:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800550a:	460b      	mov	r3, r1
 800550c:	4313      	orrs	r3, r2
 800550e:	d00b      	beq.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8005510:	4b6d      	ldr	r3, [pc, #436]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005512:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005516:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800551a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800551e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005520:	4a69      	ldr	r2, [pc, #420]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005522:	430b      	orrs	r3, r1
 8005524:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005528:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800552c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005530:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8005534:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005538:	2300      	movs	r3, #0
 800553a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800553e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8005542:	460b      	mov	r3, r1
 8005544:	4313      	orrs	r3, r2
 8005546:	d00b      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8005548:	4b5f      	ldr	r3, [pc, #380]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800554a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800554e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005552:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005558:	4a5b      	ldr	r2, [pc, #364]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800555a:	430b      	orrs	r3, r1
 800555c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005560:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005568:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800556c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005570:	2300      	movs	r3, #0
 8005572:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005576:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800557a:	460b      	mov	r3, r1
 800557c:	4313      	orrs	r3, r2
 800557e:	d00b      	beq.n	8005598 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8005580:	4b51      	ldr	r3, [pc, #324]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005582:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005586:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 800558a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800558e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005590:	4a4d      	ldr	r2, [pc, #308]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005592:	430b      	orrs	r3, r1
 8005594:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005598:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800559c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a0:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 80055a4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80055a8:	2300      	movs	r3, #0
 80055aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80055ae:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80055b2:	460b      	mov	r3, r1
 80055b4:	4313      	orrs	r3, r2
 80055b6:	d00b      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 80055b8:	4b43      	ldr	r3, [pc, #268]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80055ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80055be:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 80055c2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80055c6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80055c8:	4a3f      	ldr	r2, [pc, #252]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80055ca:	430b      	orrs	r3, r1
 80055cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80055d0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80055d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d8:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80055dc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80055e0:	2300      	movs	r3, #0
 80055e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80055e6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80055ea:	460b      	mov	r3, r1
 80055ec:	4313      	orrs	r3, r2
 80055ee:	d00b      	beq.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80055f0:	4b35      	ldr	r3, [pc, #212]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80055f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055f6:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 80055fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80055fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005600:	4a31      	ldr	r2, [pc, #196]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005602:	430b      	orrs	r3, r1
 8005604:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8005608:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800560c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005610:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8005614:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005616:	2300      	movs	r3, #0
 8005618:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800561a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800561e:	460b      	mov	r3, r1
 8005620:	4313      	orrs	r3, r2
 8005622:	d00c      	beq.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8005624:	4b28      	ldr	r3, [pc, #160]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005626:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800562a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800562e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005632:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005636:	4a24      	ldr	r2, [pc, #144]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005638:	430b      	orrs	r3, r1
 800563a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800563e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005646:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800564a:	673b      	str	r3, [r7, #112]	@ 0x70
 800564c:	2300      	movs	r3, #0
 800564e:	677b      	str	r3, [r7, #116]	@ 0x74
 8005650:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005654:	460b      	mov	r3, r1
 8005656:	4313      	orrs	r3, r2
 8005658:	d04f      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 800565a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800565e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005662:	2b80      	cmp	r3, #128	@ 0x80
 8005664:	d02d      	beq.n	80056c2 <HAL_RCCEx_PeriphCLKConfig+0x352>
 8005666:	2b80      	cmp	r3, #128	@ 0x80
 8005668:	d827      	bhi.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800566a:	2b60      	cmp	r3, #96	@ 0x60
 800566c:	d02e      	beq.n	80056cc <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800566e:	2b60      	cmp	r3, #96	@ 0x60
 8005670:	d823      	bhi.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005672:	2b40      	cmp	r3, #64	@ 0x40
 8005674:	d006      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8005676:	2b40      	cmp	r3, #64	@ 0x40
 8005678:	d81f      	bhi.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800567a:	2b00      	cmp	r3, #0
 800567c:	d009      	beq.n	8005692 <HAL_RCCEx_PeriphCLKConfig+0x322>
 800567e:	2b20      	cmp	r3, #32
 8005680:	d011      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x336>
 8005682:	e01a      	b.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005684:	4b10      	ldr	r3, [pc, #64]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005688:	4a0f      	ldr	r2, [pc, #60]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 800568a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800568e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8005690:	e01d      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005692:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005696:	3308      	adds	r3, #8
 8005698:	4618      	mov	r0, r3
 800569a:	f002 f9d1 	bl	8007a40 <RCCEx_PLL2_Config>
 800569e:	4603      	mov	r3, r0
 80056a0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80056a4:	e013      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x35e>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80056a6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80056aa:	332c      	adds	r3, #44	@ 0x2c
 80056ac:	4618      	mov	r0, r3
 80056ae:	f002 fa5f 	bl	8007b70 <RCCEx_PLL3_Config>
 80056b2:	4603      	mov	r3, r0
 80056b4:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI1 clock source config set later after clock selection check */
        break;
 80056b8:	e009      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x35e>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80056c0:	e005      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x35e>
        break;
 80056c2:	bf00      	nop
 80056c4:	e003      	b.n	80056ce <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80056c6:	bf00      	nop
 80056c8:	46020c00 	.word	0x46020c00
        break;
 80056cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056ce:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d10d      	bne.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 80056d6:	4bb6      	ldr	r3, [pc, #728]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80056d8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80056dc:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 80056e0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80056e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056e8:	4ab1      	ldr	r2, [pc, #708]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80056ea:	430b      	orrs	r3, r1
 80056ec:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80056f0:	e003      	b.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x38a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056f2:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80056f6:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80056fa:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80056fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005702:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8005706:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005708:	2300      	movs	r3, #0
 800570a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800570c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8005710:	460b      	mov	r3, r1
 8005712:	4313      	orrs	r3, r2
 8005714:	d053      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x44e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8005716:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800571a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800571e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005722:	d033      	beq.n	800578c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8005724:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005728:	d82c      	bhi.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x414>
 800572a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800572e:	d02f      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8005730:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005734:	d826      	bhi.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005736:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800573a:	d008      	beq.n	800574e <HAL_RCCEx_PeriphCLKConfig+0x3de>
 800573c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005740:	d820      	bhi.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x414>
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00a      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 8005746:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800574a:	d011      	beq.n	8005770 <HAL_RCCEx_PeriphCLKConfig+0x400>
 800574c:	e01a      	b.n	8005784 <HAL_RCCEx_PeriphCLKConfig+0x414>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800574e:	4b98      	ldr	r3, [pc, #608]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005752:	4a97      	ldr	r2, [pc, #604]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005758:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800575a:	e01a      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800575c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005760:	3308      	adds	r3, #8
 8005762:	4618      	mov	r0, r3
 8005764:	f002 f96c 	bl	8007a40 <RCCEx_PLL2_Config>
 8005768:	4603      	mov	r3, r0
 800576a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 800576e:	e010      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x422>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005770:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005774:	332c      	adds	r3, #44	@ 0x2c
 8005776:	4618      	mov	r0, r3
 8005778:	f002 f9fa 	bl	8007b70 <RCCEx_PLL3_Config>
 800577c:	4603      	mov	r3, r0
 800577e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* SAI2 clock source config set later after clock selection check */
        break;
 8005782:	e006      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x422>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005784:	2301      	movs	r3, #1
 8005786:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800578a:	e002      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 800578c:	bf00      	nop
 800578e:	e000      	b.n	8005792 <HAL_RCCEx_PeriphCLKConfig+0x422>
        break;
 8005790:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005792:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10d      	bne.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x446>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800579a:	4b85      	ldr	r3, [pc, #532]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800579c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80057a0:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80057a4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80057a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057ac:	4a80      	ldr	r2, [pc, #512]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80057ae:	430b      	orrs	r3, r1
 80057b0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80057b4:	e003      	b.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x44e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057b6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80057ba:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80057be:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80057c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c6:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80057ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80057cc:	2300      	movs	r3, #0
 80057ce:	667b      	str	r3, [r7, #100]	@ 0x64
 80057d0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80057d4:	460b      	mov	r3, r1
 80057d6:	4313      	orrs	r3, r2
 80057d8:	d046      	beq.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80057da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80057de:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80057e2:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80057e6:	d028      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80057e8:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80057ec:	d821      	bhi.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80057ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057f2:	d022      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80057f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80057f8:	d81b      	bhi.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 80057fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80057fe:	d01c      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005800:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005804:	d815      	bhi.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005806:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800580a:	d008      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
 800580c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005810:	d80f      	bhi.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
 8005812:	2b00      	cmp	r3, #0
 8005814:	d011      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005816:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800581a:	d00e      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800581c:	e009      	b.n	8005832 <HAL_RCCEx_PeriphCLKConfig+0x4c2>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800581e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005822:	3308      	adds	r3, #8
 8005824:	4618      	mov	r0, r3
 8005826:	f002 f90b 	bl	8007a40 <RCCEx_PLL2_Config>
 800582a:	4603      	mov	r3, r0
 800582c:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005830:	e004      	b.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005832:	2301      	movs	r3, #1
 8005834:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005838:	e000      	b.n	800583c <HAL_RCCEx_PeriphCLKConfig+0x4cc>
        break;
 800583a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800583c:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005840:	2b00      	cmp	r3, #0
 8005842:	d10d      	bne.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8005844:	4b5a      	ldr	r3, [pc, #360]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005846:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800584a:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800584e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005852:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005856:	4a56      	ldr	r2, [pc, #344]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005858:	430b      	orrs	r3, r1
 800585a:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800585e:	e003      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005860:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005864:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8005868:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800586c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005870:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8005874:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005876:	2300      	movs	r3, #0
 8005878:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800587a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800587e:	460b      	mov	r3, r1
 8005880:	4313      	orrs	r3, r2
 8005882:	d03f      	beq.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8005884:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800588c:	2b04      	cmp	r3, #4
 800588e:	d81e      	bhi.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x55e>
 8005890:	a201      	add	r2, pc, #4	@ (adr r2, 8005898 <HAL_RCCEx_PeriphCLKConfig+0x528>)
 8005892:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005896:	bf00      	nop
 8005898:	080058d7 	.word	0x080058d7
 800589c:	080058ad 	.word	0x080058ad
 80058a0:	080058bb 	.word	0x080058bb
 80058a4:	080058d7 	.word	0x080058d7
 80058a8:	080058d7 	.word	0x080058d7
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80058ac:	4b40      	ldr	r3, [pc, #256]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80058ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b0:	4a3f      	ldr	r2, [pc, #252]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80058b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058b6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80058b8:	e00e      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80058ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80058be:	332c      	adds	r3, #44	@ 0x2c
 80058c0:	4618      	mov	r0, r3
 80058c2:	f002 f955 	bl	8007b70 <RCCEx_PLL3_Config>
 80058c6:	4603      	mov	r3, r0
 80058c8:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80058cc:	e004      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x568>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 80058d4:	e000      	b.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x568>
        break;
 80058d6:	bf00      	nop
    }
    if (ret == HAL_OK)
 80058d8:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d10d      	bne.n	80058fc <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 80058e0:	4b33      	ldr	r3, [pc, #204]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80058e2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80058e6:	f023 0107 	bic.w	r1, r3, #7
 80058ea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80058ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058f2:	4a2f      	ldr	r2, [pc, #188]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80058f4:	430b      	orrs	r3, r1
 80058f6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80058fa:	e003      	b.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x594>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80058fc:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005900:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8005904:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590c:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8005910:	653b      	str	r3, [r7, #80]	@ 0x50
 8005912:	2300      	movs	r3, #0
 8005914:	657b      	str	r3, [r7, #84]	@ 0x54
 8005916:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800591a:	460b      	mov	r3, r1
 800591c:	4313      	orrs	r3, r2
 800591e:	d04d      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x64c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8005920:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005924:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005928:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800592c:	d028      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x610>
 800592e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005932:	d821      	bhi.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005934:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005938:	d024      	beq.n	8005984 <HAL_RCCEx_PeriphCLKConfig+0x614>
 800593a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800593e:	d81b      	bhi.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005940:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005944:	d00e      	beq.n	8005964 <HAL_RCCEx_PeriphCLKConfig+0x5f4>
 8005946:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800594a:	d815      	bhi.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800594c:	2b00      	cmp	r3, #0
 800594e:	d01b      	beq.n	8005988 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8005950:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005954:	d110      	bne.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005956:	4b16      	ldr	r3, [pc, #88]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005958:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800595a:	4a15      	ldr	r2, [pc, #84]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 800595c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005960:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005962:	e012      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8005964:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005968:	332c      	adds	r3, #44	@ 0x2c
 800596a:	4618      	mov	r0, r3
 800596c:	f002 f900 	bl	8007b70 <RCCEx_PLL3_Config>
 8005970:	4603      	mov	r3, r0
 8005972:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005976:	e008      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x61a>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 800597e:	e004      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8005980:	bf00      	nop
 8005982:	e002      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8005984:	bf00      	nop
 8005986:	e000      	b.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x61a>
        break;
 8005988:	bf00      	nop
    }
    if (ret == HAL_OK)
 800598a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800598e:	2b00      	cmp	r3, #0
 8005990:	d110      	bne.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x644>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8005992:	4b07      	ldr	r3, [pc, #28]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 8005994:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005998:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800599c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80059a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80059a4:	4a02      	ldr	r2, [pc, #8]	@ (80059b0 <HAL_RCCEx_PeriphCLKConfig+0x640>)
 80059a6:	430b      	orrs	r3, r1
 80059a8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80059ac:	e006      	b.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80059ae:	bf00      	nop
 80059b0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059b4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80059b8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80059bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80059c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059c4:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80059c8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059ca:	2300      	movs	r3, #0
 80059cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80059ce:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80059d2:	460b      	mov	r3, r1
 80059d4:	4313      	orrs	r3, r2
 80059d6:	f000 80b5 	beq.w	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059da:	2300      	movs	r3, #0
 80059dc:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059e0:	4b9d      	ldr	r3, [pc, #628]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80059e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059e6:	f003 0304 	and.w	r3, r3, #4
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d113      	bne.n	8005a16 <HAL_RCCEx_PeriphCLKConfig+0x6a6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80059ee:	4b9a      	ldr	r3, [pc, #616]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80059f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059f4:	4a98      	ldr	r2, [pc, #608]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 80059f6:	f043 0304 	orr.w	r3, r3, #4
 80059fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80059fe:	4b96      	ldr	r3, [pc, #600]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a04:	f003 0304 	and.w	r3, r3, #4
 8005a08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005a0c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
      pwrclkchanged = SET;
 8005a10:	2301      	movs	r3, #1
 8005a12:	f887 30d9 	strb.w	r3, [r7, #217]	@ 0xd9
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8005a16:	4b91      	ldr	r3, [pc, #580]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a1a:	4a90      	ldr	r2, [pc, #576]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005a1c:	f043 0301 	orr.w	r3, r3, #1
 8005a20:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005a22:	f7fc fe85 	bl	8002730 <HAL_GetTick>
 8005a26:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005a2a:	e00b      	b.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a2c:	f7fc fe80 	bl	8002730 <HAL_GetTick>
 8005a30:	4602      	mov	r2, r0
 8005a32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d903      	bls.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x6d4>
      {
        ret = HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005a42:	e005      	b.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x6e0>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005a44:	4b85      	ldr	r3, [pc, #532]	@ (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8005a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a48:	f003 0301 	and.w	r3, r3, #1
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d0ed      	beq.n	8005a2c <HAL_RCCEx_PeriphCLKConfig+0x6bc>
      }
    }

    if (ret == HAL_OK)
 8005a50:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d165      	bne.n	8005b24 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005a58:	4b7f      	ldr	r3, [pc, #508]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a5a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8005a66:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d023      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x746>
 8005a6e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005a72:	f8d3 20bc 	ldr.w	r2, [r3, #188]	@ 0xbc
 8005a76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d01b      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x746>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005a7e:	4b76      	ldr	r3, [pc, #472]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a88:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005a8c:	4b72      	ldr	r3, [pc, #456]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005a92:	4a71      	ldr	r2, [pc, #452]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a98:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005a9c:	4b6e      	ldr	r3, [pc, #440]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005a9e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005aa2:	4a6d      	ldr	r2, [pc, #436]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005aa4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005aa8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005aac:	4a6a      	ldr	r2, [pc, #424]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005aae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005ab2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005ab6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d019      	beq.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x786>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ac2:	f7fc fe35 	bl	8002730 <HAL_GetTick>
 8005ac6:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005aca:	e00d      	b.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005acc:	f7fc fe30 	bl	8002730 <HAL_GetTick>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ad6:	1ad2      	subs	r2, r2, r3
 8005ad8:	f241 3388 	movw	r3, #5000	@ 0x1388
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d903      	bls.n	8005ae8 <HAL_RCCEx_PeriphCLKConfig+0x778>
          {
            ret = HAL_TIMEOUT;
 8005ae0:	2303      	movs	r3, #3
 8005ae2:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
            break;
 8005ae6:	e006      	b.n	8005af6 <HAL_RCCEx_PeriphCLKConfig+0x786>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ae8:	4b5b      	ldr	r3, [pc, #364]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005aea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005aee:	f003 0302 	and.w	r3, r3, #2
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d0ea      	beq.n	8005acc <HAL_RCCEx_PeriphCLKConfig+0x75c>
          }
        }
      }

      if (ret == HAL_OK)
 8005af6:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d10d      	bne.n	8005b1a <HAL_RCCEx_PeriphCLKConfig+0x7aa>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8005afe:	4b56      	ldr	r3, [pc, #344]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005b00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005b04:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005b08:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b0c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005b10:	4a51      	ldr	r2, [pc, #324]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005b12:	430b      	orrs	r3, r1
 8005b14:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005b18:	e008      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005b1a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005b1e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
 8005b22:	e003      	b.n	8005b2c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b24:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005b28:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b2c:	f897 30d9 	ldrb.w	r3, [r7, #217]	@ 0xd9
 8005b30:	2b01      	cmp	r3, #1
 8005b32:	d107      	bne.n	8005b44 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b34:	4b48      	ldr	r3, [pc, #288]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005b36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b3a:	4a47      	ldr	r2, [pc, #284]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005b3c:	f023 0304 	bic.w	r3, r3, #4
 8005b40:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8005b44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b4c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8005b50:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b52:	2300      	movs	r3, #0
 8005b54:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b56:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005b5a:	460b      	mov	r3, r1
 8005b5c:	4313      	orrs	r3, r2
 8005b5e:	d042      	beq.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x876>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8005b60:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b64:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b68:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005b6c:	d022      	beq.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x844>
 8005b6e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005b72:	d81b      	bhi.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8005b74:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b78:	d011      	beq.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x82e>
 8005b7a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b7e:	d815      	bhi.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x83c>
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d019      	beq.n	8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8005b84:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005b88:	d110      	bne.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x83c>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005b8a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005b8e:	3308      	adds	r3, #8
 8005b90:	4618      	mov	r0, r3
 8005b92:	f001 ff55 	bl	8007a40 <RCCEx_PLL2_Config>
 8005b96:	4603      	mov	r3, r0
 8005b98:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005b9c:	e00d      	b.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005b9e:	4b2e      	ldr	r3, [pc, #184]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ba2:	4a2d      	ldr	r2, [pc, #180]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005ba4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ba8:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8005baa:	e006      	b.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x84a>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005bb2:	e002      	b.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8005bb4:	bf00      	nop
 8005bb6:	e000      	b.n	8005bba <HAL_RCCEx_PeriphCLKConfig+0x84a>
        break;
 8005bb8:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005bba:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d10d      	bne.n	8005bde <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8005bc2:	4b25      	ldr	r3, [pc, #148]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005bc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005bc8:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8005bcc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005bd0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005bd4:	4a20      	ldr	r2, [pc, #128]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005bd6:	430b      	orrs	r3, r1
 8005bd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005bdc:	e003      	b.n	8005be6 <HAL_RCCEx_PeriphCLKConfig+0x876>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bde:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005be2:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005be6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bee:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8005bf2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005bf8:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8005bfc:	460b      	mov	r3, r1
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	d032      	beq.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8005c02:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c06:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c0e:	d00b      	beq.n	8005c28 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
 8005c10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c14:	d804      	bhi.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d008      	beq.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8005c1a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c1e:	d007      	beq.n	8005c30 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005c26:	e004      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8005c28:	bf00      	nop
 8005c2a:	e002      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8005c2c:	bf00      	nop
 8005c2e:	e000      	b.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
        break;
 8005c30:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005c32:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d112      	bne.n	8005c60 <HAL_RCCEx_PeriphCLKConfig+0x8f0>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8005c3a:	4b07      	ldr	r3, [pc, #28]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005c3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005c40:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005c44:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c4c:	4a02      	ldr	r2, [pc, #8]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x8e8>)
 8005c4e:	430b      	orrs	r3, r1
 8005c50:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8005c54:	e008      	b.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x8f8>
 8005c56:	bf00      	nop
 8005c58:	46020c00 	.word	0x46020c00
 8005c5c:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c60:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005c64:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8005c68:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c70:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8005c74:	633b      	str	r3, [r7, #48]	@ 0x30
 8005c76:	2300      	movs	r3, #0
 8005c78:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c7a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8005c7e:	460b      	mov	r3, r1
 8005c80:	4313      	orrs	r3, r2
 8005c82:	d019      	beq.n	8005cb8 <HAL_RCCEx_PeriphCLKConfig+0x948>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8005c84:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005c88:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005c8c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005c90:	d105      	bne.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x92e>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8005c92:	4b88      	ldr	r3, [pc, #544]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c96:	4a87      	ldr	r2, [pc, #540]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005c98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c9c:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8005c9e:	4b85      	ldr	r3, [pc, #532]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005ca0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005ca4:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005ca8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005cac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005cb0:	4a80      	ldr	r2, [pc, #512]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005cb2:	430b      	orrs	r3, r1
 8005cb4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8005cb8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005cbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8005cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cca:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8005cce:	460b      	mov	r3, r1
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	d00c      	beq.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0x97e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8005cd4:	4b77      	ldr	r3, [pc, #476]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005cd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005cda:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005cde:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005ce2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005ce6:	4973      	ldr	r1, [pc, #460]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8005cee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cf6:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8005cfa:	623b      	str	r3, [r7, #32]
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d00:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005d04:	460b      	mov	r3, r1
 8005d06:	4313      	orrs	r3, r2
 8005d08:	d00c      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8005d0a:	4b6a      	ldr	r3, [pc, #424]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d10:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005d14:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d18:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005d1c:	4965      	ldr	r1, [pc, #404]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8005d24:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d2c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8005d30:	61bb      	str	r3, [r7, #24]
 8005d32:	2300      	movs	r3, #0
 8005d34:	61fb      	str	r3, [r7, #28]
 8005d36:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005d3a:	460b      	mov	r3, r1
 8005d3c:	4313      	orrs	r3, r2
 8005d3e:	d00c      	beq.n	8005d5a <HAL_RCCEx_PeriphCLKConfig+0x9ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8005d40:	4b5c      	ldr	r3, [pc, #368]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d42:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005d46:	f023 0218 	bic.w	r2, r3, #24
 8005d4a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d4e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005d52:	4958      	ldr	r1, [pc, #352]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d54:	4313      	orrs	r3, r2
 8005d56:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005d5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d62:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8005d66:	613b      	str	r3, [r7, #16]
 8005d68:	2300      	movs	r3, #0
 8005d6a:	617b      	str	r3, [r7, #20]
 8005d6c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8005d70:	460b      	mov	r3, r1
 8005d72:	4313      	orrs	r3, r2
 8005d74:	d032      	beq.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8005d76:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d7a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005d7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d82:	d105      	bne.n	8005d90 <HAL_RCCEx_PeriphCLKConfig+0xa20>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005d84:	4b4b      	ldr	r3, [pc, #300]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d88:	4a4a      	ldr	r2, [pc, #296]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005d8a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005d8e:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8005d90:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005d94:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005d98:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d9c:	d108      	bne.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0xa40>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005d9e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005da2:	3308      	adds	r3, #8
 8005da4:	4618      	mov	r0, r3
 8005da6:	f001 fe4b 	bl	8007a40 <RCCEx_PLL2_Config>
 8005daa:	4603      	mov	r3, r0
 8005dac:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
    }
    if (ret == HAL_OK)
 8005db0:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d10d      	bne.n	8005dd4 <HAL_RCCEx_PeriphCLKConfig+0xa64>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8005db8:	4b3e      	ldr	r3, [pc, #248]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005dba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005dbe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005dc2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005dc6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005dca:	493a      	ldr	r1, [pc, #232]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005dcc:	4313      	orrs	r3, r2
 8005dce:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8005dd2:	e003      	b.n	8005ddc <HAL_RCCEx_PeriphCLKConfig+0xa6c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005dd4:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005dd8:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8005ddc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005de0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de4:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8005de8:	60bb      	str	r3, [r7, #8]
 8005dea:	2300      	movs	r3, #0
 8005dec:	60fb      	str	r3, [r7, #12]
 8005dee:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8005df2:	460b      	mov	r3, r1
 8005df4:	4313      	orrs	r3, r2
 8005df6:	d03a      	beq.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0xafe>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8005df8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005dfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e00:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e04:	d00e      	beq.n	8005e24 <HAL_RCCEx_PeriphCLKConfig+0xab4>
 8005e06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e0a:	d815      	bhi.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0xac8>
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d017      	beq.n	8005e40 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8005e10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e14:	d110      	bne.n	8005e38 <HAL_RCCEx_PeriphCLKConfig+0xac8>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005e16:	4b27      	ldr	r3, [pc, #156]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005e18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e1a:	4a26      	ldr	r2, [pc, #152]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005e1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005e20:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005e22:	e00e      	b.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8005e24:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e28:	3308      	adds	r3, #8
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	f001 fe08 	bl	8007a40 <RCCEx_PLL2_Config>
 8005e30:	4603      	mov	r3, r0
 8005e32:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8005e36:	e004      	b.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0xad2>
      default:
        ret = HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
        break;
 8005e3e:	e000      	b.n	8005e42 <HAL_RCCEx_PeriphCLKConfig+0xad2>
        break;
 8005e40:	bf00      	nop
    }
    if (ret == HAL_OK)
 8005e42:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d10d      	bne.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0xaf6>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8005e4a:	4b1a      	ldr	r3, [pc, #104]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005e50:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005e54:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e58:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005e5c:	4915      	ldr	r1, [pc, #84]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8005e64:	e003      	b.n	8005e6e <HAL_RCCEx_PeriphCLKConfig+0xafe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e66:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8005e6a:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8005e6e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e76:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8005e7a:	603b      	str	r3, [r7, #0]
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	607b      	str	r3, [r7, #4]
 8005e80:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005e84:	460b      	mov	r3, r1
 8005e86:	4313      	orrs	r3, r2
 8005e88:	d00c      	beq.n	8005ea4 <HAL_RCCEx_PeriphCLKConfig+0xb34>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8005e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005e8c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e90:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005e94:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005e98:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8005e9c:	4905      	ldr	r1, [pc, #20]	@ (8005eb4 <HAL_RCCEx_PeriphCLKConfig+0xb44>)
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8005ea4:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
}
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	37e0      	adds	r7, #224	@ 0xe0
 8005eac:	46bd      	mov	sp, r7
 8005eae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005eb2:	bf00      	nop
 8005eb4:	46020c00 	.word	0x46020c00

08005eb8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b089      	sub	sp, #36	@ 0x24
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8005ec0:	4ba6      	ldr	r3, [pc, #664]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ec2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ec4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ec8:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8005eca:	4ba4      	ldr	r3, [pc, #656]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ece:	f003 0303 	and.w	r3, r3, #3
 8005ed2:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8005ed4:	4ba1      	ldr	r3, [pc, #644]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ed6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed8:	0a1b      	lsrs	r3, r3, #8
 8005eda:	f003 030f 	and.w	r3, r3, #15
 8005ede:	3301      	adds	r3, #1
 8005ee0:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8005ee2:	4b9e      	ldr	r3, [pc, #632]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ee6:	091b      	lsrs	r3, r3, #4
 8005ee8:	f003 0301 	and.w	r3, r3, #1
 8005eec:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8005eee:	4b9b      	ldr	r3, [pc, #620]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ef2:	08db      	lsrs	r3, r3, #3
 8005ef4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	fb02 f303 	mul.w	r3, r2, r3
 8005efe:	ee07 3a90 	vmov	s15, r3
 8005f02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f06:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	2b03      	cmp	r3, #3
 8005f0e:	d062      	beq.n	8005fd6 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	2b03      	cmp	r3, #3
 8005f14:	f200 8081 	bhi.w	800601a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d024      	beq.n	8005f68 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8005f1e:	697b      	ldr	r3, [r7, #20]
 8005f20:	2b02      	cmp	r3, #2
 8005f22:	d17a      	bne.n	800601a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	ee07 3a90 	vmov	s15, r3
 8005f2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005f2e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006160 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005f32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f36:	4b89      	ldr	r3, [pc, #548]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f3e:	ee07 3a90 	vmov	s15, r3
 8005f42:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f46:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f4a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006164 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005f4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005f52:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005f56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005f5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f62:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005f66:	e08f      	b.n	8006088 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005f68:	4b7c      	ldr	r3, [pc, #496]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d005      	beq.n	8005f80 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8005f74:	4b79      	ldr	r3, [pc, #484]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	0f1b      	lsrs	r3, r3, #28
 8005f7a:	f003 030f 	and.w	r3, r3, #15
 8005f7e:	e006      	b.n	8005f8e <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8005f80:	4b76      	ldr	r3, [pc, #472]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005f82:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f86:	041b      	lsls	r3, r3, #16
 8005f88:	0f1b      	lsrs	r3, r3, #28
 8005f8a:	f003 030f 	and.w	r3, r3, #15
 8005f8e:	4a76      	ldr	r2, [pc, #472]	@ (8006168 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8005f90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f94:	ee07 3a90 	vmov	s15, r3
 8005f98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	ee07 3a90 	vmov	s15, r3
 8005fa2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005faa:	69bb      	ldr	r3, [r7, #24]
 8005fac:	ee07 3a90 	vmov	s15, r3
 8005fb0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005fb4:	ed97 6a02 	vldr	s12, [r7, #8]
 8005fb8:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006164 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8005fbc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005fc0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005fc4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005fc8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8005fcc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fd0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005fd4:	e058      	b.n	8006088 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	ee07 3a90 	vmov	s15, r3
 8005fdc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005fe0:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006160 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8005fe4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005fe8:	4b5c      	ldr	r3, [pc, #368]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8005fea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005fec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ff0:	ee07 3a90 	vmov	s15, r3
 8005ff4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ff8:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ffc:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006164 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8006000:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006004:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8006008:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800600c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006010:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006014:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006018:	e036      	b.n	8006088 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800601a:	4b50      	ldr	r3, [pc, #320]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800601c:	689b      	ldr	r3, [r3, #8]
 800601e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d005      	beq.n	8006032 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8006026:	4b4d      	ldr	r3, [pc, #308]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	0f1b      	lsrs	r3, r3, #28
 800602c:	f003 030f 	and.w	r3, r3, #15
 8006030:	e006      	b.n	8006040 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8006032:	4b4a      	ldr	r3, [pc, #296]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006034:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006038:	041b      	lsls	r3, r3, #16
 800603a:	0f1b      	lsrs	r3, r3, #28
 800603c:	f003 030f 	and.w	r3, r3, #15
 8006040:	4a49      	ldr	r2, [pc, #292]	@ (8006168 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8006042:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006046:	ee07 3a90 	vmov	s15, r3
 800604a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800604e:	693b      	ldr	r3, [r7, #16]
 8006050:	ee07 3a90 	vmov	s15, r3
 8006054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006058:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800605c:	69bb      	ldr	r3, [r7, #24]
 800605e:	ee07 3a90 	vmov	s15, r3
 8006062:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006066:	ed97 6a02 	vldr	s12, [r7, #8]
 800606a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006164 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 800606e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006072:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006076:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800607a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800607e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006082:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006086:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8006088:	4b34      	ldr	r3, [pc, #208]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800608a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800608c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006090:	2b00      	cmp	r3, #0
 8006092:	d017      	beq.n	80060c4 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006094:	4b31      	ldr	r3, [pc, #196]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8006096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006098:	0a5b      	lsrs	r3, r3, #9
 800609a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800609e:	ee07 3a90 	vmov	s15, r3
 80060a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 80060a6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060aa:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80060ae:	edd7 6a07 	vldr	s13, [r7, #28]
 80060b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060ba:	ee17 2a90 	vmov	r2, s15
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	601a      	str	r2, [r3, #0]
 80060c2:	e002      	b.n	80060ca <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80060ca:	4b24      	ldr	r3, [pc, #144]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80060cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d017      	beq.n	8006106 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80060d6:	4b21      	ldr	r3, [pc, #132]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80060d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060da:	0c1b      	lsrs	r3, r3, #16
 80060dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80060e0:	ee07 3a90 	vmov	s15, r3
 80060e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 80060e8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80060ec:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80060f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80060f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80060fc:	ee17 2a90 	vmov	r2, s15
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	605a      	str	r2, [r3, #4]
 8006104:	e002      	b.n	800610c <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 800610c:	4b13      	ldr	r3, [pc, #76]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800610e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006110:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006114:	2b00      	cmp	r3, #0
 8006116:	d017      	beq.n	8006148 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006118:	4b10      	ldr	r3, [pc, #64]	@ (800615c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800611a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800611c:	0e1b      	lsrs	r3, r3, #24
 800611e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006122:	ee07 3a90 	vmov	s15, r3
 8006126:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 800612a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800612e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8006132:	edd7 6a07 	vldr	s13, [r7, #28]
 8006136:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800613a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800613e:	ee17 2a90 	vmov	r2, s15
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8006146:	e002      	b.n	800614e <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	609a      	str	r2, [r3, #8]
}
 800614e:	bf00      	nop
 8006150:	3724      	adds	r7, #36	@ 0x24
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	46020c00 	.word	0x46020c00
 8006160:	4b742400 	.word	0x4b742400
 8006164:	46000000 	.word	0x46000000
 8006168:	08008778 	.word	0x08008778

0800616c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800616c:	b480      	push	{r7}
 800616e:	b089      	sub	sp, #36	@ 0x24
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8006174:	4ba6      	ldr	r3, [pc, #664]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006178:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800617c:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800617e:	4ba4      	ldr	r3, [pc, #656]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006182:	f003 0303 	and.w	r3, r3, #3
 8006186:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8006188:	4ba1      	ldr	r3, [pc, #644]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800618a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800618c:	0a1b      	lsrs	r3, r3, #8
 800618e:	f003 030f 	and.w	r3, r3, #15
 8006192:	3301      	adds	r3, #1
 8006194:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8006196:	4b9e      	ldr	r3, [pc, #632]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800619a:	091b      	lsrs	r3, r3, #4
 800619c:	f003 0301 	and.w	r3, r3, #1
 80061a0:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80061a2:	4b9b      	ldr	r3, [pc, #620]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80061a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061a6:	08db      	lsrs	r3, r3, #3
 80061a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	fb02 f303 	mul.w	r3, r2, r3
 80061b2:	ee07 3a90 	vmov	s15, r3
 80061b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061ba:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	2b03      	cmp	r3, #3
 80061c2:	d062      	beq.n	800628a <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	2b03      	cmp	r3, #3
 80061c8:	f200 8081 	bhi.w	80062ce <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80061cc:	697b      	ldr	r3, [r7, #20]
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	d024      	beq.n	800621c <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	2b02      	cmp	r3, #2
 80061d6:	d17a      	bne.n	80062ce <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	ee07 3a90 	vmov	s15, r3
 80061de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80061e2:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8006414 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80061e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061ea:	4b89      	ldr	r3, [pc, #548]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80061ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061f2:	ee07 3a90 	vmov	s15, r3
 80061f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80061fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80061fe:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8006418 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006202:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006206:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 800620a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800620e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8006212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006216:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800621a:	e08f      	b.n	800633c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 800621c:	4b7c      	ldr	r3, [pc, #496]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800621e:	689b      	ldr	r3, [r3, #8]
 8006220:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006224:	2b00      	cmp	r3, #0
 8006226:	d005      	beq.n	8006234 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8006228:	4b79      	ldr	r3, [pc, #484]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	0f1b      	lsrs	r3, r3, #28
 800622e:	f003 030f 	and.w	r3, r3, #15
 8006232:	e006      	b.n	8006242 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8006234:	4b76      	ldr	r3, [pc, #472]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006236:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800623a:	041b      	lsls	r3, r3, #16
 800623c:	0f1b      	lsrs	r3, r3, #28
 800623e:	f003 030f 	and.w	r3, r3, #15
 8006242:	4a76      	ldr	r2, [pc, #472]	@ (800641c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8006244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006248:	ee07 3a90 	vmov	s15, r3
 800624c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	ee07 3a90 	vmov	s15, r3
 8006256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800625a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	ee07 3a90 	vmov	s15, r3
 8006264:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006268:	ed97 6a02 	vldr	s12, [r7, #8]
 800626c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8006418 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006270:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006274:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006278:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800627c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8006280:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006284:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006288:	e058      	b.n	800633c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800628a:	693b      	ldr	r3, [r7, #16]
 800628c:	ee07 3a90 	vmov	s15, r3
 8006290:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006294:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8006414 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8006298:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800629c:	4b5c      	ldr	r3, [pc, #368]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800629e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80062a4:	ee07 3a90 	vmov	s15, r3
 80062a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80062ac:	ed97 6a02 	vldr	s12, [r7, #8]
 80062b0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006418 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80062b4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80062b8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80062bc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80062c0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80062c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062c8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80062cc:	e036      	b.n	800633c <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80062ce:	4b50      	ldr	r3, [pc, #320]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80062d0:	689b      	ldr	r3, [r3, #8]
 80062d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d005      	beq.n	80062e6 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80062da:	4b4d      	ldr	r3, [pc, #308]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	0f1b      	lsrs	r3, r3, #28
 80062e0:	f003 030f 	and.w	r3, r3, #15
 80062e4:	e006      	b.n	80062f4 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 80062e6:	4b4a      	ldr	r3, [pc, #296]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80062e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80062ec:	041b      	lsls	r3, r3, #16
 80062ee:	0f1b      	lsrs	r3, r3, #28
 80062f0:	f003 030f 	and.w	r3, r3, #15
 80062f4:	4a49      	ldr	r2, [pc, #292]	@ (800641c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80062f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062fa:	ee07 3a90 	vmov	s15, r3
 80062fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	ee07 3a90 	vmov	s15, r3
 8006308:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800630c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8006310:	69bb      	ldr	r3, [r7, #24]
 8006312:	ee07 3a90 	vmov	s15, r3
 8006316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800631a:	ed97 6a02 	vldr	s12, [r7, #8]
 800631e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8006418 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8006322:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006326:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800632a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800632e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8006332:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006336:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800633a:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 800633c:	4b34      	ldr	r3, [pc, #208]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800633e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006340:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006344:	2b00      	cmp	r3, #0
 8006346:	d017      	beq.n	8006378 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006348:	4b31      	ldr	r3, [pc, #196]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800634a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800634c:	0a5b      	lsrs	r3, r3, #9
 800634e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006352:	ee07 3a90 	vmov	s15, r3
 8006356:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800635a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800635e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8006362:	edd7 6a07 	vldr	s13, [r7, #28]
 8006366:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800636a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800636e:	ee17 2a90 	vmov	r2, s15
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	601a      	str	r2, [r3, #0]
 8006376:	e002      	b.n	800637e <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 800637e:	4b24      	ldr	r3, [pc, #144]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8006380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006386:	2b00      	cmp	r3, #0
 8006388:	d017      	beq.n	80063ba <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800638a:	4b21      	ldr	r3, [pc, #132]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800638c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800638e:	0c1b      	lsrs	r3, r3, #16
 8006390:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006394:	ee07 3a90 	vmov	s15, r3
 8006398:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 800639c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063a0:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80063a4:	edd7 6a07 	vldr	s13, [r7, #28]
 80063a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063ac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063b0:	ee17 2a90 	vmov	r2, s15
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	605a      	str	r2, [r3, #4]
 80063b8:	e002      	b.n	80063c0 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80063c0:	4b13      	ldr	r3, [pc, #76]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80063c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063c4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d017      	beq.n	80063fc <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80063cc:	4b10      	ldr	r3, [pc, #64]	@ (8006410 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80063ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063d0:	0e1b      	lsrs	r3, r3, #24
 80063d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063d6:	ee07 3a90 	vmov	s15, r3
 80063da:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 80063de:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063e2:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80063e6:	edd7 6a07 	vldr	s13, [r7, #28]
 80063ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80063f2:	ee17 2a90 	vmov	r2, s15
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80063fa:	e002      	b.n	8006402 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2200      	movs	r2, #0
 8006400:	609a      	str	r2, [r3, #8]
}
 8006402:	bf00      	nop
 8006404:	3724      	adds	r7, #36	@ 0x24
 8006406:	46bd      	mov	sp, r7
 8006408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640c:	4770      	bx	lr
 800640e:	bf00      	nop
 8006410:	46020c00 	.word	0x46020c00
 8006414:	4b742400 	.word	0x4b742400
 8006418:	46000000 	.word	0x46000000
 800641c:	08008778 	.word	0x08008778

08006420 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8006420:	b480      	push	{r7}
 8006422:	b089      	sub	sp, #36	@ 0x24
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8006428:	4ba6      	ldr	r3, [pc, #664]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800642a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800642c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006430:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8006432:	4ba4      	ldr	r3, [pc, #656]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006436:	f003 0303 	and.w	r3, r3, #3
 800643a:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 800643c:	4ba1      	ldr	r3, [pc, #644]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800643e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006440:	0a1b      	lsrs	r3, r3, #8
 8006442:	f003 030f 	and.w	r3, r3, #15
 8006446:	3301      	adds	r3, #1
 8006448:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800644a:	4b9e      	ldr	r3, [pc, #632]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800644c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800644e:	091b      	lsrs	r3, r3, #4
 8006450:	f003 0301 	and.w	r3, r3, #1
 8006454:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8006456:	4b9b      	ldr	r3, [pc, #620]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006458:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800645a:	08db      	lsrs	r3, r3, #3
 800645c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	fb02 f303 	mul.w	r3, r2, r3
 8006466:	ee07 3a90 	vmov	s15, r3
 800646a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800646e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8006472:	697b      	ldr	r3, [r7, #20]
 8006474:	2b03      	cmp	r3, #3
 8006476:	d062      	beq.n	800653e <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	2b03      	cmp	r3, #3
 800647c:	f200 8081 	bhi.w	8006582 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d024      	beq.n	80064d0 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	2b02      	cmp	r3, #2
 800648a:	d17a      	bne.n	8006582 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800648c:	693b      	ldr	r3, [r7, #16]
 800648e:	ee07 3a90 	vmov	s15, r3
 8006492:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006496:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80066c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800649a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800649e:	4b89      	ldr	r3, [pc, #548]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80064a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064a6:	ee07 3a90 	vmov	s15, r3
 80064aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80064ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80064b2:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80066cc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80064b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80064ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80064be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80064c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80064c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80064ca:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 80064ce:	e08f      	b.n	80065f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80064d0:	4b7c      	ldr	r3, [pc, #496]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d005      	beq.n	80064e8 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80064dc:	4b79      	ldr	r3, [pc, #484]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80064de:	689b      	ldr	r3, [r3, #8]
 80064e0:	0f1b      	lsrs	r3, r3, #28
 80064e2:	f003 030f 	and.w	r3, r3, #15
 80064e6:	e006      	b.n	80064f6 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 80064e8:	4b76      	ldr	r3, [pc, #472]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80064ea:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80064ee:	041b      	lsls	r3, r3, #16
 80064f0:	0f1b      	lsrs	r3, r3, #28
 80064f2:	f003 030f 	and.w	r3, r3, #15
 80064f6:	4a76      	ldr	r2, [pc, #472]	@ (80066d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80064f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064fc:	ee07 3a90 	vmov	s15, r3
 8006500:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	ee07 3a90 	vmov	s15, r3
 800650a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800650e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8006512:	69bb      	ldr	r3, [r7, #24]
 8006514:	ee07 3a90 	vmov	s15, r3
 8006518:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800651c:	ed97 6a02 	vldr	s12, [r7, #8]
 8006520:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80066cc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006524:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8006528:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800652c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006530:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006534:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006538:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800653c:	e058      	b.n	80065f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	ee07 3a90 	vmov	s15, r3
 8006544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006548:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80066c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800654c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006550:	4b5c      	ldr	r3, [pc, #368]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006552:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006554:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006558:	ee07 3a90 	vmov	s15, r3
 800655c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006560:	ed97 6a02 	vldr	s12, [r7, #8]
 8006564:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80066cc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8006568:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800656c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8006570:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006574:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8006578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800657c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8006580:	e036      	b.n	80065f0 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8006582:	4b50      	ldr	r3, [pc, #320]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d005      	beq.n	800659a <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 800658e:	4b4d      	ldr	r3, [pc, #308]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006590:	689b      	ldr	r3, [r3, #8]
 8006592:	0f1b      	lsrs	r3, r3, #28
 8006594:	f003 030f 	and.w	r3, r3, #15
 8006598:	e006      	b.n	80065a8 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800659a:	4b4a      	ldr	r3, [pc, #296]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800659c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80065a0:	041b      	lsls	r3, r3, #16
 80065a2:	0f1b      	lsrs	r3, r3, #28
 80065a4:	f003 030f 	and.w	r3, r3, #15
 80065a8:	4a49      	ldr	r2, [pc, #292]	@ (80066d0 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80065aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065ae:	ee07 3a90 	vmov	s15, r3
 80065b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	ee07 3a90 	vmov	s15, r3
 80065bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80065c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80065c4:	69bb      	ldr	r3, [r7, #24]
 80065c6:	ee07 3a90 	vmov	s15, r3
 80065ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80065ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80065d2:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80066cc <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80065d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80065da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80065de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80065e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80065e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065ea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80065ee:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 80065f0:	4b34      	ldr	r3, [pc, #208]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80065f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d017      	beq.n	800662c <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80065fc:	4b31      	ldr	r3, [pc, #196]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80065fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006600:	0a5b      	lsrs	r3, r3, #9
 8006602:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006606:	ee07 3a90 	vmov	s15, r3
 800660a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800660e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006612:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006616:	edd7 6a07 	vldr	s13, [r7, #28]
 800661a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800661e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006622:	ee17 2a90 	vmov	r2, s15
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	601a      	str	r2, [r3, #0]
 800662a:	e002      	b.n	8006632 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2200      	movs	r2, #0
 8006630:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8006632:	4b24      	ldr	r3, [pc, #144]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800663a:	2b00      	cmp	r3, #0
 800663c:	d017      	beq.n	800666e <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800663e:	4b21      	ldr	r3, [pc, #132]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006640:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006642:	0c1b      	lsrs	r3, r3, #16
 8006644:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006648:	ee07 3a90 	vmov	s15, r3
 800664c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8006650:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006654:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006658:	edd7 6a07 	vldr	s13, [r7, #28]
 800665c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006660:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006664:	ee17 2a90 	vmov	r2, s15
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	605a      	str	r2, [r3, #4]
 800666c:	e002      	b.n	8006674 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8006674:	4b13      	ldr	r3, [pc, #76]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006678:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800667c:	2b00      	cmp	r3, #0
 800667e:	d017      	beq.n	80066b0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8006680:	4b10      	ldr	r3, [pc, #64]	@ (80066c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8006682:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006684:	0e1b      	lsrs	r3, r3, #24
 8006686:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800668a:	ee07 3a90 	vmov	s15, r3
 800668e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8006692:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006696:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800669a:	edd7 6a07 	vldr	s13, [r7, #28]
 800669e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80066a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066a6:	ee17 2a90 	vmov	r2, s15
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80066ae:	e002      	b.n	80066b6 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	609a      	str	r2, [r3, #8]
}
 80066b6:	bf00      	nop
 80066b8:	3724      	adds	r7, #36	@ 0x24
 80066ba:	46bd      	mov	sp, r7
 80066bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c0:	4770      	bx	lr
 80066c2:	bf00      	nop
 80066c4:	46020c00 	.word	0x46020c00
 80066c8:	4b742400 	.word	0x4b742400
 80066cc:	46000000 	.word	0x46000000
 80066d0:	08008778 	.word	0x08008778

080066d4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b08e      	sub	sp, #56	@ 0x38
 80066d8:	af00      	add	r7, sp, #0
 80066da:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80066de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80066e2:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80066e6:	430b      	orrs	r3, r1
 80066e8:	d145      	bne.n	8006776 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80066ea:	4baa      	ldr	r3, [pc, #680]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80066ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066f0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066f4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80066f6:	4ba7      	ldr	r3, [pc, #668]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80066f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066fc:	f003 0302 	and.w	r3, r3, #2
 8006700:	2b02      	cmp	r3, #2
 8006702:	d108      	bne.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8006704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006706:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800670a:	d104      	bne.n	8006716 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800670c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006710:	637b      	str	r3, [r7, #52]	@ 0x34
 8006712:	f001 b987 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8006716:	4b9f      	ldr	r3, [pc, #636]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006718:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800671c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006720:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006724:	d114      	bne.n	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8006726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800672c:	d110      	bne.n	8006750 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800672e:	4b99      	ldr	r3, [pc, #612]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006730:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006734:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006738:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800673c:	d103      	bne.n	8006746 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 800673e:	23fa      	movs	r3, #250	@ 0xfa
 8006740:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006742:	f001 b96f 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 8006746:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800674a:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800674c:	f001 b96a 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8006750:	4b90      	ldr	r3, [pc, #576]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006758:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800675c:	d107      	bne.n	800676e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 800675e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006760:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006764:	d103      	bne.n	800676e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8006766:	4b8c      	ldr	r3, [pc, #560]	@ (8006998 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8006768:	637b      	str	r3, [r7, #52]	@ 0x34
 800676a:	f001 b95b 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800676e:	2300      	movs	r3, #0
 8006770:	637b      	str	r3, [r7, #52]	@ 0x34
 8006772:	f001 b957 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8006776:	e9d7 2300 	ldrd	r2, r3, [r7]
 800677a:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 800677e:	430b      	orrs	r3, r1
 8006780:	d151      	bne.n	8006826 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8006782:	4b84      	ldr	r3, [pc, #528]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006784:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006788:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800678c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800678e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006790:	2b80      	cmp	r3, #128	@ 0x80
 8006792:	d035      	beq.n	8006800 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8006794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006796:	2b80      	cmp	r3, #128	@ 0x80
 8006798:	d841      	bhi.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800679a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800679c:	2b60      	cmp	r3, #96	@ 0x60
 800679e:	d02a      	beq.n	80067f6 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 80067a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a2:	2b60      	cmp	r3, #96	@ 0x60
 80067a4:	d83b      	bhi.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80067a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067a8:	2b40      	cmp	r3, #64	@ 0x40
 80067aa:	d009      	beq.n	80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 80067ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ae:	2b40      	cmp	r3, #64	@ 0x40
 80067b0:	d835      	bhi.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 80067b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d00c      	beq.n	80067d2 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 80067b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80067ba:	2b20      	cmp	r3, #32
 80067bc:	d012      	beq.n	80067e4 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 80067be:	e02e      	b.n	800681e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80067c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80067c4:	4618      	mov	r0, r3
 80067c6:	f7ff fb77 	bl	8005eb8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 80067ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067ce:	f001 b929 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80067d2:	f107 0318 	add.w	r3, r7, #24
 80067d6:	4618      	mov	r0, r3
 80067d8:	f7ff fcc8 	bl	800616c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 80067dc:	69bb      	ldr	r3, [r7, #24]
 80067de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067e0:	f001 b920 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80067e4:	f107 030c 	add.w	r3, r7, #12
 80067e8:	4618      	mov	r0, r3
 80067ea:	f7ff fe19 	bl	8006420 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067f2:	f001 b917 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80067f6:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80067fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80067fc:	f001 b912 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8006800:	4b64      	ldr	r3, [pc, #400]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006808:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800680c:	d103      	bne.n	8006816 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800680e:	4b63      	ldr	r3, [pc, #396]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8006810:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006812:	f001 b907 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006816:	2300      	movs	r3, #0
 8006818:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800681a:	f001 b903 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :
      {
        frequency = 0U;
 800681e:	2300      	movs	r3, #0
 8006820:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006822:	f001 b8ff 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8006826:	e9d7 2300 	ldrd	r2, r3, [r7]
 800682a:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800682e:	430b      	orrs	r3, r1
 8006830:	d158      	bne.n	80068e4 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8006832:	4b58      	ldr	r3, [pc, #352]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006834:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006838:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800683c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800683e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006840:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006844:	d03b      	beq.n	80068be <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8006846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006848:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800684c:	d846      	bhi.n	80068dc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800684e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006850:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006854:	d02e      	beq.n	80068b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8006856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006858:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800685c:	d83e      	bhi.n	80068dc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800685e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006860:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006864:	d00b      	beq.n	800687e <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8006866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800686c:	d836      	bhi.n	80068dc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 800686e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00d      	beq.n	8006890 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8006874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800687a:	d012      	beq.n	80068a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 800687c:	e02e      	b.n	80068dc <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800687e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006882:	4618      	mov	r0, r3
 8006884:	f7ff fb18 	bl	8005eb8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006888:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800688a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800688c:	f001 b8ca 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006890:	f107 0318 	add.w	r3, r7, #24
 8006894:	4618      	mov	r0, r3
 8006896:	f7ff fc69 	bl	800616c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800689e:	f001 b8c1 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80068a2:	f107 030c 	add.w	r3, r7, #12
 80068a6:	4618      	mov	r0, r3
 80068a8:	f7ff fdba 	bl	8006420 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068b0:	f001 b8b8 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80068b4:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80068b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068ba:	f001 b8b3 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80068be:	4b35      	ldr	r3, [pc, #212]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80068c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80068ca:	d103      	bne.n	80068d4 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 80068cc:	4b33      	ldr	r3, [pc, #204]	@ (800699c <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 80068ce:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80068d0:	f001 b8a8 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80068d4:	2300      	movs	r3, #0
 80068d6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068d8:	f001 b8a4 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 80068dc:	2300      	movs	r3, #0
 80068de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80068e0:	f001 b8a0 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 80068e4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068e8:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 80068ec:	430b      	orrs	r3, r1
 80068ee:	d16e      	bne.n	80069ce <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80068f0:	4b28      	ldr	r3, [pc, #160]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80068f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80068f6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80068fa:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80068fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fe:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006902:	d034      	beq.n	800696e <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
 8006904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006906:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800690a:	d85c      	bhi.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 800690c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800690e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006912:	d00b      	beq.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 8006914:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006916:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800691a:	d854      	bhi.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
 800691c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800691e:	2b00      	cmp	r3, #0
 8006920:	d016      	beq.n	8006950 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8006922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006924:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006928:	d009      	beq.n	800693e <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
 800692a:	e04c      	b.n	80069c6 <HAL_RCCEx_GetPeriphCLKFreq+0x2f2>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800692c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006930:	4618      	mov	r0, r3
 8006932:	f7ff fac1 	bl	8005eb8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8006936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006938:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800693a:	f001 b873 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800693e:	f107 0318 	add.w	r3, r7, #24
 8006942:	4618      	mov	r0, r3
 8006944:	f7ff fc12 	bl	800616c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800694c:	f001 b86a 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006950:	4b10      	ldr	r3, [pc, #64]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006958:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800695c:	d103      	bne.n	8006966 <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        {
          frequency = HSI48_VALUE;
 800695e:	4b10      	ldr	r3, [pc, #64]	@ (80069a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8006960:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006962:	f001 b85f 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006966:	2300      	movs	r3, #0
 8006968:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800696a:	f001 b85b 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800696e:	4b09      	ldr	r3, [pc, #36]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 0320 	and.w	r3, r3, #32
 8006976:	2b20      	cmp	r3, #32
 8006978:	d121      	bne.n	80069be <HAL_RCCEx_GetPeriphCLKFreq+0x2ea>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800697a:	4b06      	ldr	r3, [pc, #24]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 800697c:	689b      	ldr	r3, [r3, #8]
 800697e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006982:	2b00      	cmp	r3, #0
 8006984:	d00e      	beq.n	80069a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>
 8006986:	4b03      	ldr	r3, [pc, #12]	@ (8006994 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	0e1b      	lsrs	r3, r3, #24
 800698c:	f003 030f 	and.w	r3, r3, #15
 8006990:	e00f      	b.n	80069b2 <HAL_RCCEx_GetPeriphCLKFreq+0x2de>
 8006992:	bf00      	nop
 8006994:	46020c00 	.word	0x46020c00
 8006998:	0007a120 	.word	0x0007a120
 800699c:	00f42400 	.word	0x00f42400
 80069a0:	02dc6c00 	.word	0x02dc6c00
 80069a4:	4ba7      	ldr	r3, [pc, #668]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80069a6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80069aa:	041b      	lsls	r3, r3, #16
 80069ac:	0e1b      	lsrs	r3, r3, #24
 80069ae:	f003 030f 	and.w	r3, r3, #15
 80069b2:	4aa5      	ldr	r2, [pc, #660]	@ (8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 80069b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80069b8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80069ba:	f001 b833 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80069be:	2300      	movs	r3, #0
 80069c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069c2:	f001 b82f 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default :

        frequency = 0U;
 80069c6:	2300      	movs	r3, #0
 80069c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069ca:	f001 b82b 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80069ce:	e9d7 2300 	ldrd	r2, r3, [r7]
 80069d2:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80069d6:	430b      	orrs	r3, r1
 80069d8:	d17f      	bne.n	8006ada <HAL_RCCEx_GetPeriphCLKFreq+0x406>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80069da:	4b9a      	ldr	r3, [pc, #616]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80069dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80069e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069e4:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 80069e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d165      	bne.n	8006ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x3e4>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80069ec:	4b95      	ldr	r3, [pc, #596]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 80069ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069f2:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80069f6:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 80069f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069fa:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80069fe:	d034      	beq.n	8006a6a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8006a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a02:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006a06:	d853      	bhi.n	8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8006a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a0a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a0e:	d00b      	beq.n	8006a28 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8006a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a12:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a16:	d84b      	bhi.n	8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 8006a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d016      	beq.n	8006a4c <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8006a1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a20:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006a24:	d009      	beq.n	8006a3a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8006a26:	e043      	b.n	8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006a28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f7ff fa43 	bl	8005eb8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8006a32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a34:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006a36:	f000 bff5 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006a3a:	f107 0318 	add.w	r3, r7, #24
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7ff fb94 	bl	800616c <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8006a44:	69fb      	ldr	r3, [r7, #28]
 8006a46:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006a48:	f000 bfec 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8006a4c:	4b7d      	ldr	r3, [pc, #500]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a58:	d103      	bne.n	8006a62 <HAL_RCCEx_GetPeriphCLKFreq+0x38e>
          {
            frequency = HSI48_VALUE;
 8006a5a:	4b7c      	ldr	r3, [pc, #496]	@ (8006c4c <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8006a5c:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006a5e:	f000 bfe1 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8006a62:	2300      	movs	r3, #0
 8006a64:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006a66:	f000 bfdd 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006a6a:	4b76      	ldr	r3, [pc, #472]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0320 	and.w	r3, r3, #32
 8006a72:	2b20      	cmp	r3, #32
 8006a74:	d118      	bne.n	8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006a76:	4b73      	ldr	r3, [pc, #460]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006a78:	689b      	ldr	r3, [r3, #8]
 8006a7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d005      	beq.n	8006a8e <HAL_RCCEx_GetPeriphCLKFreq+0x3ba>
 8006a82:	4b70      	ldr	r3, [pc, #448]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	0e1b      	lsrs	r3, r3, #24
 8006a88:	f003 030f 	and.w	r3, r3, #15
 8006a8c:	e006      	b.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x3c8>
 8006a8e:	4b6d      	ldr	r3, [pc, #436]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006a90:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006a94:	041b      	lsls	r3, r3, #16
 8006a96:	0e1b      	lsrs	r3, r3, #24
 8006a98:	f003 030f 	and.w	r3, r3, #15
 8006a9c:	4a6a      	ldr	r2, [pc, #424]	@ (8006c48 <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8006a9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006aa2:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8006aa4:	f000 bfbe 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
            frequency = 0U;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006aac:	f000 bfba 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
        default :
        {
          frequency = 0U;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8006ab4:	f000 bfb6 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8006ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006aba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006abe:	d108      	bne.n	8006ad2 <HAL_RCCEx_GetPeriphCLKFreq+0x3fe>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006ac0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f7ff f9f7 	bl	8005eb8 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8006aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006acc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ace:	f000 bfa9 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else
    {
      frequency = 0U;
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ad6:	f000 bfa5 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8006ada:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006ade:	1e51      	subs	r1, r2, #1
 8006ae0:	430b      	orrs	r3, r1
 8006ae2:	d136      	bne.n	8006b52 <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8006ae4:	4b57      	ldr	r3, [pc, #348]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006ae6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006aea:	f003 0303 	and.w	r3, r3, #3
 8006aee:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8006af0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d104      	bne.n	8006b00 <HAL_RCCEx_GetPeriphCLKFreq+0x42c>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8006af6:	f7fe fb8d 	bl	8005214 <HAL_RCC_GetPCLK2Freq>
 8006afa:	6378      	str	r0, [r7, #52]	@ 0x34
 8006afc:	f000 bf92 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8006b00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b02:	2b01      	cmp	r3, #1
 8006b04:	d104      	bne.n	8006b10 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006b06:	f7fe fa55 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8006b0a:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b0c:	f000 bf8a 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8006b10:	4b4c      	ldr	r3, [pc, #304]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b1c:	d106      	bne.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8006b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b20:	2b02      	cmp	r3, #2
 8006b22:	d103      	bne.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      frequency = HSI_VALUE;
 8006b24:	4b4a      	ldr	r3, [pc, #296]	@ (8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006b26:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b28:	f000 bf7c 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8006b2c:	4b45      	ldr	r3, [pc, #276]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006b2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b32:	f003 0302 	and.w	r3, r3, #2
 8006b36:	2b02      	cmp	r3, #2
 8006b38:	d107      	bne.n	8006b4a <HAL_RCCEx_GetPeriphCLKFreq+0x476>
 8006b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b3c:	2b03      	cmp	r3, #3
 8006b3e:	d104      	bne.n	8006b4a <HAL_RCCEx_GetPeriphCLKFreq+0x476>
    {
      frequency = LSE_VALUE;
 8006b40:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b44:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b46:	f000 bf6d 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006b4e:	f000 bf69 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8006b52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006b56:	1e91      	subs	r1, r2, #2
 8006b58:	430b      	orrs	r3, r1
 8006b5a:	d136      	bne.n	8006bca <HAL_RCCEx_GetPeriphCLKFreq+0x4f6>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8006b5c:	4b39      	ldr	r3, [pc, #228]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006b5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006b62:	f003 030c 	and.w	r3, r3, #12
 8006b66:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8006b68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d104      	bne.n	8006b78 <HAL_RCCEx_GetPeriphCLKFreq+0x4a4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006b6e:	f7fe fb3d 	bl	80051ec <HAL_RCC_GetPCLK1Freq>
 8006b72:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b74:	f000 bf56 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8006b78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b7a:	2b04      	cmp	r3, #4
 8006b7c:	d104      	bne.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006b7e:	f7fe fa19 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8006b82:	6378      	str	r0, [r7, #52]	@ 0x34
 8006b84:	f000 bf4e 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8006b88:	4b2e      	ldr	r3, [pc, #184]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006b90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b94:	d106      	bne.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8006b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b98:	2b08      	cmp	r3, #8
 8006b9a:	d103      	bne.n	8006ba4 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HSI_VALUE;
 8006b9c:	4b2c      	ldr	r3, [pc, #176]	@ (8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006b9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ba0:	f000 bf40 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8006ba4:	4b27      	ldr	r3, [pc, #156]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006ba6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006baa:	f003 0302 	and.w	r3, r3, #2
 8006bae:	2b02      	cmp	r3, #2
 8006bb0:	d107      	bne.n	8006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
 8006bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bb4:	2b0c      	cmp	r3, #12
 8006bb6:	d104      	bne.n	8006bc2 <HAL_RCCEx_GetPeriphCLKFreq+0x4ee>
    {
      frequency = LSE_VALUE;
 8006bb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006bbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bbe:	f000 bf31 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006bc6:	f000 bf2d 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8006bca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006bce:	1f11      	subs	r1, r2, #4
 8006bd0:	430b      	orrs	r3, r1
 8006bd2:	d13f      	bne.n	8006c54 <HAL_RCCEx_GetPeriphCLKFreq+0x580>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8006bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006bd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006bda:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006bde:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8006be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d104      	bne.n	8006bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006be6:	f7fe fb01 	bl	80051ec <HAL_RCC_GetPCLK1Freq>
 8006bea:	6378      	str	r0, [r7, #52]	@ 0x34
 8006bec:	f000 bf1a 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8006bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf2:	2b10      	cmp	r3, #16
 8006bf4:	d104      	bne.n	8006c00 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006bf6:	f7fe f9dd 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8006bfa:	6378      	str	r0, [r7, #52]	@ 0x34
 8006bfc:	f000 bf12 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8006c00:	4b10      	ldr	r3, [pc, #64]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c0c:	d106      	bne.n	8006c1c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8006c0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c10:	2b20      	cmp	r3, #32
 8006c12:	d103      	bne.n	8006c1c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = HSI_VALUE;
 8006c14:	4b0e      	ldr	r3, [pc, #56]	@ (8006c50 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8006c16:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c18:	f000 bf04 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8006c1c:	4b09      	ldr	r3, [pc, #36]	@ (8006c44 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8006c1e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006c22:	f003 0302 	and.w	r3, r3, #2
 8006c26:	2b02      	cmp	r3, #2
 8006c28:	d107      	bne.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
 8006c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c2c:	2b30      	cmp	r3, #48	@ 0x30
 8006c2e:	d104      	bne.n	8006c3a <HAL_RCCEx_GetPeriphCLKFreq+0x566>
    {
      frequency = LSE_VALUE;
 8006c30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c34:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c36:	f000 bef5 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c3e:	f000 bef1 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8006c42:	bf00      	nop
 8006c44:	46020c00 	.word	0x46020c00
 8006c48:	08008778 	.word	0x08008778
 8006c4c:	02dc6c00 	.word	0x02dc6c00
 8006c50:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8006c54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c58:	f1a2 0108 	sub.w	r1, r2, #8
 8006c5c:	430b      	orrs	r3, r1
 8006c5e:	d136      	bne.n	8006cce <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8006c60:	4ba4      	ldr	r3, [pc, #656]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006c62:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c66:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006c6a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8006c6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d104      	bne.n	8006c7c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006c72:	f7fe fabb 	bl	80051ec <HAL_RCC_GetPCLK1Freq>
 8006c76:	6378      	str	r0, [r7, #52]	@ 0x34
 8006c78:	f000 bed4 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8006c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c7e:	2b40      	cmp	r3, #64	@ 0x40
 8006c80:	d104      	bne.n	8006c8c <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006c82:	f7fe f997 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8006c86:	6378      	str	r0, [r7, #52]	@ 0x34
 8006c88:	f000 becc 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8006c8c:	4b99      	ldr	r3, [pc, #612]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c98:	d106      	bne.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 8006c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c9c:	2b80      	cmp	r3, #128	@ 0x80
 8006c9e:	d103      	bne.n	8006ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
    {
      frequency = HSI_VALUE;
 8006ca0:	4b95      	ldr	r3, [pc, #596]	@ (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8006ca2:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ca4:	f000 bebe 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8006ca8:	4b92      	ldr	r3, [pc, #584]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006caa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006cae:	f003 0302 	and.w	r3, r3, #2
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	d107      	bne.n	8006cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 8006cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cb8:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cba:	d104      	bne.n	8006cc6 <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
    {
      frequency = LSE_VALUE;
 8006cbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006cc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cc2:	f000 beaf 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cca:	f000 beab 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8006cce:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cd2:	f1a2 0110 	sub.w	r1, r2, #16
 8006cd6:	430b      	orrs	r3, r1
 8006cd8:	d139      	bne.n	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8006cda:	4b86      	ldr	r3, [pc, #536]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006cdc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006ce0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ce4:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8006ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d104      	bne.n	8006cf6 <HAL_RCCEx_GetPeriphCLKFreq+0x622>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8006cec:	f7fe fa7e 	bl	80051ec <HAL_RCC_GetPCLK1Freq>
 8006cf0:	6378      	str	r0, [r7, #52]	@ 0x34
 8006cf2:	f000 be97 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8006cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cf8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006cfc:	d104      	bne.n	8006d08 <HAL_RCCEx_GetPeriphCLKFreq+0x634>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006cfe:	f7fe f959 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8006d02:	6378      	str	r0, [r7, #52]	@ 0x34
 8006d04:	f000 be8e 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8006d08:	4b7a      	ldr	r3, [pc, #488]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d10:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d14:	d107      	bne.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
 8006d16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d1c:	d103      	bne.n	8006d26 <HAL_RCCEx_GetPeriphCLKFreq+0x652>
    {
      frequency = HSI_VALUE;
 8006d1e:	4b76      	ldr	r3, [pc, #472]	@ (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8006d20:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d22:	f000 be7f 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8006d26:	4b73      	ldr	r3, [pc, #460]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006d28:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d2c:	f003 0302 	and.w	r3, r3, #2
 8006d30:	2b02      	cmp	r3, #2
 8006d32:	d108      	bne.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
 8006d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d3a:	d104      	bne.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0x672>
    {
      frequency = LSE_VALUE;
 8006d3c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d40:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d42:	f000 be6f 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8006d46:	2300      	movs	r3, #0
 8006d48:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d4a:	f000 be6b 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8006d4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d52:	f1a2 0120 	sub.w	r1, r2, #32
 8006d56:	430b      	orrs	r3, r1
 8006d58:	d158      	bne.n	8006e0c <HAL_RCCEx_GetPeriphCLKFreq+0x738>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8006d5a:	4b66      	ldr	r3, [pc, #408]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006d5c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006d60:	f003 0307 	and.w	r3, r3, #7
 8006d64:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8006d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d104      	bne.n	8006d76 <HAL_RCCEx_GetPeriphCLKFreq+0x6a2>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8006d6c:	f7fe fa66 	bl	800523c <HAL_RCC_GetPCLK3Freq>
 8006d70:	6378      	str	r0, [r7, #52]	@ 0x34
 8006d72:	f000 be57 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8006d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d104      	bne.n	8006d86 <HAL_RCCEx_GetPeriphCLKFreq+0x6b2>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006d7c:	f7fe f91a 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8006d80:	6378      	str	r0, [r7, #52]	@ 0x34
 8006d82:	f000 be4f 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8006d86:	4b5b      	ldr	r3, [pc, #364]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d92:	d106      	bne.n	8006da2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
 8006d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d96:	2b02      	cmp	r3, #2
 8006d98:	d103      	bne.n	8006da2 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
    {
      frequency = HSI_VALUE;
 8006d9a:	4b57      	ldr	r3, [pc, #348]	@ (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8006d9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8006d9e:	f000 be41 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8006da2:	4b54      	ldr	r3, [pc, #336]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006da4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006da8:	f003 0302 	and.w	r3, r3, #2
 8006dac:	2b02      	cmp	r3, #2
 8006dae:	d107      	bne.n	8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8006db0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006db2:	2b03      	cmp	r3, #3
 8006db4:	d104      	bne.n	8006dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
    {
      frequency = LSE_VALUE;
 8006db6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006dba:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dbc:	f000 be32 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8006dc0:	4b4c      	ldr	r3, [pc, #304]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	f003 0320 	and.w	r3, r3, #32
 8006dc8:	2b20      	cmp	r3, #32
 8006dca:	d11b      	bne.n	8006e04 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
 8006dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dce:	2b04      	cmp	r3, #4
 8006dd0:	d118      	bne.n	8006e04 <HAL_RCCEx_GetPeriphCLKFreq+0x730>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006dd2:	4b48      	ldr	r3, [pc, #288]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006dd4:	689b      	ldr	r3, [r3, #8]
 8006dd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d005      	beq.n	8006dea <HAL_RCCEx_GetPeriphCLKFreq+0x716>
 8006dde:	4b45      	ldr	r3, [pc, #276]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	0e1b      	lsrs	r3, r3, #24
 8006de4:	f003 030f 	and.w	r3, r3, #15
 8006de8:	e006      	b.n	8006df8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8006dea:	4b42      	ldr	r3, [pc, #264]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006dec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006df0:	041b      	lsls	r3, r3, #16
 8006df2:	0e1b      	lsrs	r3, r3, #24
 8006df4:	f003 030f 	and.w	r3, r3, #15
 8006df8:	4a40      	ldr	r2, [pc, #256]	@ (8006efc <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8006dfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dfe:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e00:	f000 be10 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8006e04:	2300      	movs	r3, #0
 8006e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e08:	f000 be0c 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 8006e0c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e10:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8006e14:	430b      	orrs	r3, r1
 8006e16:	d173      	bne.n	8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8006e18:	4b36      	ldr	r3, [pc, #216]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006e1a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e1e:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8006e22:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8006e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e2a:	d104      	bne.n	8006e36 <HAL_RCCEx_GetPeriphCLKFreq+0x762>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8006e2c:	f7fe f8c2 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8006e30:	6378      	str	r0, [r7, #52]	@ 0x34
 8006e32:	f000 bdf7 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8006e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e3c:	d108      	bne.n	8006e50 <HAL_RCCEx_GetPeriphCLKFreq+0x77c>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8006e3e:	f107 0318 	add.w	r3, r7, #24
 8006e42:	4618      	mov	r0, r3
 8006e44:	f7ff f992 	bl	800616c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8006e48:	6a3b      	ldr	r3, [r7, #32]
 8006e4a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e4c:	f000 bdea 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 8006e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d104      	bne.n	8006e60 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8006e56:	f7fe f9af 	bl	80051b8 <HAL_RCC_GetHCLKFreq>
 8006e5a:	6378      	str	r0, [r7, #52]	@ 0x34
 8006e5c:	f000 bde2 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 8006e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e62:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006e66:	d122      	bne.n	8006eae <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006e68:	4b22      	ldr	r3, [pc, #136]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 0320 	and.w	r3, r3, #32
 8006e70:	2b20      	cmp	r3, #32
 8006e72:	d118      	bne.n	8006ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x7d2>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006e74:	4b1f      	ldr	r3, [pc, #124]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d005      	beq.n	8006e8c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
 8006e80:	4b1c      	ldr	r3, [pc, #112]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006e82:	689b      	ldr	r3, [r3, #8]
 8006e84:	0e1b      	lsrs	r3, r3, #24
 8006e86:	f003 030f 	and.w	r3, r3, #15
 8006e8a:	e006      	b.n	8006e9a <HAL_RCCEx_GetPeriphCLKFreq+0x7c6>
 8006e8c:	4b19      	ldr	r3, [pc, #100]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006e8e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006e92:	041b      	lsls	r3, r3, #16
 8006e94:	0e1b      	lsrs	r3, r3, #24
 8006e96:	f003 030f 	and.w	r3, r3, #15
 8006e9a:	4a18      	ldr	r2, [pc, #96]	@ (8006efc <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8006e9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ea0:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ea2:	f000 bdbf 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eaa:	f000 bdbb 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8006eae:	4b11      	ldr	r3, [pc, #68]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eb6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006eba:	d107      	bne.n	8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
 8006ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ebe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006ec2:	d103      	bne.n	8006ecc <HAL_RCCEx_GetPeriphCLKFreq+0x7f8>
    {
      frequency = HSE_VALUE;
 8006ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8006ec6:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ec8:	f000 bdac 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8006ecc:	4b09      	ldr	r3, [pc, #36]	@ (8006ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006ed4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ed8:	d107      	bne.n	8006eea <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8006eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006edc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ee0:	d103      	bne.n	8006eea <HAL_RCCEx_GetPeriphCLKFreq+0x816>
    {
      frequency = HSI_VALUE;
 8006ee2:	4b05      	ldr	r3, [pc, #20]	@ (8006ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8006ee4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006ee6:	f000 bd9d 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8006eea:	2300      	movs	r3, #0
 8006eec:	637b      	str	r3, [r7, #52]	@ 0x34
 8006eee:	f000 bd99 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8006ef2:	bf00      	nop
 8006ef4:	46020c00 	.word	0x46020c00
 8006ef8:	00f42400 	.word	0x00f42400
 8006efc:	08008778 	.word	0x08008778
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8006f00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006f04:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8006f08:	430b      	orrs	r3, r1
 8006f0a:	d158      	bne.n	8006fbe <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8006f0c:	4bad      	ldr	r3, [pc, #692]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006f0e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f12:	f003 0307 	and.w	r3, r3, #7
 8006f16:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006f18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f1a:	2b04      	cmp	r3, #4
 8006f1c:	d84b      	bhi.n	8006fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 8006f1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0x850>)
 8006f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f24:	08006f5d 	.word	0x08006f5d
 8006f28:	08006f39 	.word	0x08006f39
 8006f2c:	08006f4b 	.word	0x08006f4b
 8006f30:	08006f67 	.word	0x08006f67
 8006f34:	08006f71 	.word	0x08006f71
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8006f38:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f3c:	4618      	mov	r0, r3
 8006f3e:	f7fe ffbb 	bl	8005eb8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8006f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f46:	f000 bd6d 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8006f4a:	f107 030c 	add.w	r3, r7, #12
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f7ff fa66 	bl	8006420 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f58:	f000 bd64 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8006f5c:	f7fe f92c 	bl	80051b8 <HAL_RCC_GetHCLKFreq>
 8006f60:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006f62:	f000 bd5f 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8006f66:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006f6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006f6c:	f000 bd5a 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006f70:	4b94      	ldr	r3, [pc, #592]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f003 0320 	and.w	r3, r3, #32
 8006f78:	2b20      	cmp	r3, #32
 8006f7a:	d118      	bne.n	8006fae <HAL_RCCEx_GetPeriphCLKFreq+0x8da>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006f7c:	4b91      	ldr	r3, [pc, #580]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006f7e:	689b      	ldr	r3, [r3, #8]
 8006f80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d005      	beq.n	8006f94 <HAL_RCCEx_GetPeriphCLKFreq+0x8c0>
 8006f88:	4b8e      	ldr	r3, [pc, #568]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	0e1b      	lsrs	r3, r3, #24
 8006f8e:	f003 030f 	and.w	r3, r3, #15
 8006f92:	e006      	b.n	8006fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
 8006f94:	4b8b      	ldr	r3, [pc, #556]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006f96:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006f9a:	041b      	lsls	r3, r3, #16
 8006f9c:	0e1b      	lsrs	r3, r3, #24
 8006f9e:	f003 030f 	and.w	r3, r3, #15
 8006fa2:	4a89      	ldr	r2, [pc, #548]	@ (80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8006fa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fa8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006faa:	f000 bd3b 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fb2:	f000 bd37 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006fba:	f000 bd33 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8006fbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fc2:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8006fc6:	430b      	orrs	r3, r1
 8006fc8:	d167      	bne.n	800709a <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8006fca:	4b7e      	ldr	r3, [pc, #504]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8006fcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006fd0:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006fd4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8006fd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006fdc:	d036      	beq.n	800704c <HAL_RCCEx_GetPeriphCLKFreq+0x978>
 8006fde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006fe4:	d855      	bhi.n	8007092 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8006fe6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fe8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006fec:	d029      	beq.n	8007042 <HAL_RCCEx_GetPeriphCLKFreq+0x96e>
 8006fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ff0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006ff4:	d84d      	bhi.n	8007092 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8006ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ff8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006ffc:	d013      	beq.n	8007026 <HAL_RCCEx_GetPeriphCLKFreq+0x952>
 8006ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007000:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007004:	d845      	bhi.n	8007092 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
 8007006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007008:	2b00      	cmp	r3, #0
 800700a:	d015      	beq.n	8007038 <HAL_RCCEx_GetPeriphCLKFreq+0x964>
 800700c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800700e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007012:	d13e      	bne.n	8007092 <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007014:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007018:	4618      	mov	r0, r3
 800701a:	f7fe ff4d 	bl	8005eb8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800701e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007020:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007022:	f000 bcff 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007026:	f107 030c 	add.w	r3, r7, #12
 800702a:	4618      	mov	r0, r3
 800702c:	f7ff f9f8 	bl	8006420 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007034:	f000 bcf6 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8007038:	f7fe f8be 	bl	80051b8 <HAL_RCC_GetHCLKFreq>
 800703c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800703e:	f000 bcf1 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007042:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007046:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007048:	f000 bcec 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800704c:	4b5d      	ldr	r3, [pc, #372]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f003 0320 	and.w	r3, r3, #32
 8007054:	2b20      	cmp	r3, #32
 8007056:	d118      	bne.n	800708a <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007058:	4b5a      	ldr	r3, [pc, #360]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007060:	2b00      	cmp	r3, #0
 8007062:	d005      	beq.n	8007070 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>
 8007064:	4b57      	ldr	r3, [pc, #348]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007066:	689b      	ldr	r3, [r3, #8]
 8007068:	0e1b      	lsrs	r3, r3, #24
 800706a:	f003 030f 	and.w	r3, r3, #15
 800706e:	e006      	b.n	800707e <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 8007070:	4b54      	ldr	r3, [pc, #336]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007072:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007076:	041b      	lsls	r3, r3, #16
 8007078:	0e1b      	lsrs	r3, r3, #24
 800707a:	f003 030f 	and.w	r3, r3, #15
 800707e:	4a52      	ldr	r2, [pc, #328]	@ (80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 8007080:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007084:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007086:	f000 bccd 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800708a:	2300      	movs	r3, #0
 800708c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800708e:	f000 bcc9 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007092:	2300      	movs	r3, #0
 8007094:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007096:	f000 bcc5 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 800709a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800709e:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80070a2:	430b      	orrs	r3, r1
 80070a4:	d14c      	bne.n	8007140 <HAL_RCCEx_GetPeriphCLKFreq+0xa6c>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80070a6:	4b47      	ldr	r3, [pc, #284]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80070a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80070ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80070b0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80070b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d104      	bne.n	80070c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80070b8:	f7fe f898 	bl	80051ec <HAL_RCC_GetPCLK1Freq>
 80070bc:	6378      	str	r0, [r7, #52]	@ 0x34
 80070be:	f000 bcb1 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80070c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070c8:	d104      	bne.n	80070d4 <HAL_RCCEx_GetPeriphCLKFreq+0xa00>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80070ca:	f7fd ff73 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 80070ce:	6378      	str	r0, [r7, #52]	@ 0x34
 80070d0:	f000 bca8 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 80070d4:	4b3b      	ldr	r3, [pc, #236]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80070e0:	d107      	bne.n	80070f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 80070e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070e8:	d103      	bne.n	80070f2 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
    {
      frequency = HSI_VALUE;
 80070ea:	4b38      	ldr	r3, [pc, #224]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 80070ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80070ee:	f000 bc99 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 80070f2:	4b34      	ldr	r3, [pc, #208]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 0320 	and.w	r3, r3, #32
 80070fa:	2b20      	cmp	r3, #32
 80070fc:	d11c      	bne.n	8007138 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
 80070fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007100:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007104:	d118      	bne.n	8007138 <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007106:	4b2f      	ldr	r3, [pc, #188]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800710e:	2b00      	cmp	r3, #0
 8007110:	d005      	beq.n	800711e <HAL_RCCEx_GetPeriphCLKFreq+0xa4a>
 8007112:	4b2c      	ldr	r3, [pc, #176]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	0e1b      	lsrs	r3, r3, #24
 8007118:	f003 030f 	and.w	r3, r3, #15
 800711c:	e006      	b.n	800712c <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
 800711e:	4b29      	ldr	r3, [pc, #164]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 8007120:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007124:	041b      	lsls	r3, r3, #16
 8007126:	0e1b      	lsrs	r3, r3, #24
 8007128:	f003 030f 	and.w	r3, r3, #15
 800712c:	4a26      	ldr	r2, [pc, #152]	@ (80071c8 <HAL_RCCEx_GetPeriphCLKFreq+0xaf4>)
 800712e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007132:	637b      	str	r3, [r7, #52]	@ 0x34
 8007134:	f000 bc76 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8007138:	2300      	movs	r3, #0
 800713a:	637b      	str	r3, [r7, #52]	@ 0x34
 800713c:	f000 bc72 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8007140:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007144:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8007148:	430b      	orrs	r3, r1
 800714a:	d152      	bne.n	80071f2 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800714c:	4b1d      	ldr	r3, [pc, #116]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800714e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007152:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007156:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8007158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800715a:	2b00      	cmp	r3, #0
 800715c:	d104      	bne.n	8007168 <HAL_RCCEx_GetPeriphCLKFreq+0xa94>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800715e:	f7fe f845 	bl	80051ec <HAL_RCC_GetPCLK1Freq>
 8007162:	6378      	str	r0, [r7, #52]	@ 0x34
 8007164:	f000 bc5e 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8007168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800716a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800716e:	d104      	bne.n	800717a <HAL_RCCEx_GetPeriphCLKFreq+0xaa6>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007170:	f7fd ff20 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8007174:	6378      	str	r0, [r7, #52]	@ 0x34
 8007176:	f000 bc55 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800717a:	4b12      	ldr	r3, [pc, #72]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007182:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007186:	d107      	bne.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
 8007188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800718e:	d103      	bne.n	8007198 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
    {
      frequency = HSI_VALUE;
 8007190:	4b0e      	ldr	r3, [pc, #56]	@ (80071cc <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8007192:	637b      	str	r3, [r7, #52]	@ 0x34
 8007194:	f000 bc46 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8007198:	4b0a      	ldr	r3, [pc, #40]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f003 0320 	and.w	r3, r3, #32
 80071a0:	2b20      	cmp	r3, #32
 80071a2:	d122      	bne.n	80071ea <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
 80071a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071a6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80071aa:	d11e      	bne.n	80071ea <HAL_RCCEx_GetPeriphCLKFreq+0xb16>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80071ac:	4b05      	ldr	r3, [pc, #20]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80071ae:	689b      	ldr	r3, [r3, #8]
 80071b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00b      	beq.n	80071d0 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>
 80071b8:	4b02      	ldr	r3, [pc, #8]	@ (80071c4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf0>)
 80071ba:	689b      	ldr	r3, [r3, #8]
 80071bc:	0e1b      	lsrs	r3, r3, #24
 80071be:	f003 030f 	and.w	r3, r3, #15
 80071c2:	e00c      	b.n	80071de <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 80071c4:	46020c00 	.word	0x46020c00
 80071c8:	08008778 	.word	0x08008778
 80071cc:	00f42400 	.word	0x00f42400
 80071d0:	4ba1      	ldr	r3, [pc, #644]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80071d2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80071d6:	041b      	lsls	r3, r3, #16
 80071d8:	0e1b      	lsrs	r3, r3, #24
 80071da:	f003 030f 	and.w	r3, r3, #15
 80071de:	4a9f      	ldr	r2, [pc, #636]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 80071e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80071e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80071e6:	f000 bc1d 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 80071ea:	2300      	movs	r3, #0
 80071ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80071ee:	f000 bc19 	b.w	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 80071f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80071f6:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80071fa:	430b      	orrs	r3, r1
 80071fc:	d151      	bne.n	80072a2 <HAL_RCCEx_GetPeriphCLKFreq+0xbce>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 80071fe:	4b96      	ldr	r3, [pc, #600]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007200:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007204:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007208:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800720a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800720c:	2bc0      	cmp	r3, #192	@ 0xc0
 800720e:	d024      	beq.n	800725a <HAL_RCCEx_GetPeriphCLKFreq+0xb86>
 8007210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007212:	2bc0      	cmp	r3, #192	@ 0xc0
 8007214:	d842      	bhi.n	800729c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 8007216:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007218:	2b80      	cmp	r3, #128	@ 0x80
 800721a:	d00d      	beq.n	8007238 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 800721c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800721e:	2b80      	cmp	r3, #128	@ 0x80
 8007220:	d83c      	bhi.n	800729c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
 8007222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007224:	2b00      	cmp	r3, #0
 8007226:	d003      	beq.n	8007230 <HAL_RCCEx_GetPeriphCLKFreq+0xb5c>
 8007228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722a:	2b40      	cmp	r3, #64	@ 0x40
 800722c:	d011      	beq.n	8007252 <HAL_RCCEx_GetPeriphCLKFreq+0xb7e>
 800722e:	e035      	b.n	800729c <HAL_RCCEx_GetPeriphCLKFreq+0xbc8>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8007230:	f7fe f804 	bl	800523c <HAL_RCC_GetPCLK3Freq>
 8007234:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007236:	e3f5      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007238:	4b87      	ldr	r3, [pc, #540]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007240:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007244:	d102      	bne.n	800724c <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
        {
          frequency = HSI_VALUE;
 8007246:	4b86      	ldr	r3, [pc, #536]	@ (8007460 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 8007248:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800724a:	e3eb      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800724c:	2300      	movs	r3, #0
 800724e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007250:	e3e8      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8007252:	f7fd feaf 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8007256:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007258:	e3e4      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800725a:	4b7f      	ldr	r3, [pc, #508]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0320 	and.w	r3, r3, #32
 8007262:	2b20      	cmp	r3, #32
 8007264:	d117      	bne.n	8007296 <HAL_RCCEx_GetPeriphCLKFreq+0xbc2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007266:	4b7c      	ldr	r3, [pc, #496]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007268:	689b      	ldr	r3, [r3, #8]
 800726a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800726e:	2b00      	cmp	r3, #0
 8007270:	d005      	beq.n	800727e <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
 8007272:	4b79      	ldr	r3, [pc, #484]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007274:	689b      	ldr	r3, [r3, #8]
 8007276:	0e1b      	lsrs	r3, r3, #24
 8007278:	f003 030f 	and.w	r3, r3, #15
 800727c:	e006      	b.n	800728c <HAL_RCCEx_GetPeriphCLKFreq+0xbb8>
 800727e:	4b76      	ldr	r3, [pc, #472]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007280:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007284:	041b      	lsls	r3, r3, #16
 8007286:	0e1b      	lsrs	r3, r3, #24
 8007288:	f003 030f 	and.w	r3, r3, #15
 800728c:	4a73      	ldr	r2, [pc, #460]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 800728e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007292:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007294:	e3c6      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007296:	2300      	movs	r3, #0
 8007298:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800729a:	e3c3      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      default:
      {
        frequency = 0U;
 800729c:	2300      	movs	r3, #0
 800729e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80072a0:	e3c0      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80072a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072a6:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 80072aa:	430b      	orrs	r3, r1
 80072ac:	d147      	bne.n	800733e <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80072ae:	4b6a      	ldr	r3, [pc, #424]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80072b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80072b4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80072b8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 80072ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d103      	bne.n	80072c8 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80072c0:	f7fd ff94 	bl	80051ec <HAL_RCC_GetPCLK1Freq>
 80072c4:	6378      	str	r0, [r7, #52]	@ 0x34
 80072c6:	e3ad      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 80072c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80072ce:	d103      	bne.n	80072d8 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80072d0:	f7fd fe70 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 80072d4:	6378      	str	r0, [r7, #52]	@ 0x34
 80072d6:	e3a5      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 80072d8:	4b5f      	ldr	r3, [pc, #380]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80072e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80072e4:	d106      	bne.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
 80072e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80072e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072ec:	d102      	bne.n	80072f4 <HAL_RCCEx_GetPeriphCLKFreq+0xc20>
    {
      frequency = HSI_VALUE;
 80072ee:	4b5c      	ldr	r3, [pc, #368]	@ (8007460 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80072f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80072f2:	e397      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 80072f4:	4b58      	ldr	r3, [pc, #352]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f003 0320 	and.w	r3, r3, #32
 80072fc:	2b20      	cmp	r3, #32
 80072fe:	d11b      	bne.n	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 8007300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007302:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8007306:	d117      	bne.n	8007338 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007308:	4b53      	ldr	r3, [pc, #332]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800730a:	689b      	ldr	r3, [r3, #8]
 800730c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007310:	2b00      	cmp	r3, #0
 8007312:	d005      	beq.n	8007320 <HAL_RCCEx_GetPeriphCLKFreq+0xc4c>
 8007314:	4b50      	ldr	r3, [pc, #320]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007316:	689b      	ldr	r3, [r3, #8]
 8007318:	0e1b      	lsrs	r3, r3, #24
 800731a:	f003 030f 	and.w	r3, r3, #15
 800731e:	e006      	b.n	800732e <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 8007320:	4b4d      	ldr	r3, [pc, #308]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007322:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007326:	041b      	lsls	r3, r3, #16
 8007328:	0e1b      	lsrs	r3, r3, #24
 800732a:	f003 030f 	and.w	r3, r3, #15
 800732e:	4a4b      	ldr	r2, [pc, #300]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007334:	637b      	str	r3, [r7, #52]	@ 0x34
 8007336:	e375      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8007338:	2300      	movs	r3, #0
 800733a:	637b      	str	r3, [r7, #52]	@ 0x34
 800733c:	e372      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800733e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007342:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8007346:	430b      	orrs	r3, r1
 8007348:	d164      	bne.n	8007414 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 800734a:	4b43      	ldr	r3, [pc, #268]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800734c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007350:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007354:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8007356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007358:	2b00      	cmp	r3, #0
 800735a:	d120      	bne.n	800739e <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800735c:	4b3e      	ldr	r3, [pc, #248]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f003 0320 	and.w	r3, r3, #32
 8007364:	2b20      	cmp	r3, #32
 8007366:	d117      	bne.n	8007398 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007368:	4b3b      	ldr	r3, [pc, #236]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007370:	2b00      	cmp	r3, #0
 8007372:	d005      	beq.n	8007380 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8007374:	4b38      	ldr	r3, [pc, #224]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	0e1b      	lsrs	r3, r3, #24
 800737a:	f003 030f 	and.w	r3, r3, #15
 800737e:	e006      	b.n	800738e <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8007380:	4b35      	ldr	r3, [pc, #212]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007382:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007386:	041b      	lsls	r3, r3, #16
 8007388:	0e1b      	lsrs	r3, r3, #24
 800738a:	f003 030f 	and.w	r3, r3, #15
 800738e:	4a33      	ldr	r2, [pc, #204]	@ (800745c <HAL_RCCEx_GetPeriphCLKFreq+0xd88>)
 8007390:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007394:	637b      	str	r3, [r7, #52]	@ 0x34
 8007396:	e345      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 8007398:	2300      	movs	r3, #0
 800739a:	637b      	str	r3, [r7, #52]	@ 0x34
 800739c:	e342      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 800739e:	4b2e      	ldr	r3, [pc, #184]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80073a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80073a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80073ac:	d112      	bne.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 80073ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80073b4:	d10e      	bne.n	80073d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80073b6:	4b28      	ldr	r3, [pc, #160]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80073b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073c4:	d102      	bne.n	80073cc <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 80073c6:	23fa      	movs	r3, #250	@ 0xfa
 80073c8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80073ca:	e32b      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 80073cc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80073d0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80073d2:	e327      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 80073d4:	4b20      	ldr	r3, [pc, #128]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80073dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073e0:	d106      	bne.n	80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 80073e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80073e8:	d102      	bne.n	80073f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 80073ea:	4b1d      	ldr	r3, [pc, #116]	@ (8007460 <HAL_RCCEx_GetPeriphCLKFreq+0xd8c>)
 80073ec:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ee:	e319      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 80073f0:	4b19      	ldr	r3, [pc, #100]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 80073f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80073f6:	f003 0302 	and.w	r3, r3, #2
 80073fa:	2b02      	cmp	r3, #2
 80073fc:	d107      	bne.n	800740e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 80073fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007400:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007404:	d103      	bne.n	800740e <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 8007406:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800740a:	637b      	str	r3, [r7, #52]	@ 0x34
 800740c:	e30a      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 800740e:	2300      	movs	r3, #0
 8007410:	637b      	str	r3, [r7, #52]	@ 0x34
 8007412:	e307      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8007414:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007418:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 800741c:	430b      	orrs	r3, r1
 800741e:	d16b      	bne.n	80074f8 <HAL_RCCEx_GetPeriphCLKFreq+0xe24>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8007420:	4b0d      	ldr	r3, [pc, #52]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007422:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007426:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800742a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 800742c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742e:	2b00      	cmp	r3, #0
 8007430:	d127      	bne.n	8007482 <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007432:	4b09      	ldr	r3, [pc, #36]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	f003 0320 	and.w	r3, r3, #32
 800743a:	2b20      	cmp	r3, #32
 800743c:	d11e      	bne.n	800747c <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800743e:	4b06      	ldr	r3, [pc, #24]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 8007440:	689b      	ldr	r3, [r3, #8]
 8007442:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007446:	2b00      	cmp	r3, #0
 8007448:	d00c      	beq.n	8007464 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 800744a:	4b03      	ldr	r3, [pc, #12]	@ (8007458 <HAL_RCCEx_GetPeriphCLKFreq+0xd84>)
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	0e1b      	lsrs	r3, r3, #24
 8007450:	f003 030f 	and.w	r3, r3, #15
 8007454:	e00d      	b.n	8007472 <HAL_RCCEx_GetPeriphCLKFreq+0xd9e>
 8007456:	bf00      	nop
 8007458:	46020c00 	.word	0x46020c00
 800745c:	08008778 	.word	0x08008778
 8007460:	00f42400 	.word	0x00f42400
 8007464:	4b94      	ldr	r3, [pc, #592]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007466:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800746a:	041b      	lsls	r3, r3, #16
 800746c:	0e1b      	lsrs	r3, r3, #24
 800746e:	f003 030f 	and.w	r3, r3, #15
 8007472:	4a92      	ldr	r2, [pc, #584]	@ (80076bc <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 8007474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007478:	637b      	str	r3, [r7, #52]	@ 0x34
 800747a:	e2d3      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = 0U;
 800747c:	2300      	movs	r3, #0
 800747e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007480:	e2d0      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8007482:	4b8d      	ldr	r3, [pc, #564]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007484:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007488:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800748c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007490:	d112      	bne.n	80074b8 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
 8007492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007494:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007498:	d10e      	bne.n	80074b8 <HAL_RCCEx_GetPeriphCLKFreq+0xde4>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800749a:	4b87      	ldr	r3, [pc, #540]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800749c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80074a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80074a8:	d102      	bne.n	80074b0 <HAL_RCCEx_GetPeriphCLKFreq+0xddc>
      {
        frequency = LSI_VALUE / 128U;
 80074aa:	23fa      	movs	r3, #250	@ 0xfa
 80074ac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80074ae:	e2b9      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 80074b0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80074b4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80074b6:	e2b5      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80074b8:	4b7f      	ldr	r3, [pc, #508]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80074c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074c4:	d106      	bne.n	80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
 80074c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074cc:	d102      	bne.n	80074d4 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
    {
      frequency = HSI_VALUE;
 80074ce:	4b7c      	ldr	r3, [pc, #496]	@ (80076c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80074d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80074d2:	e2a7      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80074d4:	4b78      	ldr	r3, [pc, #480]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80074d6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80074da:	f003 0302 	and.w	r3, r3, #2
 80074de:	2b02      	cmp	r3, #2
 80074e0:	d107      	bne.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
 80074e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80074e8:	d103      	bne.n	80074f2 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
    {
      frequency = LSE_VALUE;
 80074ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80074f0:	e298      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 80074f2:	2300      	movs	r3, #0
 80074f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80074f6:	e295      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 80074f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074fc:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8007500:	430b      	orrs	r3, r1
 8007502:	d147      	bne.n	8007594 <HAL_RCCEx_GetPeriphCLKFreq+0xec0>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8007504:	4b6c      	ldr	r3, [pc, #432]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007506:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800750a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800750e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8007510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007512:	2b00      	cmp	r3, #0
 8007514:	d103      	bne.n	800751e <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007516:	f7fd fe69 	bl	80051ec <HAL_RCC_GetPCLK1Freq>
 800751a:	6378      	str	r0, [r7, #52]	@ 0x34
 800751c:	e282      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800751e:	4b66      	ldr	r3, [pc, #408]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007520:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007524:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007528:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800752c:	d112      	bne.n	8007554 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
 800752e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007530:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007534:	d10e      	bne.n	8007554 <HAL_RCCEx_GetPeriphCLKFreq+0xe80>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007536:	4b60      	ldr	r3, [pc, #384]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007538:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800753c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007540:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007544:	d102      	bne.n	800754c <HAL_RCCEx_GetPeriphCLKFreq+0xe78>
      {
        frequency = LSI_VALUE / 128U;
 8007546:	23fa      	movs	r3, #250	@ 0xfa
 8007548:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800754a:	e26b      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 800754c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007550:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007552:	e267      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8007554:	4b58      	ldr	r3, [pc, #352]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800755c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007560:	d106      	bne.n	8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
 8007562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007564:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007568:	d102      	bne.n	8007570 <HAL_RCCEx_GetPeriphCLKFreq+0xe9c>
    {
      frequency = HSI_VALUE;
 800756a:	4b55      	ldr	r3, [pc, #340]	@ (80076c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 800756c:	637b      	str	r3, [r7, #52]	@ 0x34
 800756e:	e259      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8007570:	4b51      	ldr	r3, [pc, #324]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007572:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007576:	f003 0302 	and.w	r3, r3, #2
 800757a:	2b02      	cmp	r3, #2
 800757c:	d107      	bne.n	800758e <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
 800757e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007580:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007584:	d103      	bne.n	800758e <HAL_RCCEx_GetPeriphCLKFreq+0xeba>
    {
      frequency = LSE_VALUE;
 8007586:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800758a:	637b      	str	r3, [r7, #52]	@ 0x34
 800758c:	e24a      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 800758e:	2300      	movs	r3, #0
 8007590:	637b      	str	r3, [r7, #52]	@ 0x34
 8007592:	e247      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8007594:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007598:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 800759c:	430b      	orrs	r3, r1
 800759e:	d12d      	bne.n	80075fc <HAL_RCCEx_GetPeriphCLKFreq+0xf28>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 80075a0:	4b45      	ldr	r3, [pc, #276]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80075a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80075a6:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80075aa:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 80075ac:	4b42      	ldr	r3, [pc, #264]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80075b8:	d105      	bne.n	80075c6 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
 80075ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d102      	bne.n	80075c6 <HAL_RCCEx_GetPeriphCLKFreq+0xef2>
    {
      frequency = HSE_VALUE;
 80075c0:	4b3f      	ldr	r3, [pc, #252]	@ (80076c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 80075c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80075c4:	e22e      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 80075c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075c8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80075cc:	d107      	bne.n	80075de <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80075ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80075d2:	4618      	mov	r0, r3
 80075d4:	f7fe fc70 	bl	8005eb8 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 80075d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075da:	637b      	str	r3, [r7, #52]	@ 0x34
 80075dc:	e222      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 80075de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80075e4:	d107      	bne.n	80075f6 <HAL_RCCEx_GetPeriphCLKFreq+0xf22>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80075e6:	f107 0318 	add.w	r3, r7, #24
 80075ea:	4618      	mov	r0, r3
 80075ec:	f7fe fdbe 	bl	800616c <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 80075f0:	69bb      	ldr	r3, [r7, #24]
 80075f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80075f4:	e216      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 80075f6:	2300      	movs	r3, #0
 80075f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80075fa:	e213      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80075fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007600:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8007604:	430b      	orrs	r3, r1
 8007606:	d15d      	bne.n	80076c4 <HAL_RCCEx_GetPeriphCLKFreq+0xff0>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8007608:	4b2b      	ldr	r3, [pc, #172]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800760a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800760e:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007612:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007616:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800761a:	d028      	beq.n	800766e <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 800761c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800761e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007622:	d845      	bhi.n	80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007626:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800762a:	d013      	beq.n	8007654 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
 800762c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800762e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007632:	d83d      	bhi.n	80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 8007634:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007636:	2b00      	cmp	r3, #0
 8007638:	d004      	beq.n	8007644 <HAL_RCCEx_GetPeriphCLKFreq+0xf70>
 800763a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007640:	d004      	beq.n	800764c <HAL_RCCEx_GetPeriphCLKFreq+0xf78>
 8007642:	e035      	b.n	80076b0 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8007644:	f7fd fde6 	bl	8005214 <HAL_RCC_GetPCLK2Freq>
 8007648:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800764a:	e1eb      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800764c:	f7fd fcb2 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8007650:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007652:	e1e7      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007654:	4b18      	ldr	r3, [pc, #96]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800765c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007660:	d102      	bne.n	8007668 <HAL_RCCEx_GetPeriphCLKFreq+0xf94>
        {
          frequency = HSI_VALUE;
 8007662:	4b17      	ldr	r3, [pc, #92]	@ (80076c0 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>)
 8007664:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007666:	e1dd      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007668:	2300      	movs	r3, #0
 800766a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800766c:	e1da      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800766e:	4b12      	ldr	r3, [pc, #72]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f003 0320 	and.w	r3, r3, #32
 8007676:	2b20      	cmp	r3, #32
 8007678:	d117      	bne.n	80076aa <HAL_RCCEx_GetPeriphCLKFreq+0xfd6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800767a:	4b0f      	ldr	r3, [pc, #60]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 800767c:	689b      	ldr	r3, [r3, #8]
 800767e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007682:	2b00      	cmp	r3, #0
 8007684:	d005      	beq.n	8007692 <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8007686:	4b0c      	ldr	r3, [pc, #48]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007688:	689b      	ldr	r3, [r3, #8]
 800768a:	0e1b      	lsrs	r3, r3, #24
 800768c:	f003 030f 	and.w	r3, r3, #15
 8007690:	e006      	b.n	80076a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>
 8007692:	4b09      	ldr	r3, [pc, #36]	@ (80076b8 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>)
 8007694:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007698:	041b      	lsls	r3, r3, #16
 800769a:	0e1b      	lsrs	r3, r3, #24
 800769c:	f003 030f 	and.w	r3, r3, #15
 80076a0:	4a06      	ldr	r2, [pc, #24]	@ (80076bc <HAL_RCCEx_GetPeriphCLKFreq+0xfe8>)
 80076a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076a6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80076a8:	e1bc      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 80076aa:	2300      	movs	r3, #0
 80076ac:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076ae:	e1b9      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 80076b0:	2300      	movs	r3, #0
 80076b2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80076b4:	e1b6      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 80076b6:	bf00      	nop
 80076b8:	46020c00 	.word	0x46020c00
 80076bc:	08008778 	.word	0x08008778
 80076c0:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 80076c4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076c8:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 80076cc:	430b      	orrs	r3, r1
 80076ce:	d156      	bne.n	800777e <HAL_RCCEx_GetPeriphCLKFreq+0x10aa>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80076d0:	4ba5      	ldr	r3, [pc, #660]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80076d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80076d6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80076da:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80076dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076de:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80076e2:	d028      	beq.n	8007736 <HAL_RCCEx_GetPeriphCLKFreq+0x1062>
 80076e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80076ea:	d845      	bhi.n	8007778 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 80076ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ee:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076f2:	d013      	beq.n	800771c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
 80076f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80076fa:	d83d      	bhi.n	8007778 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
 80076fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d004      	beq.n	800770c <HAL_RCCEx_GetPeriphCLKFreq+0x1038>
 8007702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007704:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007708:	d004      	beq.n	8007714 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>
 800770a:	e035      	b.n	8007778 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 800770c:	f7fd fd6e 	bl	80051ec <HAL_RCC_GetPCLK1Freq>
 8007710:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007712:	e187      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007714:	f7fd fc4e 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8007718:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800771a:	e183      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800771c:	4b92      	ldr	r3, [pc, #584]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007724:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007728:	d102      	bne.n	8007730 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
        {
          frequency = HSI_VALUE;
 800772a:	4b90      	ldr	r3, [pc, #576]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 800772c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800772e:	e179      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007730:	2300      	movs	r3, #0
 8007732:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007734:	e176      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007736:	4b8c      	ldr	r3, [pc, #560]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f003 0320 	and.w	r3, r3, #32
 800773e:	2b20      	cmp	r3, #32
 8007740:	d117      	bne.n	8007772 <HAL_RCCEx_GetPeriphCLKFreq+0x109e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007742:	4b89      	ldr	r3, [pc, #548]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800774a:	2b00      	cmp	r3, #0
 800774c:	d005      	beq.n	800775a <HAL_RCCEx_GetPeriphCLKFreq+0x1086>
 800774e:	4b86      	ldr	r3, [pc, #536]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007750:	689b      	ldr	r3, [r3, #8]
 8007752:	0e1b      	lsrs	r3, r3, #24
 8007754:	f003 030f 	and.w	r3, r3, #15
 8007758:	e006      	b.n	8007768 <HAL_RCCEx_GetPeriphCLKFreq+0x1094>
 800775a:	4b83      	ldr	r3, [pc, #524]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800775c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007760:	041b      	lsls	r3, r3, #16
 8007762:	0e1b      	lsrs	r3, r3, #24
 8007764:	f003 030f 	and.w	r3, r3, #15
 8007768:	4a81      	ldr	r2, [pc, #516]	@ (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 800776a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800776e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007770:	e158      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007772:	2300      	movs	r3, #0
 8007774:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007776:	e155      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007778:	2300      	movs	r3, #0
 800777a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800777c:	e152      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 800777e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007782:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8007786:	430b      	orrs	r3, r1
 8007788:	d177      	bne.n	800787a <HAL_RCCEx_GetPeriphCLKFreq+0x11a6>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800778a:	4b77      	ldr	r3, [pc, #476]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800778c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007790:	f003 0318 	and.w	r3, r3, #24
 8007794:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8007796:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007798:	2b18      	cmp	r3, #24
 800779a:	d86b      	bhi.n	8007874 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 800779c:	a201      	add	r2, pc, #4	@ (adr r2, 80077a4 <HAL_RCCEx_GetPeriphCLKFreq+0x10d0>)
 800779e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077a2:	bf00      	nop
 80077a4:	08007809 	.word	0x08007809
 80077a8:	08007875 	.word	0x08007875
 80077ac:	08007875 	.word	0x08007875
 80077b0:	08007875 	.word	0x08007875
 80077b4:	08007875 	.word	0x08007875
 80077b8:	08007875 	.word	0x08007875
 80077bc:	08007875 	.word	0x08007875
 80077c0:	08007875 	.word	0x08007875
 80077c4:	08007811 	.word	0x08007811
 80077c8:	08007875 	.word	0x08007875
 80077cc:	08007875 	.word	0x08007875
 80077d0:	08007875 	.word	0x08007875
 80077d4:	08007875 	.word	0x08007875
 80077d8:	08007875 	.word	0x08007875
 80077dc:	08007875 	.word	0x08007875
 80077e0:	08007875 	.word	0x08007875
 80077e4:	08007819 	.word	0x08007819
 80077e8:	08007875 	.word	0x08007875
 80077ec:	08007875 	.word	0x08007875
 80077f0:	08007875 	.word	0x08007875
 80077f4:	08007875 	.word	0x08007875
 80077f8:	08007875 	.word	0x08007875
 80077fc:	08007875 	.word	0x08007875
 8007800:	08007875 	.word	0x08007875
 8007804:	08007833 	.word	0x08007833
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8007808:	f7fd fd18 	bl	800523c <HAL_RCC_GetPCLK3Freq>
 800780c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800780e:	e109      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8007810:	f7fd fbd0 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 8007814:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8007816:	e105      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007818:	4b53      	ldr	r3, [pc, #332]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007820:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007824:	d102      	bne.n	800782c <HAL_RCCEx_GetPeriphCLKFreq+0x1158>
        {
          frequency = HSI_VALUE;
 8007826:	4b51      	ldr	r3, [pc, #324]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0x1298>)
 8007828:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800782a:	e0fb      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800782c:	2300      	movs	r3, #0
 800782e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007830:	e0f8      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007832:	4b4d      	ldr	r3, [pc, #308]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 0320 	and.w	r3, r3, #32
 800783a:	2b20      	cmp	r3, #32
 800783c:	d117      	bne.n	800786e <HAL_RCCEx_GetPeriphCLKFreq+0x119a>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800783e:	4b4a      	ldr	r3, [pc, #296]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007846:	2b00      	cmp	r3, #0
 8007848:	d005      	beq.n	8007856 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
 800784a:	4b47      	ldr	r3, [pc, #284]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800784c:	689b      	ldr	r3, [r3, #8]
 800784e:	0e1b      	lsrs	r3, r3, #24
 8007850:	f003 030f 	and.w	r3, r3, #15
 8007854:	e006      	b.n	8007864 <HAL_RCCEx_GetPeriphCLKFreq+0x1190>
 8007856:	4b44      	ldr	r3, [pc, #272]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007858:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800785c:	041b      	lsls	r3, r3, #16
 800785e:	0e1b      	lsrs	r3, r3, #24
 8007860:	f003 030f 	and.w	r3, r3, #15
 8007864:	4a42      	ldr	r2, [pc, #264]	@ (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 8007866:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800786a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800786c:	e0da      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 800786e:	2300      	movs	r3, #0
 8007870:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007872:	e0d7      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 8007874:	2300      	movs	r3, #0
 8007876:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007878:	e0d4      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800787a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800787e:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8007882:	430b      	orrs	r3, r1
 8007884:	d155      	bne.n	8007932 <HAL_RCCEx_GetPeriphCLKFreq+0x125e>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8007886:	4b38      	ldr	r3, [pc, #224]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007888:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800788c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8007890:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007894:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007898:	d013      	beq.n	80078c2 <HAL_RCCEx_GetPeriphCLKFreq+0x11ee>
 800789a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80078a0:	d844      	bhi.n	800792c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 80078a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078a4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80078a8:	d013      	beq.n	80078d2 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
 80078aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ac:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80078b0:	d83c      	bhi.n	800792c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
 80078b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d014      	beq.n	80078e2 <HAL_RCCEx_GetPeriphCLKFreq+0x120e>
 80078b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80078be:	d014      	beq.n	80078ea <HAL_RCCEx_GetPeriphCLKFreq+0x1216>
 80078c0:	e034      	b.n	800792c <HAL_RCCEx_GetPeriphCLKFreq+0x1258>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80078c2:	f107 0318 	add.w	r3, r7, #24
 80078c6:	4618      	mov	r0, r3
 80078c8:	f7fe fc50 	bl	800616c <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078d0:	e0a8      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80078d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80078d6:	4618      	mov	r0, r3
 80078d8:	f7fe faee 	bl	8005eb8 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80078dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80078e0:	e0a0      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80078e2:	f7fd fb67 	bl	8004fb4 <HAL_RCC_GetSysClockFreq>
 80078e6:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80078e8:	e09c      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80078ea:	4b1f      	ldr	r3, [pc, #124]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f003 0320 	and.w	r3, r3, #32
 80078f2:	2b20      	cmp	r3, #32
 80078f4:	d117      	bne.n	8007926 <HAL_RCCEx_GetPeriphCLKFreq+0x1252>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80078f6:	4b1c      	ldr	r3, [pc, #112]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 80078f8:	689b      	ldr	r3, [r3, #8]
 80078fa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d005      	beq.n	800790e <HAL_RCCEx_GetPeriphCLKFreq+0x123a>
 8007902:	4b19      	ldr	r3, [pc, #100]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007904:	689b      	ldr	r3, [r3, #8]
 8007906:	0e1b      	lsrs	r3, r3, #24
 8007908:	f003 030f 	and.w	r3, r3, #15
 800790c:	e006      	b.n	800791c <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
 800790e:	4b16      	ldr	r3, [pc, #88]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007910:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007914:	041b      	lsls	r3, r3, #16
 8007916:	0e1b      	lsrs	r3, r3, #24
 8007918:	f003 030f 	and.w	r3, r3, #15
 800791c:	4a14      	ldr	r2, [pc, #80]	@ (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>)
 800791e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007922:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007924:	e07e      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
          frequency = 0U;
 8007926:	2300      	movs	r3, #0
 8007928:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800792a:	e07b      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>

      default:

        frequency = 0U;
 800792c:	2300      	movs	r3, #0
 800792e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007930:	e078      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8007932:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007936:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 800793a:	430b      	orrs	r3, r1
 800793c:	d138      	bne.n	80079b0 <HAL_RCCEx_GetPeriphCLKFreq+0x12dc>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 800793e:	4b0a      	ldr	r3, [pc, #40]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 8007940:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007944:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007948:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 800794a:	4b07      	ldr	r3, [pc, #28]	@ (8007968 <HAL_RCCEx_GetPeriphCLKFreq+0x1294>)
 800794c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007950:	f003 0302 	and.w	r3, r3, #2
 8007954:	2b02      	cmp	r3, #2
 8007956:	d10d      	bne.n	8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 8007958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800795a:	2b00      	cmp	r3, #0
 800795c:	d10a      	bne.n	8007974 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
    {
      frequency = LSE_VALUE;
 800795e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007962:	637b      	str	r3, [r7, #52]	@ 0x34
 8007964:	e05e      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8007966:	bf00      	nop
 8007968:	46020c00 	.word	0x46020c00
 800796c:	00f42400 	.word	0x00f42400
 8007970:	08008778 	.word	0x08008778
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8007974:	4b2e      	ldr	r3, [pc, #184]	@ (8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8007976:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800797a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800797e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007982:	d112      	bne.n	80079aa <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
 8007984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007986:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800798a:	d10e      	bne.n	80079aa <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800798c:	4b28      	ldr	r3, [pc, #160]	@ (8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 800798e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007996:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800799a:	d102      	bne.n	80079a2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ce>
      {
        frequency = LSI_VALUE / 128U;
 800799c:	23fa      	movs	r3, #250	@ 0xfa
 800799e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80079a0:	e040      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
      else
      {
        frequency = LSI_VALUE;
 80079a2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80079a6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80079a8:	e03c      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 80079aa:	2300      	movs	r3, #0
 80079ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80079ae:	e039      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 80079b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079b4:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80079b8:	430b      	orrs	r3, r1
 80079ba:	d131      	bne.n	8007a20 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80079bc:	4b1c      	ldr	r3, [pc, #112]	@ (8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 80079be:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80079c2:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80079c6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80079c8:	4b19      	ldr	r3, [pc, #100]	@ (8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80079d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80079d4:	d105      	bne.n	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
 80079d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d102      	bne.n	80079e2 <HAL_RCCEx_GetPeriphCLKFreq+0x130e>
    {
      frequency = HSI48_VALUE;
 80079dc:	4b15      	ldr	r3, [pc, #84]	@ (8007a34 <HAL_RCCEx_GetPeriphCLKFreq+0x1360>)
 80079de:	637b      	str	r3, [r7, #52]	@ 0x34
 80079e0:	e020      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 80079e2:	4b13      	ldr	r3, [pc, #76]	@ (8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80079ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80079ee:	d106      	bne.n	80079fe <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
 80079f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079f6:	d102      	bne.n	80079fe <HAL_RCCEx_GetPeriphCLKFreq+0x132a>
    {
      frequency = HSI48_VALUE >> 1U ;
 80079f8:	4b0f      	ldr	r3, [pc, #60]	@ (8007a38 <HAL_RCCEx_GetPeriphCLKFreq+0x1364>)
 80079fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80079fc:	e012      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80079fe:	4b0c      	ldr	r3, [pc, #48]	@ (8007a30 <HAL_RCCEx_GetPeriphCLKFreq+0x135c>)
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007a0a:	d106      	bne.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
 8007a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007a12:	d102      	bne.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0x1346>
    {
      frequency = HSI_VALUE;
 8007a14:	4b09      	ldr	r3, [pc, #36]	@ (8007a3c <HAL_RCCEx_GetPeriphCLKFreq+0x1368>)
 8007a16:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a18:	e004      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a1e:	e001      	b.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8007a20:	2300      	movs	r3, #0
 8007a22:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8007a24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3738      	adds	r7, #56	@ 0x38
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	bd80      	pop	{r7, pc}
 8007a2e:	bf00      	nop
 8007a30:	46020c00 	.word	0x46020c00
 8007a34:	02dc6c00 	.word	0x02dc6c00
 8007a38:	016e3600 	.word	0x016e3600
 8007a3c:	00f42400 	.word	0x00f42400

08007a40 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b084      	sub	sp, #16
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8007a48:	4b47      	ldr	r3, [pc, #284]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4a46      	ldr	r2, [pc, #280]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007a4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007a52:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007a54:	f7fa fe6c 	bl	8002730 <HAL_GetTick>
 8007a58:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007a5a:	e008      	b.n	8007a6e <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007a5c:	f7fa fe68 	bl	8002730 <HAL_GetTick>
 8007a60:	4602      	mov	r2, r0
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	1ad3      	subs	r3, r2, r3
 8007a66:	2b02      	cmp	r3, #2
 8007a68:	d901      	bls.n	8007a6e <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007a6a:	2303      	movs	r3, #3
 8007a6c:	e077      	b.n	8007b5e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007a6e:	4b3e      	ldr	r3, [pc, #248]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d1f0      	bne.n	8007a5c <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8007a7a:	4b3b      	ldr	r3, [pc, #236]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007a7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a7e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007a82:	f023 0303 	bic.w	r3, r3, #3
 8007a86:	687a      	ldr	r2, [r7, #4]
 8007a88:	6811      	ldr	r1, [r2, #0]
 8007a8a:	687a      	ldr	r2, [r7, #4]
 8007a8c:	6852      	ldr	r2, [r2, #4]
 8007a8e:	3a01      	subs	r2, #1
 8007a90:	0212      	lsls	r2, r2, #8
 8007a92:	430a      	orrs	r2, r1
 8007a94:	4934      	ldr	r1, [pc, #208]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007a96:	4313      	orrs	r3, r2
 8007a98:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8007a9a:	4b33      	ldr	r3, [pc, #204]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007a9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a9e:	4b33      	ldr	r3, [pc, #204]	@ (8007b6c <RCCEx_PLL2_Config+0x12c>)
 8007aa0:	4013      	ands	r3, r2
 8007aa2:	687a      	ldr	r2, [r7, #4]
 8007aa4:	6892      	ldr	r2, [r2, #8]
 8007aa6:	3a01      	subs	r2, #1
 8007aa8:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007aac:	687a      	ldr	r2, [r7, #4]
 8007aae:	68d2      	ldr	r2, [r2, #12]
 8007ab0:	3a01      	subs	r2, #1
 8007ab2:	0252      	lsls	r2, r2, #9
 8007ab4:	b292      	uxth	r2, r2
 8007ab6:	4311      	orrs	r1, r2
 8007ab8:	687a      	ldr	r2, [r7, #4]
 8007aba:	6912      	ldr	r2, [r2, #16]
 8007abc:	3a01      	subs	r2, #1
 8007abe:	0412      	lsls	r2, r2, #16
 8007ac0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007ac4:	4311      	orrs	r1, r2
 8007ac6:	687a      	ldr	r2, [r7, #4]
 8007ac8:	6952      	ldr	r2, [r2, #20]
 8007aca:	3a01      	subs	r2, #1
 8007acc:	0612      	lsls	r2, r2, #24
 8007ace:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007ad2:	430a      	orrs	r2, r1
 8007ad4:	4924      	ldr	r1, [pc, #144]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007ad6:	4313      	orrs	r3, r2
 8007ad8:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8007ada:	4b23      	ldr	r3, [pc, #140]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007adc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ade:	f023 020c 	bic.w	r2, r3, #12
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	699b      	ldr	r3, [r3, #24]
 8007ae6:	4920      	ldr	r1, [pc, #128]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007ae8:	4313      	orrs	r3, r2
 8007aea:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8007aec:	4b1e      	ldr	r3, [pc, #120]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	6a1b      	ldr	r3, [r3, #32]
 8007af4:	491c      	ldr	r1, [pc, #112]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007af6:	4313      	orrs	r3, r2
 8007af8:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8007afa:	4b1b      	ldr	r3, [pc, #108]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007afc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007afe:	4a1a      	ldr	r2, [pc, #104]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007b00:	f023 0310 	bic.w	r3, r3, #16
 8007b04:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007b06:	4b18      	ldr	r3, [pc, #96]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b0a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b0e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007b12:	687a      	ldr	r2, [r7, #4]
 8007b14:	69d2      	ldr	r2, [r2, #28]
 8007b16:	00d2      	lsls	r2, r2, #3
 8007b18:	4913      	ldr	r1, [pc, #76]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8007b1e:	4b12      	ldr	r3, [pc, #72]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b22:	4a11      	ldr	r2, [pc, #68]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007b24:	f043 0310 	orr.w	r3, r3, #16
 8007b28:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8007b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a0e      	ldr	r2, [pc, #56]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007b30:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007b34:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007b36:	f7fa fdfb 	bl	8002730 <HAL_GetTick>
 8007b3a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007b3c:	e008      	b.n	8007b50 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007b3e:	f7fa fdf7 	bl	8002730 <HAL_GetTick>
 8007b42:	4602      	mov	r2, r0
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	1ad3      	subs	r3, r2, r3
 8007b48:	2b02      	cmp	r3, #2
 8007b4a:	d901      	bls.n	8007b50 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007b4c:	2303      	movs	r3, #3
 8007b4e:	e006      	b.n	8007b5e <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007b50:	4b05      	ldr	r3, [pc, #20]	@ (8007b68 <RCCEx_PLL2_Config+0x128>)
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d0f0      	beq.n	8007b3e <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8007b5c:	2300      	movs	r3, #0

}
 8007b5e:	4618      	mov	r0, r3
 8007b60:	3710      	adds	r7, #16
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}
 8007b66:	bf00      	nop
 8007b68:	46020c00 	.word	0x46020c00
 8007b6c:	80800000 	.word	0x80800000

08007b70 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b084      	sub	sp, #16
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007b78:	4b47      	ldr	r3, [pc, #284]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	4a46      	ldr	r2, [pc, #280]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007b7e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b82:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007b84:	f7fa fdd4 	bl	8002730 <HAL_GetTick>
 8007b88:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b8a:	e008      	b.n	8007b9e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007b8c:	f7fa fdd0 	bl	8002730 <HAL_GetTick>
 8007b90:	4602      	mov	r2, r0
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	1ad3      	subs	r3, r2, r3
 8007b96:	2b02      	cmp	r3, #2
 8007b98:	d901      	bls.n	8007b9e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8007b9a:	2303      	movs	r3, #3
 8007b9c:	e077      	b.n	8007c8e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b9e:	4b3e      	ldr	r3, [pc, #248]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d1f0      	bne.n	8007b8c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8007baa:	4b3b      	ldr	r3, [pc, #236]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bae:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007bb2:	f023 0303 	bic.w	r3, r3, #3
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	6811      	ldr	r1, [r2, #0]
 8007bba:	687a      	ldr	r2, [r7, #4]
 8007bbc:	6852      	ldr	r2, [r2, #4]
 8007bbe:	3a01      	subs	r2, #1
 8007bc0:	0212      	lsls	r2, r2, #8
 8007bc2:	430a      	orrs	r2, r1
 8007bc4:	4934      	ldr	r1, [pc, #208]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	630b      	str	r3, [r1, #48]	@ 0x30
 8007bca:	4b33      	ldr	r3, [pc, #204]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007bcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007bce:	4b33      	ldr	r3, [pc, #204]	@ (8007c9c <RCCEx_PLL3_Config+0x12c>)
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	687a      	ldr	r2, [r7, #4]
 8007bd4:	6892      	ldr	r2, [r2, #8]
 8007bd6:	3a01      	subs	r2, #1
 8007bd8:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8007bdc:	687a      	ldr	r2, [r7, #4]
 8007bde:	68d2      	ldr	r2, [r2, #12]
 8007be0:	3a01      	subs	r2, #1
 8007be2:	0252      	lsls	r2, r2, #9
 8007be4:	b292      	uxth	r2, r2
 8007be6:	4311      	orrs	r1, r2
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	6912      	ldr	r2, [r2, #16]
 8007bec:	3a01      	subs	r2, #1
 8007bee:	0412      	lsls	r2, r2, #16
 8007bf0:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007bf4:	4311      	orrs	r1, r2
 8007bf6:	687a      	ldr	r2, [r7, #4]
 8007bf8:	6952      	ldr	r2, [r2, #20]
 8007bfa:	3a01      	subs	r2, #1
 8007bfc:	0612      	lsls	r2, r2, #24
 8007bfe:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007c02:	430a      	orrs	r2, r1
 8007c04:	4924      	ldr	r1, [pc, #144]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c06:	4313      	orrs	r3, r2
 8007c08:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8007c0a:	4b23      	ldr	r3, [pc, #140]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c0e:	f023 020c 	bic.w	r2, r3, #12
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	699b      	ldr	r3, [r3, #24]
 8007c16:	4920      	ldr	r1, [pc, #128]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8007c1c:	4b1e      	ldr	r3, [pc, #120]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6a1b      	ldr	r3, [r3, #32]
 8007c24:	491c      	ldr	r1, [pc, #112]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c26:	4313      	orrs	r3, r2
 8007c28:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8007c2a:	4b1b      	ldr	r3, [pc, #108]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c2e:	4a1a      	ldr	r2, [pc, #104]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c30:	f023 0310 	bic.w	r3, r3, #16
 8007c34:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007c36:	4b18      	ldr	r3, [pc, #96]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007c3a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c3e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8007c42:	687a      	ldr	r2, [r7, #4]
 8007c44:	69d2      	ldr	r2, [r2, #28]
 8007c46:	00d2      	lsls	r2, r2, #3
 8007c48:	4913      	ldr	r1, [pc, #76]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8007c4e:	4b12      	ldr	r3, [pc, #72]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007c52:	4a11      	ldr	r2, [pc, #68]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c54:	f043 0310 	orr.w	r3, r3, #16
 8007c58:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8007c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4a0e      	ldr	r2, [pc, #56]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c64:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007c66:	f7fa fd63 	bl	8002730 <HAL_GetTick>
 8007c6a:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c6c:	e008      	b.n	8007c80 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007c6e:	f7fa fd5f 	bl	8002730 <HAL_GetTick>
 8007c72:	4602      	mov	r2, r0
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	1ad3      	subs	r3, r2, r3
 8007c78:	2b02      	cmp	r3, #2
 8007c7a:	d901      	bls.n	8007c80 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8007c7c:	2303      	movs	r3, #3
 8007c7e:	e006      	b.n	8007c8e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c80:	4b05      	ldr	r3, [pc, #20]	@ (8007c98 <RCCEx_PLL3_Config+0x128>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d0f0      	beq.n	8007c6e <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3710      	adds	r7, #16
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}
 8007c96:	bf00      	nop
 8007c98:	46020c00 	.word	0x46020c00
 8007c9c:	80800000 	.word	0x80800000

08007ca0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b082      	sub	sp, #8
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d101      	bne.n	8007cb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cae:	2301      	movs	r3, #1
 8007cb0:	e042      	b.n	8007d38 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d106      	bne.n	8007cca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f000 f83b 	bl	8007d40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2224      	movs	r2, #36	@ 0x24
 8007cce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	681a      	ldr	r2, [r3, #0]
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f022 0201 	bic.w	r2, r2, #1
 8007ce0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d002      	beq.n	8007cf0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 f9d4 	bl	8008098 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cf0:	6878      	ldr	r0, [r7, #4]
 8007cf2:	f000 f82f 	bl	8007d54 <UART_SetConfig>
 8007cf6:	4603      	mov	r3, r0
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	d101      	bne.n	8007d00 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007cfc:	2301      	movs	r3, #1
 8007cfe:	e01b      	b.n	8007d38 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	685a      	ldr	r2, [r3, #4]
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d0e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	689a      	ldr	r2, [r3, #8]
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d1e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	f042 0201 	orr.w	r2, r2, #1
 8007d2e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d30:	6878      	ldr	r0, [r7, #4]
 8007d32:	f000 fa53 	bl	80081dc <UART_CheckIdleState>
 8007d36:	4603      	mov	r3, r0
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3708      	adds	r7, #8
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8007d40:	b480      	push	{r7}
 8007d42:	b083      	sub	sp, #12
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007d48:	bf00      	nop
 8007d4a:	370c      	adds	r7, #12
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007d58:	b094      	sub	sp, #80	@ 0x50
 8007d5a:	af00      	add	r7, sp, #0
 8007d5c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d5e:	2300      	movs	r3, #0
 8007d60:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	4b7e      	ldr	r3, [pc, #504]	@ (8007f64 <UART_SetConfig+0x210>)
 8007d6a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d6e:	689a      	ldr	r2, [r3, #8]
 8007d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d72:	691b      	ldr	r3, [r3, #16]
 8007d74:	431a      	orrs	r2, r3
 8007d76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d78:	695b      	ldr	r3, [r3, #20]
 8007d7a:	431a      	orrs	r2, r3
 8007d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d7e:	69db      	ldr	r3, [r3, #28]
 8007d80:	4313      	orrs	r3, r2
 8007d82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4977      	ldr	r1, [pc, #476]	@ (8007f68 <UART_SetConfig+0x214>)
 8007d8c:	4019      	ands	r1, r3
 8007d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d90:	681a      	ldr	r2, [r3, #0]
 8007d92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007d94:	430b      	orrs	r3, r1
 8007d96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	685b      	ldr	r3, [r3, #4]
 8007d9e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007da2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da4:	68d9      	ldr	r1, [r3, #12]
 8007da6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	ea40 0301 	orr.w	r3, r0, r1
 8007dae:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007db2:	699b      	ldr	r3, [r3, #24]
 8007db4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007db8:	681a      	ldr	r2, [r3, #0]
 8007dba:	4b6a      	ldr	r3, [pc, #424]	@ (8007f64 <UART_SetConfig+0x210>)
 8007dbc:	429a      	cmp	r2, r3
 8007dbe:	d009      	beq.n	8007dd4 <UART_SetConfig+0x80>
 8007dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dc2:	681a      	ldr	r2, [r3, #0]
 8007dc4:	4b69      	ldr	r3, [pc, #420]	@ (8007f6c <UART_SetConfig+0x218>)
 8007dc6:	429a      	cmp	r2, r3
 8007dc8:	d004      	beq.n	8007dd4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dcc:	6a1a      	ldr	r2, [r3, #32]
 8007dce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007dd0:	4313      	orrs	r3, r2
 8007dd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007dd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8007dde:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8007de2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007de8:	430b      	orrs	r3, r1
 8007dea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007dec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df2:	f023 000f 	bic.w	r0, r3, #15
 8007df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007df8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	ea40 0301 	orr.w	r3, r0, r1
 8007e02:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	4b59      	ldr	r3, [pc, #356]	@ (8007f70 <UART_SetConfig+0x21c>)
 8007e0a:	429a      	cmp	r2, r3
 8007e0c:	d102      	bne.n	8007e14 <UART_SetConfig+0xc0>
 8007e0e:	2301      	movs	r3, #1
 8007e10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e12:	e029      	b.n	8007e68 <UART_SetConfig+0x114>
 8007e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	4b56      	ldr	r3, [pc, #344]	@ (8007f74 <UART_SetConfig+0x220>)
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d102      	bne.n	8007e24 <UART_SetConfig+0xd0>
 8007e1e:	2302      	movs	r3, #2
 8007e20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e22:	e021      	b.n	8007e68 <UART_SetConfig+0x114>
 8007e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e26:	681a      	ldr	r2, [r3, #0]
 8007e28:	4b53      	ldr	r3, [pc, #332]	@ (8007f78 <UART_SetConfig+0x224>)
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	d102      	bne.n	8007e34 <UART_SetConfig+0xe0>
 8007e2e:	2304      	movs	r3, #4
 8007e30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e32:	e019      	b.n	8007e68 <UART_SetConfig+0x114>
 8007e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e36:	681a      	ldr	r2, [r3, #0]
 8007e38:	4b50      	ldr	r3, [pc, #320]	@ (8007f7c <UART_SetConfig+0x228>)
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d102      	bne.n	8007e44 <UART_SetConfig+0xf0>
 8007e3e:	2308      	movs	r3, #8
 8007e40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e42:	e011      	b.n	8007e68 <UART_SetConfig+0x114>
 8007e44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	4b4d      	ldr	r3, [pc, #308]	@ (8007f80 <UART_SetConfig+0x22c>)
 8007e4a:	429a      	cmp	r2, r3
 8007e4c:	d102      	bne.n	8007e54 <UART_SetConfig+0x100>
 8007e4e:	2310      	movs	r3, #16
 8007e50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e52:	e009      	b.n	8007e68 <UART_SetConfig+0x114>
 8007e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e56:	681a      	ldr	r2, [r3, #0]
 8007e58:	4b42      	ldr	r3, [pc, #264]	@ (8007f64 <UART_SetConfig+0x210>)
 8007e5a:	429a      	cmp	r2, r3
 8007e5c:	d102      	bne.n	8007e64 <UART_SetConfig+0x110>
 8007e5e:	2320      	movs	r3, #32
 8007e60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007e62:	e001      	b.n	8007e68 <UART_SetConfig+0x114>
 8007e64:	2300      	movs	r3, #0
 8007e66:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007e68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e6a:	681a      	ldr	r2, [r3, #0]
 8007e6c:	4b3d      	ldr	r3, [pc, #244]	@ (8007f64 <UART_SetConfig+0x210>)
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d005      	beq.n	8007e7e <UART_SetConfig+0x12a>
 8007e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e74:	681a      	ldr	r2, [r3, #0]
 8007e76:	4b3d      	ldr	r3, [pc, #244]	@ (8007f6c <UART_SetConfig+0x218>)
 8007e78:	429a      	cmp	r2, r3
 8007e7a:	f040 8085 	bne.w	8007f88 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007e7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e80:	2200      	movs	r2, #0
 8007e82:	623b      	str	r3, [r7, #32]
 8007e84:	627a      	str	r2, [r7, #36]	@ 0x24
 8007e86:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8007e8a:	f7fe fc23 	bl	80066d4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007e8e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	f000 80e8 	beq.w	8008068 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e9c:	4a39      	ldr	r2, [pc, #228]	@ (8007f84 <UART_SetConfig+0x230>)
 8007e9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ea2:	461a      	mov	r2, r3
 8007ea4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ea6:	fbb3 f3f2 	udiv	r3, r3, r2
 8007eaa:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007eac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eae:	685a      	ldr	r2, [r3, #4]
 8007eb0:	4613      	mov	r3, r2
 8007eb2:	005b      	lsls	r3, r3, #1
 8007eb4:	4413      	add	r3, r2
 8007eb6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007eb8:	429a      	cmp	r2, r3
 8007eba:	d305      	bcc.n	8007ec8 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007ebc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ebe:	685b      	ldr	r3, [r3, #4]
 8007ec0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007ec2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007ec4:	429a      	cmp	r2, r3
 8007ec6:	d903      	bls.n	8007ed0 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8007ec8:	2301      	movs	r3, #1
 8007eca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007ece:	e048      	b.n	8007f62 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ed0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	61bb      	str	r3, [r7, #24]
 8007ed6:	61fa      	str	r2, [r7, #28]
 8007ed8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007edc:	4a29      	ldr	r2, [pc, #164]	@ (8007f84 <UART_SetConfig+0x230>)
 8007ede:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	613b      	str	r3, [r7, #16]
 8007ee8:	617a      	str	r2, [r7, #20]
 8007eea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007eee:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8007ef2:	f7f8 fe55 	bl	8000ba0 <__aeabi_uldivmod>
 8007ef6:	4602      	mov	r2, r0
 8007ef8:	460b      	mov	r3, r1
 8007efa:	4610      	mov	r0, r2
 8007efc:	4619      	mov	r1, r3
 8007efe:	f04f 0200 	mov.w	r2, #0
 8007f02:	f04f 0300 	mov.w	r3, #0
 8007f06:	020b      	lsls	r3, r1, #8
 8007f08:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007f0c:	0202      	lsls	r2, r0, #8
 8007f0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f10:	6849      	ldr	r1, [r1, #4]
 8007f12:	0849      	lsrs	r1, r1, #1
 8007f14:	2000      	movs	r0, #0
 8007f16:	460c      	mov	r4, r1
 8007f18:	4605      	mov	r5, r0
 8007f1a:	eb12 0804 	adds.w	r8, r2, r4
 8007f1e:	eb43 0905 	adc.w	r9, r3, r5
 8007f22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	2200      	movs	r2, #0
 8007f28:	60bb      	str	r3, [r7, #8]
 8007f2a:	60fa      	str	r2, [r7, #12]
 8007f2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007f30:	4640      	mov	r0, r8
 8007f32:	4649      	mov	r1, r9
 8007f34:	f7f8 fe34 	bl	8000ba0 <__aeabi_uldivmod>
 8007f38:	4602      	mov	r2, r0
 8007f3a:	460b      	mov	r3, r1
 8007f3c:	4613      	mov	r3, r2
 8007f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007f40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f46:	d308      	bcc.n	8007f5a <UART_SetConfig+0x206>
 8007f48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007f4e:	d204      	bcs.n	8007f5a <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8007f50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007f56:	60da      	str	r2, [r3, #12]
 8007f58:	e003      	b.n	8007f62 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 8007f5a:	2301      	movs	r3, #1
 8007f5c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8007f60:	e082      	b.n	8008068 <UART_SetConfig+0x314>
 8007f62:	e081      	b.n	8008068 <UART_SetConfig+0x314>
 8007f64:	46002400 	.word	0x46002400
 8007f68:	cfff69f3 	.word	0xcfff69f3
 8007f6c:	56002400 	.word	0x56002400
 8007f70:	40013800 	.word	0x40013800
 8007f74:	40004400 	.word	0x40004400
 8007f78:	40004800 	.word	0x40004800
 8007f7c:	40004c00 	.word	0x40004c00
 8007f80:	40005000 	.word	0x40005000
 8007f84:	08008844 	.word	0x08008844
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f8a:	69db      	ldr	r3, [r3, #28]
 8007f8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f90:	d13c      	bne.n	800800c <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007f92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f94:	2200      	movs	r2, #0
 8007f96:	603b      	str	r3, [r7, #0]
 8007f98:	607a      	str	r2, [r7, #4]
 8007f9a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007f9e:	f7fe fb99 	bl	80066d4 <HAL_RCCEx_GetPeriphCLKFreq>
 8007fa2:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007fa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d05e      	beq.n	8008068 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007faa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fae:	4a39      	ldr	r2, [pc, #228]	@ (8008094 <UART_SetConfig+0x340>)
 8007fb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007fb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fbc:	005a      	lsls	r2, r3, #1
 8007fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc0:	685b      	ldr	r3, [r3, #4]
 8007fc2:	085b      	lsrs	r3, r3, #1
 8007fc4:	441a      	add	r2, r3
 8007fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fc8:	685b      	ldr	r3, [r3, #4]
 8007fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fd2:	2b0f      	cmp	r3, #15
 8007fd4:	d916      	bls.n	8008004 <UART_SetConfig+0x2b0>
 8007fd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fdc:	d212      	bcs.n	8008004 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007fde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fe0:	b29b      	uxth	r3, r3
 8007fe2:	f023 030f 	bic.w	r3, r3, #15
 8007fe6:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007fe8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007fea:	085b      	lsrs	r3, r3, #1
 8007fec:	b29b      	uxth	r3, r3
 8007fee:	f003 0307 	and.w	r3, r3, #7
 8007ff2:	b29a      	uxth	r2, r3
 8007ff4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8007ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8008000:	60da      	str	r2, [r3, #12]
 8008002:	e031      	b.n	8008068 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800800a:	e02d      	b.n	8008068 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800800c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800800e:	2200      	movs	r2, #0
 8008010:	469a      	mov	sl, r3
 8008012:	4693      	mov	fp, r2
 8008014:	4650      	mov	r0, sl
 8008016:	4659      	mov	r1, fp
 8008018:	f7fe fb5c 	bl	80066d4 <HAL_RCCEx_GetPeriphCLKFreq>
 800801c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800801e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008020:	2b00      	cmp	r3, #0
 8008022:	d021      	beq.n	8008068 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008028:	4a1a      	ldr	r2, [pc, #104]	@ (8008094 <UART_SetConfig+0x340>)
 800802a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800802e:	461a      	mov	r2, r3
 8008030:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008032:	fbb3 f2f2 	udiv	r2, r3, r2
 8008036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008038:	685b      	ldr	r3, [r3, #4]
 800803a:	085b      	lsrs	r3, r3, #1
 800803c:	441a      	add	r2, r3
 800803e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008040:	685b      	ldr	r3, [r3, #4]
 8008042:	fbb2 f3f3 	udiv	r3, r2, r3
 8008046:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008048:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800804a:	2b0f      	cmp	r3, #15
 800804c:	d909      	bls.n	8008062 <UART_SetConfig+0x30e>
 800804e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008054:	d205      	bcs.n	8008062 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008058:	b29a      	uxth	r2, r3
 800805a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	60da      	str	r2, [r3, #12]
 8008060:	e002      	b.n	8008068 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8008062:	2301      	movs	r3, #1
 8008064:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800806a:	2201      	movs	r2, #1
 800806c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008072:	2201      	movs	r2, #1
 8008074:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800807a:	2200      	movs	r2, #0
 800807c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800807e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008080:	2200      	movs	r2, #0
 8008082:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008084:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8008088:	4618      	mov	r0, r3
 800808a:	3750      	adds	r7, #80	@ 0x50
 800808c:	46bd      	mov	sp, r7
 800808e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008092:	bf00      	nop
 8008094:	08008844 	.word	0x08008844

08008098 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080a4:	f003 0308 	and.w	r3, r3, #8
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d00a      	beq.n	80080c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	685b      	ldr	r3, [r3, #4]
 80080b2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	430a      	orrs	r2, r1
 80080c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080c6:	f003 0301 	and.w	r3, r3, #1
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00a      	beq.n	80080e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	430a      	orrs	r2, r1
 80080e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080e8:	f003 0302 	and.w	r3, r3, #2
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d00a      	beq.n	8008106 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	430a      	orrs	r2, r1
 8008104:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800810a:	f003 0304 	and.w	r3, r3, #4
 800810e:	2b00      	cmp	r3, #0
 8008110:	d00a      	beq.n	8008128 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	430a      	orrs	r2, r1
 8008126:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800812c:	f003 0310 	and.w	r3, r3, #16
 8008130:	2b00      	cmp	r3, #0
 8008132:	d00a      	beq.n	800814a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	430a      	orrs	r2, r1
 8008148:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800814e:	f003 0320 	and.w	r3, r3, #32
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00a      	beq.n	800816c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	689b      	ldr	r3, [r3, #8]
 800815c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	430a      	orrs	r2, r1
 800816a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008170:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008174:	2b00      	cmp	r3, #0
 8008176:	d01a      	beq.n	80081ae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	430a      	orrs	r2, r1
 800818c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008192:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008196:	d10a      	bne.n	80081ae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	430a      	orrs	r2, r1
 80081ac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d00a      	beq.n	80081d0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	430a      	orrs	r2, r1
 80081ce:	605a      	str	r2, [r3, #4]
  }
}
 80081d0:	bf00      	nop
 80081d2:	370c      	adds	r7, #12
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80081dc:	b580      	push	{r7, lr}
 80081de:	b098      	sub	sp, #96	@ 0x60
 80081e0:	af02      	add	r7, sp, #8
 80081e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2200      	movs	r2, #0
 80081e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80081ec:	f7fa faa0 	bl	8002730 <HAL_GetTick>
 80081f0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f003 0308 	and.w	r3, r3, #8
 80081fc:	2b08      	cmp	r3, #8
 80081fe:	d12f      	bne.n	8008260 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008200:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008204:	9300      	str	r3, [sp, #0]
 8008206:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008208:	2200      	movs	r2, #0
 800820a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800820e:	6878      	ldr	r0, [r7, #4]
 8008210:	f000 f88e 	bl	8008330 <UART_WaitOnFlagUntilTimeout>
 8008214:	4603      	mov	r3, r0
 8008216:	2b00      	cmp	r3, #0
 8008218:	d022      	beq.n	8008260 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008222:	e853 3f00 	ldrex	r3, [r3]
 8008226:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800822a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800822e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	461a      	mov	r2, r3
 8008236:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008238:	647b      	str	r3, [r7, #68]	@ 0x44
 800823a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800823c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800823e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008240:	e841 2300 	strex	r3, r2, [r1]
 8008244:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008246:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008248:	2b00      	cmp	r3, #0
 800824a:	d1e6      	bne.n	800821a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2220      	movs	r2, #32
 8008250:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800825c:	2303      	movs	r3, #3
 800825e:	e063      	b.n	8008328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	f003 0304 	and.w	r3, r3, #4
 800826a:	2b04      	cmp	r3, #4
 800826c:	d149      	bne.n	8008302 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800826e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008272:	9300      	str	r3, [sp, #0]
 8008274:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008276:	2200      	movs	r2, #0
 8008278:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	f000 f857 	bl	8008330 <UART_WaitOnFlagUntilTimeout>
 8008282:	4603      	mov	r3, r0
 8008284:	2b00      	cmp	r3, #0
 8008286:	d03c      	beq.n	8008302 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800828e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008290:	e853 3f00 	ldrex	r3, [r3]
 8008294:	623b      	str	r3, [r7, #32]
   return(result);
 8008296:	6a3b      	ldr	r3, [r7, #32]
 8008298:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800829c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	461a      	mov	r2, r3
 80082a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082a6:	633b      	str	r3, [r7, #48]	@ 0x30
 80082a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082aa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80082ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80082ae:	e841 2300 	strex	r3, r2, [r1]
 80082b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80082b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d1e6      	bne.n	8008288 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	3308      	adds	r3, #8
 80082c0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	e853 3f00 	ldrex	r3, [r3]
 80082c8:	60fb      	str	r3, [r7, #12]
   return(result);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f023 0301 	bic.w	r3, r3, #1
 80082d0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	3308      	adds	r3, #8
 80082d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80082da:	61fa      	str	r2, [r7, #28]
 80082dc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082de:	69b9      	ldr	r1, [r7, #24]
 80082e0:	69fa      	ldr	r2, [r7, #28]
 80082e2:	e841 2300 	strex	r3, r2, [r1]
 80082e6:	617b      	str	r3, [r7, #20]
   return(result);
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d1e5      	bne.n	80082ba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2220      	movs	r2, #32
 80082f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082fe:	2303      	movs	r3, #3
 8008300:	e012      	b.n	8008328 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2220      	movs	r2, #32
 8008306:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2220      	movs	r2, #32
 800830e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	2200      	movs	r2, #0
 800831c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008326:	2300      	movs	r3, #0
}
 8008328:	4618      	mov	r0, r3
 800832a:	3758      	adds	r7, #88	@ 0x58
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}

08008330 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008330:	b580      	push	{r7, lr}
 8008332:	b084      	sub	sp, #16
 8008334:	af00      	add	r7, sp, #0
 8008336:	60f8      	str	r0, [r7, #12]
 8008338:	60b9      	str	r1, [r7, #8]
 800833a:	603b      	str	r3, [r7, #0]
 800833c:	4613      	mov	r3, r2
 800833e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008340:	e04f      	b.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008342:	69bb      	ldr	r3, [r7, #24]
 8008344:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008348:	d04b      	beq.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800834a:	f7fa f9f1 	bl	8002730 <HAL_GetTick>
 800834e:	4602      	mov	r2, r0
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	1ad3      	subs	r3, r2, r3
 8008354:	69ba      	ldr	r2, [r7, #24]
 8008356:	429a      	cmp	r2, r3
 8008358:	d302      	bcc.n	8008360 <UART_WaitOnFlagUntilTimeout+0x30>
 800835a:	69bb      	ldr	r3, [r7, #24]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d101      	bne.n	8008364 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008360:	2303      	movs	r3, #3
 8008362:	e04e      	b.n	8008402 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f003 0304 	and.w	r3, r3, #4
 800836e:	2b00      	cmp	r3, #0
 8008370:	d037      	beq.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008372:	68bb      	ldr	r3, [r7, #8]
 8008374:	2b80      	cmp	r3, #128	@ 0x80
 8008376:	d034      	beq.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	2b40      	cmp	r3, #64	@ 0x40
 800837c:	d031      	beq.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	69db      	ldr	r3, [r3, #28]
 8008384:	f003 0308 	and.w	r3, r3, #8
 8008388:	2b08      	cmp	r3, #8
 800838a:	d110      	bne.n	80083ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	2208      	movs	r2, #8
 8008392:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008394:	68f8      	ldr	r0, [r7, #12]
 8008396:	f000 f838 	bl	800840a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2208      	movs	r2, #8
 800839e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	2200      	movs	r2, #0
 80083a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	e029      	b.n	8008402 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	69db      	ldr	r3, [r3, #28]
 80083b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80083b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80083bc:	d111      	bne.n	80083e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80083c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80083c8:	68f8      	ldr	r0, [r7, #12]
 80083ca:	f000 f81e 	bl	800840a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	2220      	movs	r2, #32
 80083d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	2200      	movs	r2, #0
 80083da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80083de:	2303      	movs	r3, #3
 80083e0:	e00f      	b.n	8008402 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	69da      	ldr	r2, [r3, #28]
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	4013      	ands	r3, r2
 80083ec:	68ba      	ldr	r2, [r7, #8]
 80083ee:	429a      	cmp	r2, r3
 80083f0:	bf0c      	ite	eq
 80083f2:	2301      	moveq	r3, #1
 80083f4:	2300      	movne	r3, #0
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	461a      	mov	r2, r3
 80083fa:	79fb      	ldrb	r3, [r7, #7]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d0a0      	beq.n	8008342 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008400:	2300      	movs	r3, #0
}
 8008402:	4618      	mov	r0, r3
 8008404:	3710      	adds	r7, #16
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800840a:	b480      	push	{r7}
 800840c:	b095      	sub	sp, #84	@ 0x54
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008418:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800841a:	e853 3f00 	ldrex	r3, [r3]
 800841e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008422:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008426:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	461a      	mov	r2, r3
 800842e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008430:	643b      	str	r3, [r7, #64]	@ 0x40
 8008432:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008434:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008436:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008438:	e841 2300 	strex	r3, r2, [r1]
 800843c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800843e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008440:	2b00      	cmp	r3, #0
 8008442:	d1e6      	bne.n	8008412 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	3308      	adds	r3, #8
 800844a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844c:	6a3b      	ldr	r3, [r7, #32]
 800844e:	e853 3f00 	ldrex	r3, [r3]
 8008452:	61fb      	str	r3, [r7, #28]
   return(result);
 8008454:	69fb      	ldr	r3, [r7, #28]
 8008456:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800845a:	f023 0301 	bic.w	r3, r3, #1
 800845e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	3308      	adds	r3, #8
 8008466:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008468:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800846a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800846e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008470:	e841 2300 	strex	r3, r2, [r1]
 8008474:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008478:	2b00      	cmp	r3, #0
 800847a:	d1e3      	bne.n	8008444 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008480:	2b01      	cmp	r3, #1
 8008482:	d118      	bne.n	80084b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	e853 3f00 	ldrex	r3, [r3]
 8008490:	60bb      	str	r3, [r7, #8]
   return(result);
 8008492:	68bb      	ldr	r3, [r7, #8]
 8008494:	f023 0310 	bic.w	r3, r3, #16
 8008498:	647b      	str	r3, [r7, #68]	@ 0x44
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	461a      	mov	r2, r3
 80084a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084a2:	61bb      	str	r3, [r7, #24]
 80084a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084a6:	6979      	ldr	r1, [r7, #20]
 80084a8:	69ba      	ldr	r2, [r7, #24]
 80084aa:	e841 2300 	strex	r3, r2, [r1]
 80084ae:	613b      	str	r3, [r7, #16]
   return(result);
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d1e6      	bne.n	8008484 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2220      	movs	r2, #32
 80084ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	2200      	movs	r2, #0
 80084c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80084ca:	bf00      	nop
 80084cc:	3754      	adds	r7, #84	@ 0x54
 80084ce:	46bd      	mov	sp, r7
 80084d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d4:	4770      	bx	lr

080084d6 <memset>:
 80084d6:	4402      	add	r2, r0
 80084d8:	4603      	mov	r3, r0
 80084da:	4293      	cmp	r3, r2
 80084dc:	d100      	bne.n	80084e0 <memset+0xa>
 80084de:	4770      	bx	lr
 80084e0:	f803 1b01 	strb.w	r1, [r3], #1
 80084e4:	e7f9      	b.n	80084da <memset+0x4>
	...

080084e8 <__errno>:
 80084e8:	4b01      	ldr	r3, [pc, #4]	@ (80084f0 <__errno+0x8>)
 80084ea:	6818      	ldr	r0, [r3, #0]
 80084ec:	4770      	bx	lr
 80084ee:	bf00      	nop
 80084f0:	20000028 	.word	0x20000028

080084f4 <__libc_init_array>:
 80084f4:	b570      	push	{r4, r5, r6, lr}
 80084f6:	4d0d      	ldr	r5, [pc, #52]	@ (800852c <__libc_init_array+0x38>)
 80084f8:	2600      	movs	r6, #0
 80084fa:	4c0d      	ldr	r4, [pc, #52]	@ (8008530 <__libc_init_array+0x3c>)
 80084fc:	1b64      	subs	r4, r4, r5
 80084fe:	10a4      	asrs	r4, r4, #2
 8008500:	42a6      	cmp	r6, r4
 8008502:	d109      	bne.n	8008518 <__libc_init_array+0x24>
 8008504:	4d0b      	ldr	r5, [pc, #44]	@ (8008534 <__libc_init_array+0x40>)
 8008506:	2600      	movs	r6, #0
 8008508:	4c0b      	ldr	r4, [pc, #44]	@ (8008538 <__libc_init_array+0x44>)
 800850a:	f000 f91d 	bl	8008748 <_init>
 800850e:	1b64      	subs	r4, r4, r5
 8008510:	10a4      	asrs	r4, r4, #2
 8008512:	42a6      	cmp	r6, r4
 8008514:	d105      	bne.n	8008522 <__libc_init_array+0x2e>
 8008516:	bd70      	pop	{r4, r5, r6, pc}
 8008518:	f855 3b04 	ldr.w	r3, [r5], #4
 800851c:	3601      	adds	r6, #1
 800851e:	4798      	blx	r3
 8008520:	e7ee      	b.n	8008500 <__libc_init_array+0xc>
 8008522:	f855 3b04 	ldr.w	r3, [r5], #4
 8008526:	3601      	adds	r6, #1
 8008528:	4798      	blx	r3
 800852a:	e7f2      	b.n	8008512 <__libc_init_array+0x1e>
 800852c:	08008878 	.word	0x08008878
 8008530:	08008878 	.word	0x08008878
 8008534:	08008878 	.word	0x08008878
 8008538:	0800887c 	.word	0x0800887c

0800853c <sqrt>:
 800853c:	b538      	push	{r3, r4, r5, lr}
 800853e:	ec55 4b10 	vmov	r4, r5, d0
 8008542:	ed2d 8b02 	vpush	{d8}
 8008546:	f000 f825 	bl	8008594 <__ieee754_sqrt>
 800854a:	4622      	mov	r2, r4
 800854c:	462b      	mov	r3, r5
 800854e:	4620      	mov	r0, r4
 8008550:	4629      	mov	r1, r5
 8008552:	eeb0 8a40 	vmov.f32	s16, s0
 8008556:	eef0 8a60 	vmov.f32	s17, s1
 800855a:	f7f8 fae3 	bl	8000b24 <__aeabi_dcmpun>
 800855e:	b990      	cbnz	r0, 8008586 <sqrt+0x4a>
 8008560:	2200      	movs	r2, #0
 8008562:	2300      	movs	r3, #0
 8008564:	4620      	mov	r0, r4
 8008566:	4629      	mov	r1, r5
 8008568:	f7f8 fab4 	bl	8000ad4 <__aeabi_dcmplt>
 800856c:	b158      	cbz	r0, 8008586 <sqrt+0x4a>
 800856e:	f7ff ffbb 	bl	80084e8 <__errno>
 8008572:	2321      	movs	r3, #33	@ 0x21
 8008574:	2200      	movs	r2, #0
 8008576:	6003      	str	r3, [r0, #0]
 8008578:	2300      	movs	r3, #0
 800857a:	4610      	mov	r0, r2
 800857c:	4619      	mov	r1, r3
 800857e:	f7f8 f961 	bl	8000844 <__aeabi_ddiv>
 8008582:	ec41 0b18 	vmov	d8, r0, r1
 8008586:	eeb0 0a48 	vmov.f32	s0, s16
 800858a:	eef0 0a68 	vmov.f32	s1, s17
 800858e:	ecbd 8b02 	vpop	{d8}
 8008592:	bd38      	pop	{r3, r4, r5, pc}

08008594 <__ieee754_sqrt>:
 8008594:	4a69      	ldr	r2, [pc, #420]	@ (800873c <__ieee754_sqrt+0x1a8>)
 8008596:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800859a:	ec55 4b10 	vmov	r4, r5, d0
 800859e:	43aa      	bics	r2, r5
 80085a0:	462b      	mov	r3, r5
 80085a2:	4621      	mov	r1, r4
 80085a4:	d110      	bne.n	80085c8 <__ieee754_sqrt+0x34>
 80085a6:	4622      	mov	r2, r4
 80085a8:	4620      	mov	r0, r4
 80085aa:	4629      	mov	r1, r5
 80085ac:	f7f8 f820 	bl	80005f0 <__aeabi_dmul>
 80085b0:	4602      	mov	r2, r0
 80085b2:	460b      	mov	r3, r1
 80085b4:	4620      	mov	r0, r4
 80085b6:	4629      	mov	r1, r5
 80085b8:	f7f7 fe64 	bl	8000284 <__adddf3>
 80085bc:	4604      	mov	r4, r0
 80085be:	460d      	mov	r5, r1
 80085c0:	ec45 4b10 	vmov	d0, r4, r5
 80085c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085c8:	2d00      	cmp	r5, #0
 80085ca:	dc0e      	bgt.n	80085ea <__ieee754_sqrt+0x56>
 80085cc:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80085d0:	4322      	orrs	r2, r4
 80085d2:	d0f5      	beq.n	80085c0 <__ieee754_sqrt+0x2c>
 80085d4:	b19d      	cbz	r5, 80085fe <__ieee754_sqrt+0x6a>
 80085d6:	4622      	mov	r2, r4
 80085d8:	4620      	mov	r0, r4
 80085da:	4629      	mov	r1, r5
 80085dc:	f7f7 fe50 	bl	8000280 <__aeabi_dsub>
 80085e0:	4602      	mov	r2, r0
 80085e2:	460b      	mov	r3, r1
 80085e4:	f7f8 f92e 	bl	8000844 <__aeabi_ddiv>
 80085e8:	e7e8      	b.n	80085bc <__ieee754_sqrt+0x28>
 80085ea:	152a      	asrs	r2, r5, #20
 80085ec:	d115      	bne.n	800861a <__ieee754_sqrt+0x86>
 80085ee:	2000      	movs	r0, #0
 80085f0:	e009      	b.n	8008606 <__ieee754_sqrt+0x72>
 80085f2:	0acb      	lsrs	r3, r1, #11
 80085f4:	3a15      	subs	r2, #21
 80085f6:	0549      	lsls	r1, r1, #21
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d0fa      	beq.n	80085f2 <__ieee754_sqrt+0x5e>
 80085fc:	e7f7      	b.n	80085ee <__ieee754_sqrt+0x5a>
 80085fe:	462a      	mov	r2, r5
 8008600:	e7fa      	b.n	80085f8 <__ieee754_sqrt+0x64>
 8008602:	005b      	lsls	r3, r3, #1
 8008604:	3001      	adds	r0, #1
 8008606:	02dc      	lsls	r4, r3, #11
 8008608:	d5fb      	bpl.n	8008602 <__ieee754_sqrt+0x6e>
 800860a:	1e44      	subs	r4, r0, #1
 800860c:	1b12      	subs	r2, r2, r4
 800860e:	f1c0 0420 	rsb	r4, r0, #32
 8008612:	fa21 f404 	lsr.w	r4, r1, r4
 8008616:	4081      	lsls	r1, r0
 8008618:	4323      	orrs	r3, r4
 800861a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800861e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 8008622:	07d2      	lsls	r2, r2, #31
 8008624:	f04f 0600 	mov.w	r6, #0
 8008628:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800862c:	ea4f 0767 	mov.w	r7, r7, asr #1
 8008630:	f04f 0016 	mov.w	r0, #22
 8008634:	4632      	mov	r2, r6
 8008636:	bf58      	it	pl
 8008638:	005b      	lslpl	r3, r3, #1
 800863a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800863e:	bf5c      	itt	pl
 8008640:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8008644:	0049      	lslpl	r1, r1, #1
 8008646:	005b      	lsls	r3, r3, #1
 8008648:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800864c:	0049      	lsls	r1, r1, #1
 800864e:	1915      	adds	r5, r2, r4
 8008650:	429d      	cmp	r5, r3
 8008652:	bfde      	ittt	le
 8008654:	192a      	addle	r2, r5, r4
 8008656:	1b5b      	suble	r3, r3, r5
 8008658:	1936      	addle	r6, r6, r4
 800865a:	0fcd      	lsrs	r5, r1, #31
 800865c:	3801      	subs	r0, #1
 800865e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008662:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 8008666:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800866a:	d1f0      	bne.n	800864e <__ieee754_sqrt+0xba>
 800866c:	4605      	mov	r5, r0
 800866e:	2420      	movs	r4, #32
 8008670:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8008674:	4293      	cmp	r3, r2
 8008676:	eb0c 0e00 	add.w	lr, ip, r0
 800867a:	dc02      	bgt.n	8008682 <__ieee754_sqrt+0xee>
 800867c:	d113      	bne.n	80086a6 <__ieee754_sqrt+0x112>
 800867e:	458e      	cmp	lr, r1
 8008680:	d811      	bhi.n	80086a6 <__ieee754_sqrt+0x112>
 8008682:	f1be 0f00 	cmp.w	lr, #0
 8008686:	eb0e 000c 	add.w	r0, lr, ip
 800868a:	da3f      	bge.n	800870c <__ieee754_sqrt+0x178>
 800868c:	2800      	cmp	r0, #0
 800868e:	db3d      	blt.n	800870c <__ieee754_sqrt+0x178>
 8008690:	f102 0801 	add.w	r8, r2, #1
 8008694:	1a9b      	subs	r3, r3, r2
 8008696:	458e      	cmp	lr, r1
 8008698:	4465      	add	r5, ip
 800869a:	eba1 010e 	sub.w	r1, r1, lr
 800869e:	bf88      	it	hi
 80086a0:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80086a4:	4642      	mov	r2, r8
 80086a6:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 80086aa:	3c01      	subs	r4, #1
 80086ac:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80086b0:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 80086b4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80086b8:	d1dc      	bne.n	8008674 <__ieee754_sqrt+0xe0>
 80086ba:	4319      	orrs	r1, r3
 80086bc:	d01b      	beq.n	80086f6 <__ieee754_sqrt+0x162>
 80086be:	f8df a080 	ldr.w	sl, [pc, #128]	@ 8008740 <__ieee754_sqrt+0x1ac>
 80086c2:	f8df b080 	ldr.w	fp, [pc, #128]	@ 8008744 <__ieee754_sqrt+0x1b0>
 80086c6:	e9da 0100 	ldrd	r0, r1, [sl]
 80086ca:	e9db 2300 	ldrd	r2, r3, [fp]
 80086ce:	e9da 8900 	ldrd	r8, r9, [sl]
 80086d2:	f7f7 fdd5 	bl	8000280 <__aeabi_dsub>
 80086d6:	4602      	mov	r2, r0
 80086d8:	460b      	mov	r3, r1
 80086da:	4640      	mov	r0, r8
 80086dc:	4649      	mov	r1, r9
 80086de:	f7f8 fa03 	bl	8000ae8 <__aeabi_dcmple>
 80086e2:	b140      	cbz	r0, 80086f6 <__ieee754_sqrt+0x162>
 80086e4:	f1b5 3fff 	cmp.w	r5, #4294967295
 80086e8:	e9da 0100 	ldrd	r0, r1, [sl]
 80086ec:	e9db 2300 	ldrd	r2, r3, [fp]
 80086f0:	d10e      	bne.n	8008710 <__ieee754_sqrt+0x17c>
 80086f2:	3601      	adds	r6, #1
 80086f4:	4625      	mov	r5, r4
 80086f6:	1073      	asrs	r3, r6, #1
 80086f8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80086fc:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 8008700:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 8008704:	086b      	lsrs	r3, r5, #1
 8008706:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800870a:	e757      	b.n	80085bc <__ieee754_sqrt+0x28>
 800870c:	4690      	mov	r8, r2
 800870e:	e7c1      	b.n	8008694 <__ieee754_sqrt+0x100>
 8008710:	e9da 8900 	ldrd	r8, r9, [sl]
 8008714:	f7f7 fdb6 	bl	8000284 <__adddf3>
 8008718:	4602      	mov	r2, r0
 800871a:	460b      	mov	r3, r1
 800871c:	4640      	mov	r0, r8
 800871e:	4649      	mov	r1, r9
 8008720:	f7f8 f9d8 	bl	8000ad4 <__aeabi_dcmplt>
 8008724:	b128      	cbz	r0, 8008732 <__ieee754_sqrt+0x19e>
 8008726:	1cab      	adds	r3, r5, #2
 8008728:	f105 0502 	add.w	r5, r5, #2
 800872c:	bf08      	it	eq
 800872e:	3601      	addeq	r6, #1
 8008730:	e7e1      	b.n	80086f6 <__ieee754_sqrt+0x162>
 8008732:	1c6b      	adds	r3, r5, #1
 8008734:	f023 0501 	bic.w	r5, r3, #1
 8008738:	e7dd      	b.n	80086f6 <__ieee754_sqrt+0x162>
 800873a:	bf00      	nop
 800873c:	7ff00000 	.word	0x7ff00000
 8008740:	08008868 	.word	0x08008868
 8008744:	08008860 	.word	0x08008860

08008748 <_init>:
 8008748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800874a:	bf00      	nop
 800874c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800874e:	bc08      	pop	{r3}
 8008750:	469e      	mov	lr, r3
 8008752:	4770      	bx	lr

08008754 <_fini>:
 8008754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008756:	bf00      	nop
 8008758:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800875a:	bc08      	pop	{r3}
 800875c:	469e      	mov	lr, r3
 800875e:	4770      	bx	lr
