Start CPD check: ::check_tlu_plus_files 

Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: /usr/cad/lib/CBDK_IC_Contest_v2.1/Astro/tluplus/t013s8mg_fsg_typical.tluplus
 min_tlu+: **NONE**
 mapping_file: /usr/cad/lib/CBDK_IC_Contest_v2.1/Astro/tluplus/t013s8mg_fsg.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: CHIP

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
1
End CPD check: ::check_tlu_plus_files
Start CPD check: ::get_placement_area 
5.000 5.000 311.820 326.030
End CPD check: ::get_placement_area
Start CPD check: report_routing_metal_info 
No ignored layers specified.
Information: Report design vs library layers and preferred routing directions. (PNR-164)
 
****************************************
Report : Layers
Design : MBF
Version: J-2014.09-SP1
Date   : Tue May  1 20:49:49 2018
****************************************

Layer Name                   Library             Design              Tool understands
METAL1                       Horizontal          Horizontal          Horizontal
METAL2                       Vertical            Vertical            Vertical
METAL3                       Horizontal          Horizontal          Horizontal
METAL4                       Vertical            Vertical            Vertical
METAL5                       Horizontal          Horizontal          Horizontal
METAL6                       Vertical            Vertical            Vertical
METAL7                       Horizontal          Horizontal          Horizontal
METAL8                       Vertical            Vertical            Vertical

Information: Report track info.  (PNR-165)
****************************************
Report track
Design : MBF
Version: J-2014.09-SP1
Date   : Tue May  1 20:49:49 2018
****************************************
Layer          Direction     Start         Tracks    Pitch          Attr
------------------------------------------------------------------------
Attributes :
         usr : User defined
         def : DEF defined

METAL1             Y         0.285          807       0.410           
METAL2             Y         0.285          807       0.410           
METAL2             X         0.630          687       0.460           
METAL1             X         0.630          687       0.460           
METAL3             X         0.630          687       0.460           
METAL3             Y         0.285          807       0.410           
METAL2             Y         0.285          807       0.410           
METAL4             Y         0.285          807       0.410           
METAL4             X         0.630          687       0.460           
METAL3             X         0.630          687       0.460           
METAL5             X         0.630          687       0.460           
METAL5             Y         0.285          807       0.410           
METAL4             Y         0.285          807       0.410           
METAL6             Y         0.285          807       0.410           
METAL6             X         0.630          687       0.460           
METAL5             X         0.630          687       0.460           
METAL7             X         0.630          687       0.460           
METAL7             Y         0.285          807       0.410           
METAL6             Y         0.285          807       0.410           
METAL8             Y         0.285          807       0.410           
METAL8             X         1.230          316       1.000           
METAL7             X         1.230          316       1.000           
1
End CPD check: report_routing_metal_info
Start CPD check: check_track_and_unit 

End CPD check: check_track_and_unit
Start CPD check: check_layer_direction 

End CPD check: check_layer_direction
Start CPD check: check_physical_only_ports 
Warning: No port objects matched '*' (SEL-004)
[]
End CPD check: check_physical_only_ports
Start CPD check: ::check_database 
************************************************************
CHECK_DATABASE RESULTS FOR CELL : design_planning.CEL
************************************************************
MWUHIER: Checking for hierarchical internal netlist and flat internal netlist consistency ... 
MWUHIER: Done with checking hierarchical internal netlist and flat internal netlist consistency. 
Information: MWUHIER: Number of errors = 0 (MW-348)
End PG consistent checking.. PG_Pass
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)

Start UPF checking.
No UPF infomation. Finish UPF checking.
1
End CPD check: ::check_database
Start CPD check: report_taint -dump_errors 
1
End CPD check: report_taint -dump_errors
Start CPD check: check_for_HFN_ideal 

End CPD check: check_for_HFN_ideal
Start CPD check: check_for_dont_touch_net_with_drc_violation 

End CPD check: check_for_dont_touch_net_with_drc_violation
Start CPD check: check_block_abstraction -stage pre_clock_opt 
Information: No blocks with abstraction information found
1
End CPD check: check_block_abstraction -stage pre_clock_opt
Start CPD check: check_placement_utilization_violation 
 
****************************************
  Report : Chip Summary
  Design : MBF
  Version: J-2014.09-SP1
  Date   : Tue May  1 20:49:49 2018
****************************************
Std cell utilization: 79.68%  (21144/(58029-31494))
(Non-fixed + Fixed)
Std cell utilization: 79.68%  (21144/(58029-31494))
(Non-fixed only)
Chip area:            58029    sites, bbox (5.00 5.00 311.82 326.03) um
Std cell area:        21144    sites, (non-fixed:21144  fixed:0)
                      3419     cells, (non-fixed:3419   fixed:0)
Macro cell area:      27880    sites
                      2        cells
Placement blockages:  31494    sites, (excluding fixed std cells)
                      31494    sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      4562     sites, (routing blockages and signal pre-route)
Lib cell count:       115 
Avg. std cell width:  3.30 um 
Site array:           unit     (width: 0.46 um, height: 3.69 um, rows: 87)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : MBF
  Version: J-2014.09-SP1
  Date   : Tue May  1 20:49:49 2018
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
METAL1     none          ---         ---       via additive      ---
METAL2     none          ---         ---       via additive      ---
METAL3     none          ---         ---       via additive      ---
METAL4     none          ---         ---       via additive      ---
METAL5     none          ---         ---       via additive      ---
METAL6     none          ---         ---       via additive      ---
METAL7     partial     10000.00    10000.00    via additive      ---
METAL8     partial     10000.00    10000.00    via additive      ---

**********************************
      Sub-Region Utilization      
**********************************
Number of regions with placement utilization 0 - 0.125 is 0 (0.00%)
Number of regions with placement utilization 0.125 - 0.25 is 0 (0.00%)
Number of regions with placement utilization 0.25 - 0.375 is 0 (0.00%)
Number of regions with placement utilization 0.375 - 0.5 is 0 (0.00%)
Number of regions with placement utilization 0.5 - 0.625 is 2 (1.39%)
Number of regions with placement utilization 0.625 - 0.75 is 32 (22.22%)
Number of regions with placement utilization 0.75 - 0.875 is 84 (58.33%)
Number of regions with placement utilization 0.875 - 1 is 26 (18.06%)
1

1
End CPD check: check_placement_utilization_violation
Start CPD check: check_legality_violation 

  Loading design 'MBF'


[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 8 routable metal layers
    This is considered as a 8-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 87 horizontal rows
    38 pre-routes for placement blockage/checking
    1026 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (3690), object's width and height(316820,331030). (PSYN-523)
Warning: Die area is not integer multiples of min site width (460), object's width and height(316820,331030). (PSYN-523)
Warning: Cell rom1 is not integer multiples of min site width (460), object's width and height(156325,150465). (PSYN-523)
Warning: Cell rom1 is not integer multiples of min site height (3690), object's width and height(150465,150465). (PSYN-523)
Warning: Cell rom0 is not integer multiples of min site width (460), object's width and height(156325,150465). (PSYN-523)
Warning: Cell rom0 is not integer multiples of min site height (3690), object's width and height(150465,150465). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 

  Total moveable cell area: 35889.8
  Total fixed cell area: 47042.9
  Total physical cell area: 82932.7
  Core area: (5000 5000 311820 326030)
1


End CPD check: check_legality_violation
Start CPD check: cpd_check_tie_connection 
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
0
End CPD check: cpd_check_tie_connection
Start CPD check: cpd_check_cells_restrictions 
0
End CPD check: cpd_check_cells_restrictions
Start CPD check: check_unplaced_cells 
1
End CPD check: check_unplaced_cells
Start CPD check: check_clock_tree 
Information: Updating design information... (UID-85)

*********************** Check_Clock_Tree Summary Report ************************
There is no issue found !
******************** End of Check_Clock_Tree Summary Report ********************
1
End CPD check: check_clock_tree
Start CPD check: check_net_routing_rules 

****************************************
Report : net routing rules
Design : design_planning
Version: J-2014.09-SP1
Date   : Tue May  1 20:49:50 2018
****************************************


 ---------- All nets use DEFAULT routing rule ----------
 -------------------------------------------------------

1
End CPD check: check_net_routing_rules
