
*** Running vivado
    with args -log ALU_4bits.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ALU_4bits.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ALU_4bits.tcl -notrace
Command: synth_design -top ALU_4bits -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 334.258 ; gain = 100.449
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU_4bits' [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/ALU_4bits.sv:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/new/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rca' [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/new/rca.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fulladder' [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/new/fulladder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fulladder' (1#1) [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/new/fulladder.sv:23]
WARNING: [Synth 8-3848] Net Cout in module/entity rca does not have driver. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/new/rca.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'rca' (2#1) [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/new/rca.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (3#1) [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/new/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'x7seg_d' [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d_port.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU_4bits' (4#1) [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/ALU_4bits.sv:2]
WARNING: [Synth 8-3331] design rca has unconnected port Cout
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.555 ; gain = 155.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.555 ; gain = 155.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 389.555 ; gain = 155.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/constrs_1/imports/DLC/pin.xdc]
Finished Parsing XDC File [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/constrs_1/imports/DLC/pin.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/constrs_1/imports/DLC/pin.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ALU_4bits_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/constrs_1/imports/DLC/pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ALU_4bits_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ALU_4bits_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 702.035 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 702.035 ; gain = 468.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 702.035 ; gain = 468.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 702.035 ; gain = 468.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 702.035 ; gain = 468.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 702.035 ; gain = 468.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 712.152 ; gain = 478.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 712.301 ; gain = 478.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 716.016 ; gain = 482.207
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 717.141 ; gain = 483.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 717.141 ; gain = 483.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 717.141 ; gain = 483.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 717.141 ; gain = 483.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 717.141 ; gain = 483.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 717.141 ; gain = 483.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |x7seg_d       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |x7seg_d_bbox_0 |     1|
|2     |CARRY4         |     4|
|3     |LUT1           |     1|
|4     |LUT2           |    13|
|5     |LUT3           |     4|
|6     |LUT4           |    14|
|7     |LUT5           |    15|
|8     |LUT6           |    54|
|9     |MUXF7          |     5|
|10    |MUXF8          |     1|
|11    |IBUF           |    14|
|12    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   151|
|2     |  U0     |alu    |    59|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 717.141 ; gain = 483.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 717.180 ; gain = 170.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 717.180 ; gain = 483.371
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif]
Finished Parsing EDIF File [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif]
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/<const0>' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:367]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/<const1>' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:396]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/Y0[0]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:409]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/Y0[1]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:416]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/Y0[2]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:423]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/Y0[3]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:430]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/Y1[0]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:443]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/Y1[1]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:450]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/Y1[2]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:457]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/Y1[3]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:464]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/a_to_g[0]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:471]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/a_to_g[1]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:478]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/a_to_g[2]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:485]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/a_to_g[3]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:492]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/a_to_g[4]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:499]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/a_to_g[5]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:506]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/a_to_g[6]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:513]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/an[0]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:520]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/an[1]' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:539]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/sys_clk' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:1153]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'U1/sys_rst_n' is not directly connected to top level port. Synthesis is ignored for D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif but preserved for implementation. [D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.srcs/sources_1/imports/DLC/x7seg_d.edif:1160]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 744.938 ; gain = 524.156
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/DigitalLogic_Lab/ALU_4bits_stu/ALU_4bits/ALU_4bits.runs/synth_1/ALU_4bits.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ALU_4bits_utilization_synth.rpt -pb ALU_4bits_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 744.938 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 11 10:26:54 2021...
