Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Wed Sep  7 17:58:23 2022
| Host         : DESKTOP-E1S6T55 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file top_level_timing_summary_routed.rpt -warn_on_violation -rpx top_level_timing_summary_routed.rpx
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 90 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[1] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[2] (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: sw[3] (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: my_VGA/activeArea_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1067 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 405 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.648        0.000                      0                 1335        0.054        0.000                      0                 1335        3.000        0.000                       0                   413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk100              {0.000 5.000}      10.000          100.000         
  CLK_25_clock      {0.000 20.000}     40.000          25.000          
  CLK_50_clock      {0.000 10.000}     20.000          50.000          
  clkfbout_clock    {0.000 5.000}      10.000          100.000         
sys_clk_pin         {0.000 5.000}      10.000          100.000         
  CLK_25_clock_1    {0.000 20.000}     40.000          25.000          
  CLK_50_clock_1    {0.000 10.000}     20.000          50.000          
  clkfbout_clock_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                3.000        0.000                       0                     1  
  CLK_25_clock           32.606        0.000                      0                 1028        0.152        0.000                      0                 1028       19.500        0.000                       0                   314  
  CLK_50_clock           12.648        0.000                      0                  230        0.142        0.000                      0                  230        9.500        0.000                       0                    95  
  clkfbout_clock                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                           3.000        0.000                       0                     1  
  CLK_25_clock_1         32.609        0.000                      0                 1028        0.152        0.000                      0                 1028       19.500        0.000                       0                   314  
  CLK_50_clock_1         12.650        0.000                      0                  230        0.142        0.000                      0                  230        9.500        0.000                       0                    95  
  clkfbout_clock_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_25_clock_1  CLK_25_clock         32.606        0.000                      0                 1028        0.054        0.000                      0                 1028  
CLK_25_clock    CLK_50_clock         16.716        0.000                      0                   17        0.136        0.000                      0                   17  
CLK_25_clock_1  CLK_50_clock         16.720        0.000                      0                   17        0.139        0.000                      0                   17  
CLK_50_clock_1  CLK_50_clock         12.648        0.000                      0                  230        0.055        0.000                      0                  230  
CLK_25_clock    CLK_25_clock_1       32.606        0.000                      0                 1028        0.054        0.000                      0                 1028  
CLK_25_clock    CLK_50_clock_1       16.716        0.000                      0                   17        0.136        0.000                      0                   17  
CLK_50_clock    CLK_50_clock_1       12.648        0.000                      0                  230        0.055        0.000                      0                  230  
CLK_25_clock_1  CLK_50_clock_1       16.720        0.000                      0                   17        0.139        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_25_clock       CLK_25_clock            34.682        0.000                      0                   60        0.755        0.000                      0                   60  
**async_default**  CLK_25_clock_1     CLK_25_clock            34.682        0.000                      0                   60        0.656        0.000                      0                   60  
**async_default**  CLK_25_clock       CLK_25_clock_1          34.682        0.000                      0                   60        0.656        0.000                      0                   60  
**async_default**  CLK_25_clock_1     CLK_25_clock_1          34.685        0.000                      0                   60        0.755        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clock
  To Clock:  CLK_25_clock

Setup :            0  Failing Endpoints,  Worst Slack       32.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.606ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_filtering/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clock rise@40.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 1.220ns (16.917%)  route 5.992ns (83.084%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y33         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          2.871     2.374    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.498    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8_n_0
    SLICE_X58Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.715 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           2.541     5.255    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.299     5.554 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.580     6.134    my_filtering/doutb[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.258 r  my_filtering/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.258    my_filtering/blue[2]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.437    38.442    my_filtering/CLK_25
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[2]/C
                         clock pessimism              0.492    38.933    
                         clock uncertainty           -0.098    38.835    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.029    38.864    my_filtering/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 32.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_filtering/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clock rise@0.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.557    -0.624    my_filtering/CLK_25
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_filtering/blue_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.382    my_draw_rect_char/my_delay/hc_reg[10][3]
    SLICE_X30Y32         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.824    -0.866    my_draw_rect_char/my_delay/CLK_25
    SLICE_X30Y32         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][3]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X30Y32         FDCE (Hold_fdce_C_D)         0.076    -0.534    my_draw_rect_char/my_delay/del_mem_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13     my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y28     my_filtering/blue_o_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y31     my_Address_Generator/val_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clock
  To Clock:  CLK_50_clock

Setup :            0  Failing Endpoints,  Worst Slack       12.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.648ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clock rise@20.000ns - CLK_50_clock rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 2.950ns (41.965%)  route 4.080ns (58.035%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.011     2.565    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X9Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.689 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.573     3.262    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X9Y1           LUT5 (Prop_lut5_I4_O)        0.124     3.386 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.433     3.819    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.124     3.943 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.060     5.003    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.127 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.002     6.130    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.578    19.033    
                         clock uncertainty           -0.087    18.946    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.169    18.777    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 12.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clock rise@0.000ns - CLK_50_clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.937%)  route 0.263ns (65.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.566    -0.615    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.263    -0.212    my_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.878    -0.811    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.354    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50_clock
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y0      my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y9       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y9       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    my_clock/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clock_1
  To Clock:  CLK_25_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       32.609ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.609ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_filtering/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clock_1 rise@40.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 1.220ns (16.917%)  route 5.992ns (83.084%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y33         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          2.871     2.374    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.498    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8_n_0
    SLICE_X58Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.715 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           2.541     5.255    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.299     5.554 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.580     6.134    my_filtering/doutb[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.258 r  my_filtering/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.258    my_filtering/blue[2]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.437    38.442    my_filtering/CLK_25
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[2]/C
                         clock pessimism              0.492    38.933    
                         clock uncertainty           -0.095    38.838    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.029    38.867    my_filtering/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.867    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 32.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_filtering/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clock_1 rise@0.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.557    -0.624    my_filtering/CLK_25
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_filtering/blue_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.382    my_draw_rect_char/my_delay/hc_reg[10][3]
    SLICE_X30Y32         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.824    -0.866    my_draw_rect_char/my_delay/CLK_25
    SLICE_X30Y32         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][3]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X30Y32         FDCE (Hold_fdce_C_D)         0.076    -0.534    my_draw_rect_char/my_delay/del_mem_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25_clock_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13     my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X33Y28     my_filtering/blue_o_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y31     my_Address_Generator/val_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clock_1
  To Clock:  CLK_50_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       12.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.650ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clock_1 rise@20.000ns - CLK_50_clock_1 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 2.950ns (41.965%)  route 4.080ns (58.035%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.155ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.011     2.565    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X9Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.689 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.573     3.262    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X9Y1           LUT5 (Prop_lut5_I4_O)        0.124     3.386 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.433     3.819    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.124     3.943 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.060     5.003    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.127 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.002     6.130    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.578    19.033    
                         clock uncertainty           -0.085    18.948    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.169    18.779    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 12.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clock_1 rise@0.000ns - CLK_50_clock_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.937%)  route 0.263ns (65.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.566    -0.615    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.263    -0.212    my_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.878    -0.811    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.354    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50_clock_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y0      my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y9       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y9       my_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_1
  To Clock:  clkfbout_clock_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    my_clock/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  my_clock/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clock_1
  To Clock:  CLK_25_clock

Setup :            0  Failing Endpoints,  Worst Slack       32.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.606ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_filtering/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clock rise@40.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 1.220ns (16.917%)  route 5.992ns (83.084%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y33         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          2.871     2.374    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.498    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8_n_0
    SLICE_X58Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.715 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           2.541     5.255    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.299     5.554 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.580     6.134    my_filtering/doutb[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.258 r  my_filtering/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.258    my_filtering/blue[2]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.437    38.442    my_filtering/CLK_25
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[2]/C
                         clock pessimism              0.492    38.933    
                         clock uncertainty           -0.098    38.835    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.029    38.864    my_filtering/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 32.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 my_filtering/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clock rise@0.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.557    -0.624    my_filtering/CLK_25
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_filtering/blue_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.382    my_draw_rect_char/my_delay/hc_reg[10][3]
    SLICE_X30Y32         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.824    -0.866    my_draw_rect_char/my_delay/CLK_25
    SLICE_X30Y32         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][3]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.098    -0.512    
    SLICE_X30Y32         FDCE (Hold_fdce_C_D)         0.076    -0.436    my_draw_rect_char/my_delay/del_mem_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clock
  To Clock:  CLK_50_clock

Setup :            0  Failing Endpoints,  Worst Slack       16.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.716ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clock rise@20.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.454%)  route 1.888ns (80.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.563    -0.949    my_debounce/CLK_25
    SLICE_X29Y11         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.888     1.395    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.398    18.854    
                         clock uncertainty           -0.218    18.636    
    SLICE_X10Y4          FDRE (Setup_fdre_C_R)       -0.524    18.112    my_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.112    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 16.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clock rise@0.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.442%)  route 0.517ns (78.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.561    -0.620    my_debounce/CLK_25
    SLICE_X29Y11         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.517     0.037    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y5           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.836    -0.854    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.218    -0.080    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.098    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clock_1
  To Clock:  CLK_50_clock

Setup :            0  Failing Endpoints,  Worst Slack       16.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.720ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clock rise@20.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.454%)  route 1.888ns (80.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.563    -0.949    my_debounce/CLK_25
    SLICE_X29Y11         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.888     1.395    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.398    18.854    
                         clock uncertainty           -0.215    18.639    
    SLICE_X10Y4          FDRE (Setup_fdre_C_R)       -0.524    18.115    my_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.115    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 16.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clock rise@0.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.442%)  route 0.517ns (78.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.561    -0.620    my_debounce/CLK_25
    SLICE_X29Y11         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.517     0.037    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y5           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.836    -0.854    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.083    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.101    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clock_1
  To Clock:  CLK_50_clock

Setup :            0  Failing Endpoints,  Worst Slack       12.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.648ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clock rise@20.000ns - CLK_50_clock_1 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 2.950ns (41.965%)  route 4.080ns (58.035%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.011     2.565    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X9Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.689 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.573     3.262    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X9Y1           LUT5 (Prop_lut5_I4_O)        0.124     3.386 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.433     3.819    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.124     3.943 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.060     5.003    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.127 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.002     6.130    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.578    19.033    
                         clock uncertainty           -0.087    18.946    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.169    18.777    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 12.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clock rise@0.000ns - CLK_50_clock_1 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.937%)  route 0.263ns (65.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.566    -0.615    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.263    -0.212    my_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.878    -0.811    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.087    -0.450    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.267    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clock
  To Clock:  CLK_25_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       32.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.606ns  (required time - arrival time)
  Source:                 my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_filtering/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clock_1 rise@40.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 1.220ns (16.917%)  route 5.992ns (83.084%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.558    -0.954    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X43Y33         FDRE                                         r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/Q
                         net (fo=72, routed)          2.871     2.374    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[0]
    SLICE_X58Y59         LUT6 (Prop_lut6_I4_O)        0.124     2.498 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     2.498    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_8_n_0
    SLICE_X58Y59         MUXF7 (Prop_muxf7_I1_O)      0.217     2.715 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2/O
                         net (fo=1, routed)           2.541     5.255    my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_2_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I1_O)        0.299     5.554 r  my_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=2, routed)           0.580     6.134    my_filtering/doutb[2]
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.124     6.258 r  my_filtering/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     6.258    my_filtering/blue[2]_i_1_n_0
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.437    38.442    my_filtering/CLK_25
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[2]/C
                         clock pessimism              0.492    38.933    
                         clock uncertainty           -0.098    38.835    
    SLICE_X32Y32         FDRE (Setup_fdre_C_D)        0.029    38.864    my_filtering/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -6.258    
  -------------------------------------------------------------------
                         slack                                 32.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 my_filtering/blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clock_1 rise@0.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.265%)  route 0.101ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.557    -0.624    my_filtering/CLK_25
    SLICE_X32Y32         FDRE                                         r  my_filtering/blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  my_filtering/blue_reg[3]/Q
                         net (fo=1, routed)           0.101    -0.382    my_draw_rect_char/my_delay/hc_reg[10][3]
    SLICE_X30Y32         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.824    -0.866    my_draw_rect_char/my_delay/CLK_25
    SLICE_X30Y32         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][3]/C
                         clock pessimism              0.255    -0.610    
                         clock uncertainty            0.098    -0.512    
    SLICE_X30Y32         FDCE (Hold_fdce_C_D)         0.076    -0.436    my_draw_rect_char/my_delay/del_mem_reg[0][3]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.054    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clock
  To Clock:  CLK_50_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       16.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.716ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clock_1 rise@20.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.454%)  route 1.888ns (80.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.563    -0.949    my_debounce/CLK_25
    SLICE_X29Y11         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.888     1.395    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.398    18.854    
                         clock uncertainty           -0.218    18.636    
    SLICE_X10Y4          FDRE (Setup_fdre_C_R)       -0.524    18.112    my_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.112    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 16.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clock_1 rise@0.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.442%)  route 0.517ns (78.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.561    -0.620    my_debounce/CLK_25
    SLICE_X29Y11         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.517     0.037    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y5           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.836    -0.854    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.218    -0.080    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.098    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.098    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_50_clock
  To Clock:  CLK_50_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       12.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.648ns  (required time - arrival time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clock_1 rise@20.000ns - CLK_50_clock rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 2.950ns (41.965%)  route 4.080ns (58.035%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.612    -0.900    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     1.554 f  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[12]
                         net (fo=2, routed)           1.011     2.565    my_ov7670_controller/Inst_ov7670_registers/DOADO[12]
    SLICE_X9Y1           LUT4 (Prop_lut4_I1_O)        0.124     2.689 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.573     3.262    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_5_n_0
    SLICE_X9Y1           LUT5 (Prop_lut5_I4_O)        0.124     3.386 r  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.433     3.819    my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_4_n_0
    SLICE_X9Y1           LUT6 (Prop_lut6_I5_O)        0.124     3.943 f  my_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=7, routed)           1.060     5.003    my_ov7670_controller/Inst_i2c_sender/sreg_reg
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.127 r  my_ov7670_controller/Inst_i2c_sender/busy_sr[0]_i_1/O
                         net (fo=63, routed)          1.002     6.130    my_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y1           FDRE                                         r  my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]/C
                         clock pessimism              0.578    19.033    
                         clock uncertainty           -0.087    18.946    
    SLICE_X8Y1           FDRE (Setup_fdre_C_CE)      -0.169    18.777    my_ov7670_controller/Inst_i2c_sender/data_sr_reg[14]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -6.130    
  -------------------------------------------------------------------
                         slack                                 12.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clock_1 rise@0.000ns - CLK_50_clock rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.937%)  route 0.263ns (65.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.566    -0.615    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X11Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/Q
                         net (fo=1, routed)           0.263    -0.212    my_ov7670_controller/Inst_ov7670_registers/address[4]
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.878    -0.811    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  my_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.274    -0.537    
                         clock uncertainty            0.087    -0.450    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.267    my_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.055    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25_clock_1
  To Clock:  CLK_50_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       16.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.720ns  (required time - arrival time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50_clock_1 rise@20.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.456ns (19.454%)  route 1.888ns (80.546%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.544ns = ( 18.456 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.563    -0.949    my_debounce/CLK_25
    SLICE_X29Y11         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456    -0.493 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          1.888     1.395    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.217    15.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.581    16.914    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.005 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          1.451    18.456    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y4          FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.398    18.854    
                         clock uncertainty           -0.215    18.639    
    SLICE_X10Y4          FDRE (Setup_fdre_C_R)       -0.524    18.115    my_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.115    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                 16.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 my_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50_clock_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50_clock_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50_clock_1 rise@0.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.141ns (21.442%)  route 0.517ns (78.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.561    -0.620    my_debounce/CLK_25
    SLICE_X29Y11         FDRE                                         r  my_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  my_debounce/o_reg/Q
                         net (fo=17, routed)          0.517     0.037    my_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X9Y5           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_50_clock
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout3_buf/O
                         net (fo=93, routed)          0.836    -0.854    my_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y5           FDRE                                         r  my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.215    -0.083    
    SLICE_X9Y5           FDRE (Hold_fdre_C_R)        -0.018    -0.101    my_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.037    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25_clock
  To Clock:  CLK_25_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.682ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][10]/CLR
                            (recovery check against rising-edge clock CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clock rise@40.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.518ns (11.029%)  route 4.179ns (88.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X50Y14         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDPE (Prop_fdpe_C_Q)         0.518    -0.428 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=218, routed)         4.179     3.751    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X28Y33         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.440    38.445    my_draw_rect_char/my_delay/CLK_25
    SLICE_X28Y33         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][10]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.098    38.838    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.405    38.433    my_draw_rect_char/my_delay/del_mem_reg[0][10]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                 34.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/CLR
                            (removal check against rising-edge clock CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clock rise@0.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.164ns (23.504%)  route 0.534ns (76.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.562    -0.619    my_resetlocked/CLK_25
    SLICE_X50Y14         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=218, routed)         0.534     0.078    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X48Y35         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.831    -0.859    my_draw_rect_char/my_delay/CLK_25
    SLICE_X48Y35         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X48Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.755    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25_clock_1
  To Clock:  CLK_25_clock

Setup :            0  Failing Endpoints,  Worst Slack       34.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.682ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][10]/CLR
                            (recovery check against rising-edge clock CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clock rise@40.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.518ns (11.029%)  route 4.179ns (88.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X50Y14         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDPE (Prop_fdpe_C_Q)         0.518    -0.428 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=218, routed)         4.179     3.751    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X28Y33         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.440    38.445    my_draw_rect_char/my_delay/CLK_25
    SLICE_X28Y33         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][10]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.098    38.838    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.405    38.433    my_draw_rect_char/my_delay/del_mem_reg[0][10]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                 34.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/CLR
                            (removal check against rising-edge clock CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clock rise@0.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.164ns (23.504%)  route 0.534ns (76.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.562    -0.619    my_resetlocked/CLK_25
    SLICE_X50Y14         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=218, routed)         0.534     0.078    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X48Y35         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.831    -0.859    my_draw_rect_char/my_delay/CLK_25
    SLICE_X48Y35         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.098    -0.486    
    SLICE_X48Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.656    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25_clock
  To Clock:  CLK_25_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       34.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.682ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][10]/CLR
                            (recovery check against rising-edge clock CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clock_1 rise@40.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.518ns (11.029%)  route 4.179ns (88.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X50Y14         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDPE (Prop_fdpe_C_Q)         0.518    -0.428 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=218, routed)         4.179     3.751    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X28Y33         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.440    38.445    my_draw_rect_char/my_delay/CLK_25
    SLICE_X28Y33         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][10]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.098    38.838    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.405    38.433    my_draw_rect_char/my_delay/del_mem_reg[0][10]
  -------------------------------------------------------------------
                         required time                         38.433    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                 34.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/CLR
                            (removal check against rising-edge clock CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clock_1 rise@0.000ns - CLK_25_clock rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.164ns (23.504%)  route 0.534ns (76.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.562    -0.619    my_resetlocked/CLK_25
    SLICE_X50Y14         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=218, routed)         0.534     0.078    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X48Y35         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.831    -0.859    my_draw_rect_char/my_delay/CLK_25
    SLICE_X48Y35         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/C
                         clock pessimism              0.274    -0.584    
                         clock uncertainty            0.098    -0.486    
    SLICE_X48Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.656    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25_clock_1
  To Clock:  CLK_25_clock_1

Setup :            0  Failing Endpoints,  Worst Slack       34.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.755ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.685ns  (required time - arrival time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/del_mem_reg[0][10]/CLR
                            (recovery check against rising-edge clock CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25_clock_1 rise@40.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 0.518ns (11.029%)  route 4.179ns (88.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 38.445 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.946ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.961    -4.269 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.661    -2.608    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.566    -0.946    my_resetlocked/CLK_25
    SLICE_X50Y14         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDPE (Prop_fdpe_C_Q)         0.518    -0.428 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=218, routed)         4.179     3.751    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X28Y33         FDCE                                         f  my_draw_rect_char/my_delay/del_mem_reg[0][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.217    35.332 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.581    36.914    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         1.440    38.445    my_draw_rect_char/my_delay/CLK_25
    SLICE_X28Y33         FDCE                                         r  my_draw_rect_char/my_delay/del_mem_reg[0][10]/C
                         clock pessimism              0.492    38.936    
                         clock uncertainty           -0.095    38.841    
    SLICE_X28Y33         FDCE (Recov_fdce_C_CLR)     -0.405    38.436    my_draw_rect_char/my_delay/del_mem_reg[0][10]
  -------------------------------------------------------------------
                         required time                         38.436    
                         arrival time                          -3.751    
  -------------------------------------------------------------------
                         slack                                 34.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 my_resetlocked/safestart_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/CLR
                            (removal check against rising-edge clock CLK_25_clock_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25_clock_1 rise@0.000ns - CLK_25_clock_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.164ns (23.504%)  route 0.534ns (76.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.360    -1.693 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.486    -1.207    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.562    -0.619    my_resetlocked/CLK_25
    SLICE_X50Y14         FDPE                                         r  my_resetlocked/safestart_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y14         FDPE (Prop_fdpe_C_Q)         0.164    -0.455 f  my_resetlocked/safestart_reg[3]/Q
                         net (fo=218, routed)         0.534     0.078    my_draw_rect_char/my_delay/safestart[0]
    SLICE_X48Y35         FDCE                                         f  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25_clock_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/CLK_IN_100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    my_clock/inst/CLK_IN_100_clock
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.142    -2.248 r  my_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.530    -1.718    my_clock/inst/CLK_25_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  my_clock/inst/clkout4_buf/O
                         net (fo=312, routed)         0.831    -0.859    my_draw_rect_char/my_delay/CLK_25
    SLICE_X48Y35         FDCE                                         r  my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]/C
                         clock pessimism              0.274    -0.584    
    SLICE_X48Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.676    my_draw_rect_char/my_delay/delay_stage[1].del_mem_reg[1][27]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.755    





