module oneshot_universal #(
    parameter WIDTH = 1
) (
    input clk,
    input rst,
    input [WIDTH-1:0] in,
    output reg [WIDTH-1:0] out
);

    reg [WIDTH-1:0] in_reg;

    always @(posedge clk or negedge rst) begin
        if (!rst) begin
            in_reg <= 0;
            out <= 0;
        end
        else begin
            in_reg <= in;
            out <= in & (~in_reg);
        end
    end

endmodule
