INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Verilog_Ram/basic-fpga-projects/AND_GATE/AND_GATE.srcs/sources_1/new/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Verilog_Ram/basic-fpga-projects/AND_GATE/AND_GATE.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
