--- verilog_synth
+++ uhdm_synth
@@ -1,6 +1,6 @@
 /* Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
-(* top =  1  *)
 (* src = "dut.sv:1.1-6.10" *)
+(* top =  1  *)
 module wreduce_test1(a, b, x, y, z, w);
 (* src = "dut.sv:1.35-1.36" *)
 input [31:0] a;
