/*
 * Copyright (C) 2011, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

#ifndef INTERRUPTS_H_
#define INTERRUPTS_H_

#define NUM_INT_SOURCES 160
typedef void (*funct_t) (void); // define a pointer to a function

void registerIRQ(int ID, funct_t funcISR);  // set funcISR as the ISR function for the source ID #
void enableALL_interrupts_non_secure(void);

#define SW_INTERRUPT_0					0
#define SW_INTERRUPT_1					1
#define SW_INTERRUPT_2					2
#define SW_INTERRUPT_3					3
#define SW_INTERRUPT_4					4
#define SW_INTERRUPT_5					5
#define SW_INTERRUPT_6					6
#define SW_INTERRUPT_7					7
#define SW_INTERRUPT_8					8
#define SW_INTERRUPT_9					9
#define SW_INTERRUPT_10					10
#define SW_INTERRUPT_11					11
#define SW_INTERRUPT_12					12
#define SW_INTERRUPT_13					13
#define SW_INTERRUPT_14					14
#define SW_INTERRUPT_15					15
#define RSVD_INTERRUPT_16				16
#define RSVD_INTERRUPT_17				17
#define RSVD_INTERRUPT_18				18
#define RSVD_INTERRUPT_19				19
#define RSVD_INTERRUPT_20				20
#define RSVD_INTERRUPT_21				21
#define RSVD_INTERRUPT_22				22
#define RSVD_INTERRUPT_23				23
#define RSVD_INTERRUPT_24				24
#define RSVD_INTERRUPT_25				25
#define RSVD_INTERRUPT_26				26
#define RSVD_INTERRUPT_27				27
#define RSVD_INTERRUPT_28				28
#define RSVD_INTERRUPT_29				29
#define RSVD_INTERRUPT_30				30
#define RSVD_INTERRUPT_31				31
#define GPR_INT_NUM						32
#define CHEETAH_CSYSPWRUPREQ_INT_NUM	33
#define SDMA_INT_NUM					34
#define VPU_JPG_INT_NUM					35
#define SNVS_LP_SET_PWR_OFF_IRQ			36
#define IPU1_ERR_INT_NUM				37
#define IPU1_FUNC_INT_NUM				38
#define IPU2_ERR_INT_NUM				39
#define IPU2_FUNC_INT_NUM				40
#define GPU3D_IRQ_INT_NUM				41
#define GPU2D_IRQ_INT_NUM				42
#define OPENVG_XAQ2_INT_NUM				43
#define VPU_IPI_INT_NUM					44
#define APBHDMA_DMA_INT_NUM				45
#define WEIM_INT_NUM					46
#define RAWNAND_BCH_INT_NUM				47
#define RAWNAND_GPMI_INT_NUM			48
#define DTCP_INT_NUM					49
#define VDOA_INT_NUM					50
#define SNVS_INT_NUM					51
#define SNVS_SEC_INT_NUM				52
#define CSU_INT_NUM						53
#define USDHC1_INT_NUM					54
#define USDHC2_INT_NUM					55
#define USDHC3_INT_NUM					56
#define USDHC4_INT_NUM					57
#define UART1_ANDED_INT_NUM				58
#define UART2_ANDED_INT_NUM				59
#define UART3_ANDED_INT_NUM				60
#define UART4_ANDED_INT_NUM				61
#define UART5_ANDED_INT_NUM				62
#define ECSPI1_INT_NUM					63
#define ECSPI2_INT_NUM					64
#define ECSPI3_INT_NUM					65
#define ECSPI4_INT_NUM					66
#define ECSPI5_INT_NUM					67
#define I2C1_INT_NUM					68
#define I2C2_INT_NUM					69
#define I2C3_INT_NUM					70
#define SATA_INT_NUM					71
#define USBOH3_UH1_INT_NUM				72
#define USBOH3_UH2_INT_NUM				73
#define USBOH3_UH3_INT_NUM				74
#define USBOH3_UOTG_INT_NUM				75
#define ANATOP_UTMI0_INT_NUM			76
#define ANATOP_UTMI1_INT_NUM			77
#define SSI1_INT_NUM					78
#define SSI2_INT_NUM					79
#define SSI3_INT_NUM					80
#define ANATOP_TEMPSNSR_INT_NUM			81
#define ASRC_INT_NUM					82
#define ESAI1_INT_NUM					83
#define SPDIF_INT_NUM					84
#define MLB_INT_NUM						85
#define ANATOP_ANA1_INT_NUM				86
#define GPT_INT_NUM						87
#define EPIT1_INT_NUM					88
#define EPIT2_INT_NUM					89
#define GPIO1_INT7_NUM					90
#define GPIO1_INT6_NUM					91
#define GPIO1_INT5_NUM					92
#define GPIO1_INT4_NUM					93
#define GPIO1_INT3_NUM					94
#define GPIO1_INT2_NUM					95
#define GPIO1_INT1_NUM					96
#define GPIO1_INT0_NUM					97
#define GPIO1_INT15_0_NUM				98
#define GPIO1_INT31_16_NUM				99
#define GPIO2_INT15_0_NUM				100
#define GPIO2_INT31_16_NUM				101
#define GPIO3_INT15_0_NUM				102
#define GPIO3_INT31_16_NUM				103
#define GPIO4_INT15_0_NUM				104
#define GPIO4_INT31_16_NUM				105
#define GPIO5_INT15_0_NUM				106
#define GPIO5_INT31_16_NUM				107
#define GPIO6_INT15_0_NUM				108
#define GPIO6_INT31_16_NUM				109
#define GPIO7_INT15_0_NUM				110
#define GPIO7_INT31_16_NUM				111
#define WDOG1_INT_NUM					112
#define WDOG2_INT_NUM					113
#define KPP_INT_NUM						114
#define PWM1_INT_NUM					115
#define PWM2_INT_NUM					116
#define PWM3_INT_NUM					117
#define PWM4_INT_NUM					118
#define CCM_INT1_NUM					119
#define CCM_INT2_NUM					120
#define GPC_INT1_NUM					121
#define GPC_INT2_NUM					122
#define SRC_INT_NUM						123
#define CHEETAH_L2_INT_NUM				124
#define CHEETAH_PARITY_INT_NUM			125
#define CHEETAH_PERFORM_INT_NUM			126
#define CHEETAH_TRIGGER_INT_NUM			127
#define SRC_CPU_WDOG_INT_NUM			128
#define INTERRUPT_129					129
#define INTERRUPT_130					130
#define INTERRUPT_131					131
#define CSI_INTR1_INT_NUM				132
#define CSI_INTR2_INT_NUM				133
#define DSI_INT_NUM						134
#define HSI_INT_NUM						135
#define SJC_INT_NUM						136
#define CAAM_INT0_NUM					137
#define CAAM_INT1_NUM					138
#define INTERRUPT_139					139
#define TZASC1_INT_NUM					140
#define TZASC2_INT_NUM					141
#define CAN1_INT_NUM					142
#define CAN2_INT_NUM					143
#define PERFMON1_INT_NUM				144
#define PERFMON2_INT_NUM				145
#define PERFMON3_INT_NUM				146
#define HDMI_TX_INT_NUM					147
#define HDMI_TX_WAKEUP_INT_NUM			148
#define MLB_AHB0_INT_NUM				149
#define ENET1_INT_NUM					150
#define ENET2_INT_NUM					151
#define PCIE_0_INT_NUM					152
#define PCIE_1_INT_NUM					153
#define PCIE_2_INT_NUM					154
#define PCIE_3_INT_NUM					155
#define DCIC1_INT_NUM					156
#define DCIC2_INT_NUM					157
#define MLB_AHB1_INT_NUM				158
#define ANATOP_ANA2_INT_NUM				159

#endif /*INTERRUPTS_H_ */
