{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591275292374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591275292375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:54:52 2020 " "Processing started: Fri Jun 05 00:54:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591275292375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591275292375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591275292375 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "altpll0.qip " "Tcl Script File altpll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE altpll0.qip " "set_global_assignment -name QIP_FILE altpll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1591275292513 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1591275292513 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591275292666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_display_main_menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text_display_main_menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_display_main_menu-arch " "Found design unit 1: text_display_main_menu-arch" {  } { { "text_display_main_menu.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/text_display_main_menu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293184 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_display_main_menu " "Found entity 1: text_display_main_menu" {  } { { "text_display_main_menu.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/text_display_main_menu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_display_general.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text_display_general.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_display_general-arch " "Found design unit 1: text_display_general-arch" {  } { { "text_display_general.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/text_display_general.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293188 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_display_general " "Found entity 1: text_display_general" {  } { { "text_display_general.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/text_display_general.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bit_sev_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1bit_sev_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_seg7-behaviour " "Found design unit 1: one_bit_seg7-behaviour" {  } { { "1bit_sev_seg.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/1bit_sev_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293191 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_seg7 " "Found entity 1: one_bit_seg7" {  } { { "1bit_sev_seg.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/1bit_sev_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-behavior " "Found design unit 1: bird-behavior" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293194 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_sev_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_sev_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_seg7-behaviour " "Found design unit 1: score_seg7-behaviour" {  } { { "score_sev_seg.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/score_sev_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293196 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_seg7 " "Found entity 1: score_seg7" {  } { { "score_sev_seg.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/score_sev_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "massive_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file massive_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Massive_Counter-structural " "Found design unit 1: Massive_Counter-structural" {  } { { "Massive_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/Massive_Counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293199 ""} { "Info" "ISGN_ENTITY_NAME" "1 Massive_Counter " "Found entity 1: Massive_Counter" {  } { { "Massive_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/Massive_Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behaviour " "Found design unit 1: clk_div-behaviour" {  } { { "clock_divider.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/clock_divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293202 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clock_divider.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293205 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_counter-behaviour " "Found design unit 1: BCD_counter-behaviour" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293209 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293213 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse_new_ver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse_new_ver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293216 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird-flappycompsys.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird-flappycompsys.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird-FlappyCompsys " "Found entity 1: FlappyBird-FlappyCompsys" {  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293221 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_display-behavior " "Found design unit 1: final_display-behavior" {  } { { "final_display.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/final_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293225 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_display " "Found entity 1: final_display" {  } { { "final_display.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/final_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "output_files/altpll0.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293229 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "output_files/altpll0.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/altpll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Found design unit 1: altpll1-SYN" {  } { { "output_files/altpll1.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293234 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "output_files/altpll1.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behavioral " "Found design unit 1: LFSR-behavioral" {  } { { "LFSR.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/LFSR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293238 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293238 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FlappyBird-FlappyCompsys " "Elaborating entity \"FlappyBird-FlappyCompsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591275293294 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q_Out1\[3..0\] Q_Out " "Bus \"Q_Out1\[3..0\]\" found using same base name as \"Q_Out\", which might lead to a name conflict." {  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } { 280 264 440 392 "inst9" "" } { 280 264 440 392 "inst9" "" } { 280 264 440 392 "inst9" "" } { 280 264 440 392 "inst9" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1591275293295 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q_Out " "Converted elements in bus name \"Q_Out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q_Out\[3..0\] Q_Out3..0 " "Converted element name(s) from \"Q_Out\[3..0\]\" to \"Q_Out3..0\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293295 ""}  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1591275293295 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q_Out1 " "Converted elements in bus name \"Q_Out1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q_Out1\[3..0\] Q_Out13..0 " "Converted element name(s) from \"Q_Out1\[3..0\]\" to \"Q_Out13..0\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293295 ""}  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1591275293295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst1\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst1" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 240 768 992 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst " "Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 88 232 496 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll1:inst\|altpll:altpll_component\"" {  } { { "output_files/altpll1.vhd" "altpll_component" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll1:inst\|altpll:altpll_component\"" {  } { { "output_files/altpll1.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll1:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293345 ""}  } { { "output_files/altpll1.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591275293345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1_altpll " "Found entity 1: altpll1_altpll" {  } { { "db/altpll1_altpll.v" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/db/altpll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1_altpll altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated " "Elaborating entity \"altpll1_altpll\" for hierarchy \"altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_display final_display:inst7 " "Elaborating entity \"final_display\" for hierarchy \"final_display:inst7\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst7" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 520 1160 1328 664 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:inst5 " "Elaborating entity \"bird\" for hierarchy \"bird:inst5\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst5" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 432 768 1024 864 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293427 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 bird.vhd(47) " "VHDL Process Statement warning at bird.vhd(47): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_bird_dead bird.vhd(47) " "VHDL Process Statement warning at bird.vhd(47): signal \"temp_bird_dead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 bird.vhd(47) " "VHDL Process Statement warning at bird.vhd(47): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_pos bird.vhd(64) " "VHDL Process Statement warning at bird.vhd(64): signal \"bird_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_size bird.vhd(64) " "VHDL Process Statement warning at bird.vhd(64): signal \"bird_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_bird_dead bird.vhd(72) " "VHDL Process Statement warning at bird.vhd(72): signal \"temp_bird_dead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 bird.vhd(72) " "VHDL Process Statement warning at bird.vhd(72): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_score bird.vhd(44) " "VHDL Process Statement warning at bird.vhd(44): inferring latch(es) for signal or variable \"reset_score\", which holds its previous value in one or more paths through the process" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bird_dead bird.vhd(44) " "VHDL Process Statement warning at bird.vhd(44): inferring latch(es) for signal or variable \"bird_dead\", which holds its previous value in one or more paths through the process" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_bird_dead bird.vhd(44) " "VHDL Process Statement warning at bird.vhd(44): inferring latch(es) for signal or variable \"temp_bird_dead\", which holds its previous value in one or more paths through the process" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_bird_dead bird.vhd(44) " "Inferred latch for \"temp_bird_dead\" at bird.vhd(44)" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bird_dead bird.vhd(44) " "Inferred latch for \"bird_dead\" at bird.vhd(44)" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_score bird.vhd(44) " "Inferred latch for \"reset_score\" at bird.vhd(44)" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293430 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst2 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst2\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst2" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 80 768 1032 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293433 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse_new_ver.vhd(25) " "Verilog HDL or VHDL warning at mouse_new_ver.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1591275293436 "|FlappyBird-FlappyCompsys|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse_new_ver.vhd(151) " "VHDL Process Statement warning at mouse_new_ver.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293436 "|FlappyBird-FlappyCompsys|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse_new_ver.vhd(155) " "VHDL Process Statement warning at mouse_new_ver.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293436 "|FlappyBird-FlappyCompsys|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse_new_ver.vhd(156) " "VHDL Process Statement warning at mouse_new_ver.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293436 "|FlappyBird-FlappyCompsys|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse_new_ver.vhd(157) " "VHDL Process Statement warning at mouse_new_ver.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293436 "|FlappyBird-FlappyCompsys|MOUSE:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:inst6 " "Elaborating entity \"pipes\" for hierarchy \"pipes:inst6\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst6" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 544 336 624 912 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293438 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_size pipes.vhd(28) " "VHDL Signal Declaration warning at pipes.vhd(28): used explicit default value for signal \"pipe_size\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591275293441 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 pipes.vhd(62) " "VHDL Process Statement warning at pipes.vhd(62): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293441 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_dead pipes.vhd(62) " "VHDL Process Statement warning at pipes.vhd(62): signal \"bird_dead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293442 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 pipes.vhd(62) " "VHDL Process Statement warning at pipes.vhd(62): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293442 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw1 pipes.vhd(145) " "VHDL Process Statement warning at pipes.vhd(145): signal \"sw1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293446 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qtens pipes.vhd(148) " "VHDL Process Statement warning at pipes.vhd(148): signal \"Qtens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293446 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qones pipes.vhd(148) " "VHDL Process Statement warning at pipes.vhd(148): signal \"Qones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293446 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qtens pipes.vhd(150) " "VHDL Process Statement warning at pipes.vhd(150): signal \"Qtens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293446 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qones pipes.vhd(150) " "VHDL Process Statement warning at pipes.vhd(150): signal \"Qones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293446 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qtens pipes.vhd(152) " "VHDL Process Statement warning at pipes.vhd(152): signal \"Qtens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293446 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qones pipes.vhd(152) " "VHDL Process Statement warning at pipes.vhd(152): signal \"Qones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591275293447 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pipe_speed pipes.vhd(54) " "VHDL Process Statement warning at pipes.vhd(54): inferring latch(es) for signal or variable \"pipe_speed\", which holds its previous value in one or more paths through the process" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591275293450 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[0\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[0\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293463 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[1\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[1\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293463 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[2\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[2\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293463 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[3\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[3\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293463 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[4\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[4\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293463 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[5\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[5\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293463 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[6\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[6\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293463 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[7\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[7\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293463 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[8\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[8\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293463 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[9\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[9\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293464 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[10\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[10\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293464 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[11\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[11\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293464 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[12\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[12\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293464 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[13\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[13\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293464 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[14\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[14\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293464 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[15\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[15\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293464 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[16\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[16\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293464 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[17\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[17\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293464 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[18\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[18\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293465 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[19\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[19\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293465 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[20\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[20\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293465 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[21\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[21\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293465 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[22\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[22\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293465 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[23\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[23\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293465 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[24\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[24\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293465 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[25\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[25\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293465 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[26\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[26\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293465 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[27\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[27\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293466 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[28\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[28\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293466 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[29\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[29\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293466 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[30\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[30\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293466 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[31\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[31\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591275293466 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Massive_Counter Massive_Counter:inst9 " "Elaborating entity \"Massive_Counter\" for hierarchy \"Massive_Counter:inst9\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst9" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter Massive_Counter:inst9\|BCD_counter:BCD_ones " "Elaborating entity \"BCD_counter\" for hierarchy \"Massive_Counter:inst9\|BCD_counter:BCD_ones\"" {  } { { "Massive_Counter.vhd" "BCD_ones" { Text "D:/Docs/GitHub/flappy-bird-VHDL/Massive_Counter.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst14 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst14\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst14" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 208 -56 88 288 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:inst8 " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:inst8\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst8" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 416 280 488 496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_display_general text_display_general:inst11 " "Elaborating entity \"text_display_general\" for hierarchy \"text_display_general:inst11\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst11" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 360 -96 128 536 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom text_display_general:inst11\|char_rom:display " "Elaborating entity \"char_rom\" for hierarchy \"text_display_general:inst11\|char_rom:display\"" {  } { { "text_display_general.vhd" "display" { Text "D:/Docs/GitHub/flappy-bird-VHDL/text_display_general.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "D:/Docs/GitHub/flappy-bird-VHDL/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component " "Instantiated megafunction \"text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TCGROM.mif " "Parameter \"init_file\" = \"TCGROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293566 ""}  } { { "char_rom.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591275293566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591275293633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591275293633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_display_main_menu text_display_main_menu:inst15 " "Elaborating entity \"text_display_main_menu\" for hierarchy \"text_display_main_menu:inst15\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst15" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 552 -88 128 664 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275293639 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bird:inst5\|bird_dead bird:inst5\|temp_bird_dead " "Duplicate LATCH primitive \"bird:inst5\|bird_dead\" merged with LATCH primitive \"bird:inst5\|temp_bird_dead\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275295293 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipes:inst6\|pipe_speed\[15\] pipes:inst6\|pipe_speed\[5\] " "Duplicate LATCH primitive \"pipes:inst6\|pipe_speed\[15\]\" merged with LATCH primitive \"pipes:inst6\|pipe_speed\[5\]\"" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275295293 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipes:inst6\|pipe_speed\[8\] pipes:inst6\|pipe_speed\[5\] " "Duplicate LATCH primitive \"pipes:inst6\|pipe_speed\[8\]\" merged with LATCH primitive \"pipes:inst6\|pipe_speed\[5\]\"" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275295293 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipes:inst6\|pipe_speed\[12\] pipes:inst6\|pipe_speed\[7\] " "Duplicate LATCH primitive \"pipes:inst6\|pipe_speed\[12\]\" merged with LATCH primitive \"pipes:inst6\|pipe_speed\[7\]\"" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275295293 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipes:inst6\|pipe_speed\[9\] pipes:inst6\|pipe_speed\[7\] " "Duplicate LATCH primitive \"pipes:inst6\|pipe_speed\[9\]\" merged with LATCH primitive \"pipes:inst6\|pipe_speed\[7\]\"" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275295293 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipes:inst6\|pipe_speed\[16\] pipes:inst6\|pipe_speed\[13\] " "Duplicate LATCH primitive \"pipes:inst6\|pipe_speed\[16\]\" merged with LATCH primitive \"pipes:inst6\|pipe_speed\[13\]\"" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591275295293 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1591275295293 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bird:inst5\|temp_bird_dead " "Latch bird:inst5\|temp_bird_dead has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw2 " "Ports D and ENA on the latch are fed by the same signal sw2" {  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 72 -136 40 88 "sw2" "" } { 520 714 768 532 "sw2" "" } { 72 40 100 84 "sw2" "" } { 672 -200 -140 684 "sw2" "" } { 624 1088 1160 636 "sw2" "" } { 616 274 336 628 "sw2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591275295294 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591275295294 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[5\] " "Latch pipes:inst6\|pipe_speed\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591275295295 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591275295295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[6\] " "Latch pipes:inst6\|pipe_speed\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591275295295 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591275295295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[7\] " "Latch pipes:inst6\|pipe_speed\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591275295295 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591275295295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[11\] " "Latch pipes:inst6\|pipe_speed\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591275295295 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591275295295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[13\] " "Latch pipes:inst6\|pipe_speed\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591275295295 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591275295295 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[17\] " "Latch pipes:inst6\|pipe_speed\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591275295295 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591275295295 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 37 -1 0 } } { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1591275295299 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1591275295299 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[9\] bird:inst5\|bird_y_pos\[9\]~_emulated bird:inst5\|bird_y_pos\[9\]~1 " "Register \"bird:inst5\|bird_y_pos\[9\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[9\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[9\]~1\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591275295300 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[8\] bird:inst5\|bird_y_pos\[8\]~_emulated bird:inst5\|bird_y_pos\[8\]~5 " "Register \"bird:inst5\|bird_y_pos\[8\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[8\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[8\]~5\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591275295300 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[7\] bird:inst5\|bird_y_pos\[7\]~_emulated bird:inst5\|bird_y_pos\[7\]~9 " "Register \"bird:inst5\|bird_y_pos\[7\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[7\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[7\]~9\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591275295300 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[6\] bird:inst5\|bird_y_pos\[6\]~_emulated bird:inst5\|bird_y_pos\[6\]~13 " "Register \"bird:inst5\|bird_y_pos\[6\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[6\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[6\]~13\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591275295300 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[5\] bird:inst5\|bird_y_pos\[5\]~_emulated bird:inst5\|bird_y_pos\[5\]~17 " "Register \"bird:inst5\|bird_y_pos\[5\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[5\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[5\]~17\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591275295300 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[4\] bird:inst5\|bird_y_pos\[4\]~_emulated bird:inst5\|bird_y_pos\[4\]~21 " "Register \"bird:inst5\|bird_y_pos\[4\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[4\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[4\]~21\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591275295300 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[3\] bird:inst5\|bird_y_pos\[3\]~_emulated bird:inst5\|bird_y_pos\[3\]~25 " "Register \"bird:inst5\|bird_y_pos\[3\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[3\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[3\]~25\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591275295300 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[2\] bird:inst5\|bird_y_pos\[2\]~_emulated bird:inst5\|bird_y_pos\[2\]~29 " "Register \"bird:inst5\|bird_y_pos\[2\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[2\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[2\]~29\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591275295300 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[1\] bird:inst5\|bird_y_pos\[1\]~_emulated bird:inst5\|bird_y_pos\[1\]~33 " "Register \"bird:inst5\|bird_y_pos\[1\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[1\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[1\]~33\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591275295300 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[0\] bird:inst5\|bird_y_pos\[0\]~_emulated bird:inst5\|bird_y_pos\[0\]~37 " "Register \"bird:inst5\|bird_y_pos\[0\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[0\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[0\]~37\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591275295300 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1591275295300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591275296132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591275297265 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591275297265 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1276 " "Implemented 1276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591275297423 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591275297423 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1591275297423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1248 " "Implemented 1248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591275297423 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1591275297423 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1591275297423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591275297423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591275297486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:54:57 2020 " "Processing ended: Fri Jun 05 00:54:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591275297486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591275297486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591275297486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591275297486 ""}
