Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jun 12 12:59:43 2024
| Host         : BAMBOO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      11          
TIMING-20  Warning           Non-clocked latch                                                 318         
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16420)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11123)
5. checking no_input_delay (17)
6. checking no_output_delay (47)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16420)
----------------------------
 There are 891 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/H1/Stall_out_HDT_tmp_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/K4/EX_out_IDEX_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/K4/EX_out_IDEX_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/K4/EX_out_IDEX_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/K4/EX_out_IDEX_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/K4/EX_out_IDEX_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/K4/EX_out_IDEX_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/K4/MEM_out_IDEX_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/K4/MEM_out_IDEX_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/K4/MEM_out_IDEX_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: U1/K4/Rd_addr_out_IDEX_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: U1/K4/Rd_addr_out_IDEX_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: U1/K4/Rd_addr_out_IDEX_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: U1/K4/Rd_addr_out_IDEX_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: U1/K4/Rd_addr_out_IDEX_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1/K4/WB_out_IDEX_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/K4/inst_out_IDEX_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U1/IF1/Q_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/U2/PC_out_IFID_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[16]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[17]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[18]_rep/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[19]_rep/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[20]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[21]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[22]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[23]_rep/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[24]/Q (HIGH)

 There are 118 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[2]/Q (HIGH)

 There are 118 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[3]/Q (HIGH)

 There are 118 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[4]/Q (HIGH)

 There are 114 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[5]/Q (HIGH)

 There are 118 register/latch pins with no clock driven by root clock pin: U1/U2/inst_out_IFID_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/U3/ID1/Jump_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/U3/ID1/Jump_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[16]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[17]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[18]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[20]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[21]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[22]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[23]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[24]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[25]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[26]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[27]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[28]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[30]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFA/out_reg[9]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[10]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[11]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[12]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[13]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[14]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[15]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[16]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[17]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[18]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[19]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[20]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[21]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[22]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[23]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[24]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[25]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[26]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[27]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[28]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[29]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[2]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[30]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[31]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[5]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[6]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[7]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[8]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: U1/U5/MuxFB/out_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/U6/ALU_res_out_EXMEM_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U1/U6/MEM_out_EXMEM_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U1/U6/MEM_out_EXMEM_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U1/U6/MEM_out_EXMEM_reg[2]/Q (HIGH)

 There are 128 register/latch pins with no clock driven by root clock pin: U1/U6/WB_out_EXMEM_reg[0]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: U1/U6/inst_out_EXMEM_reg[10]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: U1/U6/inst_out_EXMEM_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1/U6/inst_out_EXMEM_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1/U6/inst_out_EXMEM_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1/U6/inst_out_EXMEM_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1/U6/inst_out_EXMEM_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: U1/U6/inst_out_EXMEM_reg[6]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: U1/U6/inst_out_EXMEM_reg[7]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: U1/U6/inst_out_EXMEM_reg[8]/Q (HIGH)

 There are 131 register/latch pins with no clock driven by root clock pin: U1/U6/inst_out_EXMEM_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/U8/WB_out_MEMWB_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/U8/WB_out_MEMWB_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/U8/WB_out_MEMWB_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 1920 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1920 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1920 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1920 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1920 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11123)
----------------------------------------------------
 There are 11123 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (47)
--------------------------------
 There are 47 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.396        0.000                      0                   42        0.239        0.000                      0                   42        3.000        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
U12/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 19.863}     39.725          25.173          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U12/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.396        0.000                      0                   42        0.239        0.000                      0                   42       19.363        0.000                       0                    24  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U12/inst/clk_in1
  To Clock:  U12/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U12/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U12/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.396ns  (required time - arrival time)
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.058ns (22.469%)  route 3.651ns (77.531%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 36.773 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.604    -2.418    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=21, routed)          1.445    -0.517    U11/vga_controller/h_count_reg[2]
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.152    -0.365 r  U11/vga_controller/v_count[9]_i_3/O
                         net (fo=4, routed)           0.508     0.143    U11/vga_controller/v_count[9]_i_3_n_9
    SLICE_X47Y125        LUT6 (Prop_lut6_I1_O)        0.326     0.469 r  U11/vga_controller/v_count[9]_i_1/O
                         net (fo=11, routed)          0.741     1.211    U11/vga_controller/v_count
    SLICE_X47Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.335 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.956     2.291    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162    40.887    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.480    36.773    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C
                         clock pessimism              0.506    37.279    
                         clock uncertainty           -0.164    37.115    
    SLICE_X48Y125        FDRE (Setup_fdre_C_R)       -0.429    36.686    U11/vga_controller/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.686    
                         arrival time                          -2.291    
  -------------------------------------------------------------------
                         slack                                 34.396    

Slack (MET) :             34.432ns  (required time - arrival time)
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.058ns (22.646%)  route 3.614ns (77.354%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.952ns = ( 36.773 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.604    -2.418    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=21, routed)          1.445    -0.517    U11/vga_controller/h_count_reg[2]
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.152    -0.365 r  U11/vga_controller/v_count[9]_i_3/O
                         net (fo=4, routed)           0.508     0.143    U11/vga_controller/v_count[9]_i_3_n_9
    SLICE_X47Y125        LUT6 (Prop_lut6_I1_O)        0.326     0.469 r  U11/vga_controller/v_count[9]_i_1/O
                         net (fo=11, routed)          0.741     1.211    U11/vga_controller/v_count
    SLICE_X47Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.335 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.919     2.254    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y125        FDRE                                         r  U11/vga_controller/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162    40.887    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.480    36.773    U11/vga_controller/CLK
    SLICE_X47Y125        FDRE                                         r  U11/vga_controller/h_count_reg[9]/C
                         clock pessimism              0.506    37.279    
                         clock uncertainty           -0.164    37.115    
    SLICE_X47Y125        FDRE (Setup_fdre_C_R)       -0.429    36.686    U11/vga_controller/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         36.686    
                         arrival time                          -2.254    
  -------------------------------------------------------------------
                         slack                                 34.432    

Slack (MET) :             34.549ns  (required time - arrival time)
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.058ns (23.215%)  route 3.499ns (76.785%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 36.775 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.604    -2.418    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=21, routed)          1.445    -0.517    U11/vga_controller/h_count_reg[2]
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.152    -0.365 r  U11/vga_controller/v_count[9]_i_3/O
                         net (fo=4, routed)           0.508     0.143    U11/vga_controller/v_count[9]_i_3_n_9
    SLICE_X47Y125        LUT6 (Prop_lut6_I1_O)        0.326     0.469 r  U11/vga_controller/v_count[9]_i_1/O
                         net (fo=11, routed)          0.741     1.211    U11/vga_controller/v_count
    SLICE_X47Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.335 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.805     2.139    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162    40.887    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.482    36.775    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/C
                         clock pessimism              0.506    37.281    
                         clock uncertainty           -0.164    37.117    
    SLICE_X47Y126        FDRE (Setup_fdre_C_R)       -0.429    36.688    U11/vga_controller/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.688    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                 34.549    

Slack (MET) :             34.549ns  (required time - arrival time)
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.058ns (23.215%)  route 3.499ns (76.785%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 36.775 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.604    -2.418    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=21, routed)          1.445    -0.517    U11/vga_controller/h_count_reg[2]
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.152    -0.365 r  U11/vga_controller/v_count[9]_i_3/O
                         net (fo=4, routed)           0.508     0.143    U11/vga_controller/v_count[9]_i_3_n_9
    SLICE_X47Y125        LUT6 (Prop_lut6_I1_O)        0.326     0.469 r  U11/vga_controller/v_count[9]_i_1/O
                         net (fo=11, routed)          0.741     1.211    U11/vga_controller/v_count
    SLICE_X47Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.335 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.805     2.139    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162    40.887    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.482    36.775    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[5]/C
                         clock pessimism              0.506    37.281    
                         clock uncertainty           -0.164    37.117    
    SLICE_X47Y126        FDRE (Setup_fdre_C_R)       -0.429    36.688    U11/vga_controller/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.688    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                 34.549    

Slack (MET) :             34.549ns  (required time - arrival time)
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.058ns (23.215%)  route 3.499ns (76.785%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 36.775 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.604    -2.418    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=21, routed)          1.445    -0.517    U11/vga_controller/h_count_reg[2]
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.152    -0.365 r  U11/vga_controller/v_count[9]_i_3/O
                         net (fo=4, routed)           0.508     0.143    U11/vga_controller/v_count[9]_i_3_n_9
    SLICE_X47Y125        LUT6 (Prop_lut6_I1_O)        0.326     0.469 r  U11/vga_controller/v_count[9]_i_1/O
                         net (fo=11, routed)          0.741     1.211    U11/vga_controller/v_count
    SLICE_X47Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.335 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.805     2.139    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162    40.887    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.482    36.775    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[7]/C
                         clock pessimism              0.506    37.281    
                         clock uncertainty           -0.164    37.117    
    SLICE_X47Y126        FDRE (Setup_fdre_C_R)       -0.429    36.688    U11/vga_controller/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.688    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                 34.549    

Slack (MET) :             34.549ns  (required time - arrival time)
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.058ns (23.215%)  route 3.499ns (76.785%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns = ( 36.775 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.604    -2.418    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=21, routed)          1.445    -0.517    U11/vga_controller/h_count_reg[2]
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.152    -0.365 r  U11/vga_controller/v_count[9]_i_3/O
                         net (fo=4, routed)           0.508     0.143    U11/vga_controller/v_count[9]_i_3_n_9
    SLICE_X47Y125        LUT6 (Prop_lut6_I1_O)        0.326     0.469 r  U11/vga_controller/v_count[9]_i_1/O
                         net (fo=11, routed)          0.741     1.211    U11/vga_controller/v_count
    SLICE_X47Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.335 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.805     2.139    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162    40.887    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.482    36.775    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[8]/C
                         clock pessimism              0.506    37.281    
                         clock uncertainty           -0.164    37.117    
    SLICE_X47Y126        FDRE (Setup_fdre_C_R)       -0.429    36.688    U11/vga_controller/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         36.688    
                         arrival time                          -2.139    
  -------------------------------------------------------------------
                         slack                                 34.549    

Slack (MET) :             34.753ns  (required time - arrival time)
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 1.058ns (24.299%)  route 3.296ns (75.701%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 36.776 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.604    -2.418    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=21, routed)          1.445    -0.517    U11/vga_controller/h_count_reg[2]
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.152    -0.365 r  U11/vga_controller/v_count[9]_i_3/O
                         net (fo=4, routed)           0.508     0.143    U11/vga_controller/v_count[9]_i_3_n_9
    SLICE_X47Y125        LUT6 (Prop_lut6_I1_O)        0.326     0.469 r  U11/vga_controller/v_count[9]_i_1/O
                         net (fo=11, routed)          0.741     1.211    U11/vga_controller/v_count
    SLICE_X47Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.335 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.601     1.936    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y127        FDRE                                         r  U11/vga_controller/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162    40.887    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.483    36.776    U11/vga_controller/CLK
    SLICE_X47Y127        FDRE                                         r  U11/vga_controller/h_count_reg[4]/C
                         clock pessimism              0.506    37.282    
                         clock uncertainty           -0.164    37.118    
    SLICE_X47Y127        FDRE (Setup_fdre_C_R)       -0.429    36.689    U11/vga_controller/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.689    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                 34.753    

Slack (MET) :             34.753ns  (required time - arrival time)
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 1.058ns (24.299%)  route 3.296ns (75.701%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 36.776 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.604    -2.418    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=21, routed)          1.445    -0.517    U11/vga_controller/h_count_reg[2]
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.152    -0.365 r  U11/vga_controller/v_count[9]_i_3/O
                         net (fo=4, routed)           0.508     0.143    U11/vga_controller/v_count[9]_i_3_n_9
    SLICE_X47Y125        LUT6 (Prop_lut6_I1_O)        0.326     0.469 r  U11/vga_controller/v_count[9]_i_1/O
                         net (fo=11, routed)          0.741     1.211    U11/vga_controller/v_count
    SLICE_X47Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.335 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.601     1.936    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y127        FDRE                                         r  U11/vga_controller/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162    40.887    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.483    36.776    U11/vga_controller/CLK
    SLICE_X47Y127        FDRE                                         r  U11/vga_controller/h_count_reg[6]/C
                         clock pessimism              0.506    37.282    
                         clock uncertainty           -0.164    37.118    
    SLICE_X47Y127        FDRE (Setup_fdre_C_R)       -0.429    36.689    U11/vga_controller/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.689    
                         arrival time                          -1.936    
  -------------------------------------------------------------------
                         slack                                 34.753    

Slack (MET) :             34.804ns  (required time - arrival time)
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.058ns (24.586%)  route 3.245ns (75.414%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.949ns = ( 36.776 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.604    -2.418    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=21, routed)          1.445    -0.517    U11/vga_controller/h_count_reg[2]
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.152    -0.365 r  U11/vga_controller/v_count[9]_i_3/O
                         net (fo=4, routed)           0.508     0.143    U11/vga_controller/v_count[9]_i_3_n_9
    SLICE_X47Y125        LUT6 (Prop_lut6_I1_O)        0.326     0.469 r  U11/vga_controller/v_count[9]_i_1/O
                         net (fo=11, routed)          0.741     1.211    U11/vga_controller/v_count
    SLICE_X47Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.335 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.551     1.885    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X48Y127        FDRE                                         r  U11/vga_controller/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162    40.887    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.483    36.776    U11/vga_controller/CLK
    SLICE_X48Y127        FDRE                                         r  U11/vga_controller/h_count_reg[0]/C
                         clock pessimism              0.506    37.282    
                         clock uncertainty           -0.164    37.118    
    SLICE_X48Y127        FDRE (Setup_fdre_C_R)       -0.429    36.689    U11/vga_controller/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.689    
                         arrival time                          -1.885    
  -------------------------------------------------------------------
                         slack                                 34.804    

Slack (MET) :             34.980ns  (required time - arrival time)
  Source:                 U11/vga_controller/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_clk_wiz_0 rise@39.725ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.058ns (25.482%)  route 3.094ns (74.518%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns = ( 36.778 - 39.725 ) 
    Source Clock Delay      (SCD):    -2.418ns
    Clock Pessimism Removal (CPR):    0.529ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.604    -2.418    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.456    -1.962 r  U11/vga_controller/h_count_reg[2]/Q
                         net (fo=21, routed)          1.445    -0.517    U11/vga_controller/h_count_reg[2]
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.152    -0.365 r  U11/vga_controller/v_count[9]_i_3/O
                         net (fo=4, routed)           0.508     0.143    U11/vga_controller/v_count[9]_i_3_n_9
    SLICE_X47Y125        LUT6 (Prop_lut6_I1_O)        0.326     0.469 r  U11/vga_controller/v_count[9]_i_1/O
                         net (fo=11, routed)          0.741     1.211    U11/vga_controller/v_count
    SLICE_X47Y128        LUT2 (Prop_lut2_I1_O)        0.124     1.335 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.399     1.734    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     39.725    39.725 r  
    E3                   IBUF                         0.000    39.725 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162    40.887    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.563 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.202    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.293 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.485    36.778    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
                         clock pessimism              0.529    37.307    
                         clock uncertainty           -0.164    37.143    
    SLICE_X47Y128        FDRE (Setup_fdre_C_R)       -0.429    36.714    U11/vga_controller/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                          -1.734    
  -------------------------------------------------------------------
                         slack                                 34.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U11/vga_controller/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.549    -0.865    U11/vga_controller/CLK
    SLICE_X41Y124        FDRE                                         r  U11/vga_controller/v_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.724 r  U11/vga_controller/v_count_reg[9]/Q
                         net (fo=8, routed)           0.145    -0.579    U11/vga_controller/v_count_reg_n_9_[9]
    SLICE_X41Y124        LUT6 (Prop_lut6_I4_O)        0.045    -0.534 r  U11/vga_controller/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.534    U11/vga_controller/v_count[9]_i_2_n_9
    SLICE_X41Y124        FDRE                                         r  U11/vga_controller/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.818    -1.293    U11/vga_controller/CLK
    SLICE_X41Y124        FDRE                                         r  U11/vga_controller/v_count_reg[9]/C
                         clock pessimism              0.428    -0.865    
    SLICE_X41Y124        FDRE (Hold_fdre_C_D)         0.092    -0.773    U11/vga_controller/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.534    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.190ns (48.562%)  route 0.201ns (51.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.549    -0.865    U11/vga_controller/CLK
    SLICE_X43Y125        FDRE                                         r  U11/vga_controller/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.724 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=16, routed)          0.201    -0.523    U11/vga_controller/v_count_reg_n_9_[5]
    SLICE_X41Y125        LUT5 (Prop_lut5_I2_O)        0.049    -0.474 r  U11/vga_controller/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.474    U11/vga_controller/v_count[6]_i_1_n_9
    SLICE_X41Y125        FDRE                                         r  U11/vga_controller/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.818    -1.293    U11/vga_controller/CLK
    SLICE_X41Y125        FDRE                                         r  U11/vga_controller/v_count_reg[6]/C
                         clock pessimism              0.463    -0.830    
    SLICE_X41Y125        FDRE (Hold_fdre_C_D)         0.104    -0.726    U11/vga_controller/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.726    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U11/vga_controller/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.192ns (51.736%)  route 0.179ns (48.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.550    -0.864    U11/vga_controller/CLK
    SLICE_X47Y127        FDRE                                         r  U11/vga_controller/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.723 r  U11/vga_controller/h_count_reg[6]/Q
                         net (fo=13, routed)          0.179    -0.544    U11/vga_controller/Q[3]
    SLICE_X47Y126        LUT5 (Prop_lut5_I2_O)        0.051    -0.493 r  U11/vga_controller/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    U11/vga_controller/h_count[8]_i_1_n_9
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.816    -1.295    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[8]/C
                         clock pessimism              0.442    -0.853    
    SLICE_X47Y126        FDRE (Hold_fdre_C_D)         0.107    -0.746    U11/vga_controller/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.746    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U11/vga_controller/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.942%)  route 0.179ns (49.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.550    -0.864    U11/vga_controller/CLK
    SLICE_X47Y127        FDRE                                         r  U11/vga_controller/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDRE (Prop_fdre_C_Q)         0.141    -0.723 r  U11/vga_controller/h_count_reg[6]/Q
                         net (fo=13, routed)          0.179    -0.544    U11/vga_controller/Q[3]
    SLICE_X47Y126        LUT4 (Prop_lut4_I2_O)        0.045    -0.499 r  U11/vga_controller/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.499    U11/vga_controller/h_count[7]_i_1_n_9
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.816    -1.295    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[7]/C
                         clock pessimism              0.442    -0.853    
    SLICE_X47Y126        FDRE (Hold_fdre_C_D)         0.092    -0.761    U11/vga_controller/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.761    
                         arrival time                          -0.499    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 U11/vga_controller/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.035%)  route 0.209ns (52.965%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.549    -0.865    U11/vga_controller/CLK
    SLICE_X43Y125        FDRE                                         r  U11/vga_controller/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.724 r  U11/vga_controller/v_count_reg[5]/Q
                         net (fo=16, routed)          0.209    -0.514    U11/vga_controller/v_count_reg_n_9_[5]
    SLICE_X40Y125        LUT6 (Prop_lut6_I3_O)        0.045    -0.469 r  U11/vga_controller/v_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.469    U11/vga_controller/v_count[7]_i_1_n_9
    SLICE_X40Y125        FDRE                                         r  U11/vga_controller/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.818    -1.293    U11/vga_controller/CLK
    SLICE_X40Y125        FDRE                                         r  U11/vga_controller/v_count_reg[7]/C
                         clock pessimism              0.463    -0.830    
    SLICE_X40Y125        FDRE (Hold_fdre_C_D)         0.091    -0.739    U11/vga_controller/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U11/vga_controller/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.726%)  route 0.193ns (51.274%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.294ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.550    -0.864    U11/vga_controller/CLK
    SLICE_X43Y126        FDRE                                         r  U11/vga_controller/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.723 r  U11/vga_controller/v_count_reg[4]/Q
                         net (fo=15, routed)          0.193    -0.530    U11/vga_controller/v_count_reg_n_9_[4]
    SLICE_X43Y126        LUT5 (Prop_lut5_I0_O)        0.042    -0.488 r  U11/vga_controller/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    U11/vga_controller/v_count[4]_i_1_n_9
    SLICE_X43Y126        FDRE                                         r  U11/vga_controller/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.817    -1.294    U11/vga_controller/CLK
    SLICE_X43Y126        FDRE                                         r  U11/vga_controller/v_count_reg[4]/C
                         clock pessimism              0.430    -0.864    
    SLICE_X43Y126        FDRE (Hold_fdre_C_D)         0.105    -0.759    U11/vga_controller/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U11/vga_controller/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.296ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.547    -0.867    U11/vga_controller/CLK
    SLICE_X47Y125        FDRE                                         r  U11/vga_controller/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.726 r  U11/vga_controller/h_count_reg[9]/Q
                         net (fo=16, routed)          0.180    -0.545    U11/vga_controller/Q[6]
    SLICE_X47Y125        LUT6 (Prop_lut6_I0_O)        0.045    -0.500 r  U11/vga_controller/h_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.500    U11/vga_controller/h_count[9]_i_2_n_9
    SLICE_X47Y125        FDRE                                         r  U11/vga_controller/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.815    -1.296    U11/vga_controller/CLK
    SLICE_X47Y125        FDRE                                         r  U11/vga_controller/h_count_reg[9]/C
                         clock pessimism              0.429    -0.867    
    SLICE_X47Y125        FDRE (Hold_fdre_C_D)         0.091    -0.776    U11/vga_controller/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.500    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U11/vga_controller/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/v_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.017%)  route 0.218ns (53.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.549    -0.865    U11/vga_controller/CLK
    SLICE_X44Y124        FDRE                                         r  U11/vga_controller/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.724 r  U11/vga_controller/v_count_reg[1]/Q
                         net (fo=32, routed)          0.218    -0.506    U11/vga_controller/v_count_reg_n_9_[1]
    SLICE_X41Y124        LUT6 (Prop_lut6_I4_O)        0.045    -0.461 r  U11/vga_controller/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.461    U11/vga_controller/v_count[3]_i_1_n_9
    SLICE_X41Y124        FDRE                                         r  U11/vga_controller/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.818    -1.293    U11/vga_controller/CLK
    SLICE_X41Y124        FDRE                                         r  U11/vga_controller/v_count_reg[3]/C
                         clock pessimism              0.463    -0.830    
    SLICE_X41Y124        FDRE (Hold_fdre_C_D)         0.091    -0.739    U11/vga_controller/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.461    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.910%)  route 0.202ns (52.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -0.866ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.548    -0.866    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.725 r  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=22, routed)          0.202    -0.523    U11/vga_controller/Q[1]
    SLICE_X47Y128        LUT3 (Prop_lut3_I2_O)        0.045    -0.478 r  U11/vga_controller/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.478    U11/vga_controller/h_count[2]_i_1_n_9
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.819    -1.292    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C
                         clock pessimism              0.442    -0.850    
    SLICE_X47Y128        FDRE (Hold_fdre_C_D)         0.091    -0.759    U11/vga_controller/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.478    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U11/vga_controller/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            U11/vga_controller/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.226%)  route 0.225ns (54.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.865ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.549    -0.865    U11/vga_controller/CLK
    SLICE_X41Y125        FDRE                                         r  U11/vga_controller/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.724 r  U11/vga_controller/v_count_reg[2]/Q
                         net (fo=35, routed)          0.225    -0.499    U11/vga_controller/v_count_reg_n_9_[2]
    SLICE_X43Y125        LUT6 (Prop_lut6_I4_O)        0.045    -0.454 r  U11/vga_controller/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    U11/vga_controller/v_count[5]_i_1_n_9
    SLICE_X43Y125        FDRE                                         r  U11/vga_controller/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.816    -1.295    U11/vga_controller/CLK
    SLICE_X43Y125        FDRE                                         r  U11/vga_controller/v_count_reg[5]/C
                         clock pessimism              0.463    -0.832    
    SLICE_X43Y125        FDRE (Hold_fdre_C_D)         0.092    -0.740    U11/vga_controller/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { U12/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   U12/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X48Y127    U11/vga_controller/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X47Y126    U11/vga_controller/h_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X47Y128    U11/vga_controller/h_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X48Y125    U11/vga_controller/h_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X47Y127    U11/vga_controller/h_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X47Y126    U11/vga_controller/h_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X47Y127    U11/vga_controller/h_count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X47Y126    U11/vga_controller/h_count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y127    U11/vga_controller/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y127    U11/vga_controller/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y126    U11/vga_controller/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y126    U11/vga_controller/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y128    U11/vga_controller/h_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y128    U11/vga_controller/h_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y125    U11/vga_controller/h_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y125    U11/vga_controller/h_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y127    U11/vga_controller/h_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y127    U11/vga_controller/h_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y127    U11/vga_controller/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y127    U11/vga_controller/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y126    U11/vga_controller/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y126    U11/vga_controller/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y128    U11/vga_controller/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y128    U11/vga_controller/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y125    U11/vga_controller/h_count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X48Y125    U11/vga_controller/h_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y127    U11/vga_controller/h_count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X47Y127    U11/vga_controller/h_count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U12/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   U12/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  U12/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         11168 Endpoints
Min Delay         11168 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_4032_4095_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.897ns  (logic 1.741ns (5.823%)  route 28.156ns (94.177%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[8]/C
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_debugger/display_addr_reg[8]/Q
                         net (fo=628, routed)        15.955    16.411    U1/U3/ID3/display_data_reg_0_63_0_2_i_655[3]
    SLICE_X18Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.535 r  U1/U3/ID3/display_data_reg_0_63_0_2_i_824/O
                         net (fo=1, routed)           0.960    17.495    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_0
    SLICE_X22Y162        LUT5 (Prop_lut5_I0_O)        0.124    17.619 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_599/O
                         net (fo=1, routed)           1.474    19.093    U11/vga_debugger/display_data_reg_0_63_0_2_i_599_n_9
    SLICE_X22Y173        LUT5 (Prop_lut5_I0_O)        0.124    19.217 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_314/O
                         net (fo=1, routed)           0.000    19.217    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_n_9
    SLICE_X22Y173        MUXF7 (Prop_muxf7_I1_O)      0.217    19.434 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           1.151    20.585    U11/vga_debugger/display_data_reg_0_63_0_2_i_137_n_9
    SLICE_X21Y171        LUT6 (Prop_lut6_I5_O)        0.299    20.884 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_58/O
                         net (fo=1, routed)           1.192    22.076    U11/vga_debugger/display_data_reg_0_63_0_2_i_58_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.200 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_28/O
                         net (fo=1, routed)           0.282    22.482    U11/vga_debugger/display_data_reg_0_63_0_2_i_28_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I4_O)        0.124    22.606 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_10/O
                         net (fo=6, routed)           1.697    24.303    U11/vga_debugger/display_data_reg_0_63_0_2_i_10_n_9
    SLICE_X35Y140        LUT3 (Prop_lut3_I1_O)        0.149    24.452 r  U11/vga_debugger/display_data_reg_640_703_6_7_i_1/O
                         net (fo=126, routed)         5.445    29.897    U11/vga_display/display_data_reg_4032_4095_6_7/D
    SLICE_X30Y124        RAMD64E                                      r  U11/vga_display/display_data_reg_4032_4095_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_4032_4095_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.897ns  (logic 1.741ns (5.823%)  route 28.156ns (94.177%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[8]/C
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_debugger/display_addr_reg[8]/Q
                         net (fo=628, routed)        15.955    16.411    U1/U3/ID3/display_data_reg_0_63_0_2_i_655[3]
    SLICE_X18Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.535 r  U1/U3/ID3/display_data_reg_0_63_0_2_i_824/O
                         net (fo=1, routed)           0.960    17.495    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_0
    SLICE_X22Y162        LUT5 (Prop_lut5_I0_O)        0.124    17.619 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_599/O
                         net (fo=1, routed)           1.474    19.093    U11/vga_debugger/display_data_reg_0_63_0_2_i_599_n_9
    SLICE_X22Y173        LUT5 (Prop_lut5_I0_O)        0.124    19.217 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_314/O
                         net (fo=1, routed)           0.000    19.217    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_n_9
    SLICE_X22Y173        MUXF7 (Prop_muxf7_I1_O)      0.217    19.434 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           1.151    20.585    U11/vga_debugger/display_data_reg_0_63_0_2_i_137_n_9
    SLICE_X21Y171        LUT6 (Prop_lut6_I5_O)        0.299    20.884 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_58/O
                         net (fo=1, routed)           1.192    22.076    U11/vga_debugger/display_data_reg_0_63_0_2_i_58_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.200 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_28/O
                         net (fo=1, routed)           0.282    22.482    U11/vga_debugger/display_data_reg_0_63_0_2_i_28_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I4_O)        0.124    22.606 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_10/O
                         net (fo=6, routed)           1.697    24.303    U11/vga_debugger/display_data_reg_0_63_0_2_i_10_n_9
    SLICE_X35Y140        LUT3 (Prop_lut3_I1_O)        0.149    24.452 r  U11/vga_debugger/display_data_reg_640_703_6_7_i_1/O
                         net (fo=126, routed)         5.445    29.897    U11/vga_display/display_data_reg_4032_4095_6_7/D
    SLICE_X30Y124        RAMD64E                                      r  U11/vga_display/display_data_reg_4032_4095_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_3456_3519_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.822ns  (logic 1.741ns (5.838%)  route 28.081ns (94.162%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[8]/C
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_debugger/display_addr_reg[8]/Q
                         net (fo=628, routed)        15.955    16.411    U1/U3/ID3/display_data_reg_0_63_0_2_i_655[3]
    SLICE_X18Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.535 r  U1/U3/ID3/display_data_reg_0_63_0_2_i_824/O
                         net (fo=1, routed)           0.960    17.495    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_0
    SLICE_X22Y162        LUT5 (Prop_lut5_I0_O)        0.124    17.619 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_599/O
                         net (fo=1, routed)           1.474    19.093    U11/vga_debugger/display_data_reg_0_63_0_2_i_599_n_9
    SLICE_X22Y173        LUT5 (Prop_lut5_I0_O)        0.124    19.217 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_314/O
                         net (fo=1, routed)           0.000    19.217    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_n_9
    SLICE_X22Y173        MUXF7 (Prop_muxf7_I1_O)      0.217    19.434 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           1.151    20.585    U11/vga_debugger/display_data_reg_0_63_0_2_i_137_n_9
    SLICE_X21Y171        LUT6 (Prop_lut6_I5_O)        0.299    20.884 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_58/O
                         net (fo=1, routed)           1.192    22.076    U11/vga_debugger/display_data_reg_0_63_0_2_i_58_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.200 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_28/O
                         net (fo=1, routed)           0.282    22.482    U11/vga_debugger/display_data_reg_0_63_0_2_i_28_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I4_O)        0.124    22.606 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_10/O
                         net (fo=6, routed)           1.697    24.303    U11/vga_debugger/display_data_reg_0_63_0_2_i_10_n_9
    SLICE_X35Y140        LUT3 (Prop_lut3_I1_O)        0.149    24.452 r  U11/vga_debugger/display_data_reg_640_703_6_7_i_1/O
                         net (fo=126, routed)         5.371    29.822    U11/vga_display/display_data_reg_3456_3519_6_7/D
    SLICE_X30Y119        RAMD64E                                      r  U11/vga_display/display_data_reg_3456_3519_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_3456_3519_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.822ns  (logic 1.741ns (5.838%)  route 28.081ns (94.162%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[8]/C
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_debugger/display_addr_reg[8]/Q
                         net (fo=628, routed)        15.955    16.411    U1/U3/ID3/display_data_reg_0_63_0_2_i_655[3]
    SLICE_X18Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.535 r  U1/U3/ID3/display_data_reg_0_63_0_2_i_824/O
                         net (fo=1, routed)           0.960    17.495    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_0
    SLICE_X22Y162        LUT5 (Prop_lut5_I0_O)        0.124    17.619 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_599/O
                         net (fo=1, routed)           1.474    19.093    U11/vga_debugger/display_data_reg_0_63_0_2_i_599_n_9
    SLICE_X22Y173        LUT5 (Prop_lut5_I0_O)        0.124    19.217 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_314/O
                         net (fo=1, routed)           0.000    19.217    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_n_9
    SLICE_X22Y173        MUXF7 (Prop_muxf7_I1_O)      0.217    19.434 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           1.151    20.585    U11/vga_debugger/display_data_reg_0_63_0_2_i_137_n_9
    SLICE_X21Y171        LUT6 (Prop_lut6_I5_O)        0.299    20.884 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_58/O
                         net (fo=1, routed)           1.192    22.076    U11/vga_debugger/display_data_reg_0_63_0_2_i_58_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.200 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_28/O
                         net (fo=1, routed)           0.282    22.482    U11/vga_debugger/display_data_reg_0_63_0_2_i_28_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I4_O)        0.124    22.606 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_10/O
                         net (fo=6, routed)           1.697    24.303    U11/vga_debugger/display_data_reg_0_63_0_2_i_10_n_9
    SLICE_X35Y140        LUT3 (Prop_lut3_I1_O)        0.149    24.452 r  U11/vga_debugger/display_data_reg_640_703_6_7_i_1/O
                         net (fo=126, routed)         5.371    29.822    U11/vga_display/display_data_reg_3456_3519_6_7/D
    SLICE_X30Y119        RAMD64E                                      r  U11/vga_display/display_data_reg_3456_3519_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_3072_3135_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.786ns  (logic 1.741ns (5.845%)  route 28.045ns (94.155%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[8]/C
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_debugger/display_addr_reg[8]/Q
                         net (fo=628, routed)        15.955    16.411    U1/U3/ID3/display_data_reg_0_63_0_2_i_655[3]
    SLICE_X18Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.535 r  U1/U3/ID3/display_data_reg_0_63_0_2_i_824/O
                         net (fo=1, routed)           0.960    17.495    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_0
    SLICE_X22Y162        LUT5 (Prop_lut5_I0_O)        0.124    17.619 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_599/O
                         net (fo=1, routed)           1.474    19.093    U11/vga_debugger/display_data_reg_0_63_0_2_i_599_n_9
    SLICE_X22Y173        LUT5 (Prop_lut5_I0_O)        0.124    19.217 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_314/O
                         net (fo=1, routed)           0.000    19.217    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_n_9
    SLICE_X22Y173        MUXF7 (Prop_muxf7_I1_O)      0.217    19.434 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           1.151    20.585    U11/vga_debugger/display_data_reg_0_63_0_2_i_137_n_9
    SLICE_X21Y171        LUT6 (Prop_lut6_I5_O)        0.299    20.884 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_58/O
                         net (fo=1, routed)           1.192    22.076    U11/vga_debugger/display_data_reg_0_63_0_2_i_58_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.200 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_28/O
                         net (fo=1, routed)           0.282    22.482    U11/vga_debugger/display_data_reg_0_63_0_2_i_28_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I4_O)        0.124    22.606 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_10/O
                         net (fo=6, routed)           1.697    24.303    U11/vga_debugger/display_data_reg_0_63_0_2_i_10_n_9
    SLICE_X35Y140        LUT3 (Prop_lut3_I1_O)        0.149    24.452 r  U11/vga_debugger/display_data_reg_640_703_6_7_i_1/O
                         net (fo=126, routed)         5.334    29.786    U11/vga_display/display_data_reg_3072_3135_6_7/D
    SLICE_X30Y125        RAMD64E                                      r  U11/vga_display/display_data_reg_3072_3135_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_3072_3135_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.786ns  (logic 1.741ns (5.845%)  route 28.045ns (94.155%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[8]/C
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_debugger/display_addr_reg[8]/Q
                         net (fo=628, routed)        15.955    16.411    U1/U3/ID3/display_data_reg_0_63_0_2_i_655[3]
    SLICE_X18Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.535 r  U1/U3/ID3/display_data_reg_0_63_0_2_i_824/O
                         net (fo=1, routed)           0.960    17.495    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_0
    SLICE_X22Y162        LUT5 (Prop_lut5_I0_O)        0.124    17.619 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_599/O
                         net (fo=1, routed)           1.474    19.093    U11/vga_debugger/display_data_reg_0_63_0_2_i_599_n_9
    SLICE_X22Y173        LUT5 (Prop_lut5_I0_O)        0.124    19.217 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_314/O
                         net (fo=1, routed)           0.000    19.217    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_n_9
    SLICE_X22Y173        MUXF7 (Prop_muxf7_I1_O)      0.217    19.434 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           1.151    20.585    U11/vga_debugger/display_data_reg_0_63_0_2_i_137_n_9
    SLICE_X21Y171        LUT6 (Prop_lut6_I5_O)        0.299    20.884 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_58/O
                         net (fo=1, routed)           1.192    22.076    U11/vga_debugger/display_data_reg_0_63_0_2_i_58_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.200 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_28/O
                         net (fo=1, routed)           0.282    22.482    U11/vga_debugger/display_data_reg_0_63_0_2_i_28_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I4_O)        0.124    22.606 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_10/O
                         net (fo=6, routed)           1.697    24.303    U11/vga_debugger/display_data_reg_0_63_0_2_i_10_n_9
    SLICE_X35Y140        LUT3 (Prop_lut3_I1_O)        0.149    24.452 r  U11/vga_debugger/display_data_reg_640_703_6_7_i_1/O
                         net (fo=126, routed)         5.334    29.786    U11/vga_display/display_data_reg_3072_3135_6_7/D
    SLICE_X30Y125        RAMD64E                                      r  U11/vga_display/display_data_reg_3072_3135_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_3200_3263_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.655ns  (logic 1.741ns (5.871%)  route 27.914ns (94.129%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[8]/C
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_debugger/display_addr_reg[8]/Q
                         net (fo=628, routed)        15.955    16.411    U1/U3/ID3/display_data_reg_0_63_0_2_i_655[3]
    SLICE_X18Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.535 r  U1/U3/ID3/display_data_reg_0_63_0_2_i_824/O
                         net (fo=1, routed)           0.960    17.495    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_0
    SLICE_X22Y162        LUT5 (Prop_lut5_I0_O)        0.124    17.619 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_599/O
                         net (fo=1, routed)           1.474    19.093    U11/vga_debugger/display_data_reg_0_63_0_2_i_599_n_9
    SLICE_X22Y173        LUT5 (Prop_lut5_I0_O)        0.124    19.217 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_314/O
                         net (fo=1, routed)           0.000    19.217    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_n_9
    SLICE_X22Y173        MUXF7 (Prop_muxf7_I1_O)      0.217    19.434 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           1.151    20.585    U11/vga_debugger/display_data_reg_0_63_0_2_i_137_n_9
    SLICE_X21Y171        LUT6 (Prop_lut6_I5_O)        0.299    20.884 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_58/O
                         net (fo=1, routed)           1.192    22.076    U11/vga_debugger/display_data_reg_0_63_0_2_i_58_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.200 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_28/O
                         net (fo=1, routed)           0.282    22.482    U11/vga_debugger/display_data_reg_0_63_0_2_i_28_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I4_O)        0.124    22.606 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_10/O
                         net (fo=6, routed)           1.697    24.303    U11/vga_debugger/display_data_reg_0_63_0_2_i_10_n_9
    SLICE_X35Y140        LUT3 (Prop_lut3_I1_O)        0.149    24.452 r  U11/vga_debugger/display_data_reg_640_703_6_7_i_1/O
                         net (fo=126, routed)         5.203    29.655    U11/vga_display/display_data_reg_3200_3263_6_7/D
    SLICE_X42Y124        RAMD64E                                      r  U11/vga_display/display_data_reg_3200_3263_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_3200_3263_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.655ns  (logic 1.741ns (5.871%)  route 27.914ns (94.129%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[8]/C
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_debugger/display_addr_reg[8]/Q
                         net (fo=628, routed)        15.955    16.411    U1/U3/ID3/display_data_reg_0_63_0_2_i_655[3]
    SLICE_X18Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.535 r  U1/U3/ID3/display_data_reg_0_63_0_2_i_824/O
                         net (fo=1, routed)           0.960    17.495    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_0
    SLICE_X22Y162        LUT5 (Prop_lut5_I0_O)        0.124    17.619 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_599/O
                         net (fo=1, routed)           1.474    19.093    U11/vga_debugger/display_data_reg_0_63_0_2_i_599_n_9
    SLICE_X22Y173        LUT5 (Prop_lut5_I0_O)        0.124    19.217 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_314/O
                         net (fo=1, routed)           0.000    19.217    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_n_9
    SLICE_X22Y173        MUXF7 (Prop_muxf7_I1_O)      0.217    19.434 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           1.151    20.585    U11/vga_debugger/display_data_reg_0_63_0_2_i_137_n_9
    SLICE_X21Y171        LUT6 (Prop_lut6_I5_O)        0.299    20.884 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_58/O
                         net (fo=1, routed)           1.192    22.076    U11/vga_debugger/display_data_reg_0_63_0_2_i_58_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.200 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_28/O
                         net (fo=1, routed)           0.282    22.482    U11/vga_debugger/display_data_reg_0_63_0_2_i_28_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I4_O)        0.124    22.606 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_10/O
                         net (fo=6, routed)           1.697    24.303    U11/vga_debugger/display_data_reg_0_63_0_2_i_10_n_9
    SLICE_X35Y140        LUT3 (Prop_lut3_I1_O)        0.149    24.452 r  U11/vga_debugger/display_data_reg_640_703_6_7_i_1/O
                         net (fo=126, routed)         5.203    29.655    U11/vga_display/display_data_reg_3200_3263_6_7/D
    SLICE_X42Y124        RAMD64E                                      r  U11/vga_display/display_data_reg_3200_3263_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_3136_3199_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.645ns  (logic 1.741ns (5.873%)  route 27.904ns (94.127%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[8]/C
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_debugger/display_addr_reg[8]/Q
                         net (fo=628, routed)        15.955    16.411    U1/U3/ID3/display_data_reg_0_63_0_2_i_655[3]
    SLICE_X18Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.535 r  U1/U3/ID3/display_data_reg_0_63_0_2_i_824/O
                         net (fo=1, routed)           0.960    17.495    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_0
    SLICE_X22Y162        LUT5 (Prop_lut5_I0_O)        0.124    17.619 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_599/O
                         net (fo=1, routed)           1.474    19.093    U11/vga_debugger/display_data_reg_0_63_0_2_i_599_n_9
    SLICE_X22Y173        LUT5 (Prop_lut5_I0_O)        0.124    19.217 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_314/O
                         net (fo=1, routed)           0.000    19.217    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_n_9
    SLICE_X22Y173        MUXF7 (Prop_muxf7_I1_O)      0.217    19.434 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           1.151    20.585    U11/vga_debugger/display_data_reg_0_63_0_2_i_137_n_9
    SLICE_X21Y171        LUT6 (Prop_lut6_I5_O)        0.299    20.884 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_58/O
                         net (fo=1, routed)           1.192    22.076    U11/vga_debugger/display_data_reg_0_63_0_2_i_58_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.200 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_28/O
                         net (fo=1, routed)           0.282    22.482    U11/vga_debugger/display_data_reg_0_63_0_2_i_28_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I4_O)        0.124    22.606 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_10/O
                         net (fo=6, routed)           1.697    24.303    U11/vga_debugger/display_data_reg_0_63_0_2_i_10_n_9
    SLICE_X35Y140        LUT3 (Prop_lut3_I1_O)        0.149    24.452 r  U11/vga_debugger/display_data_reg_640_703_6_7_i_1/O
                         net (fo=126, routed)         5.193    29.645    U11/vga_display/display_data_reg_3136_3199_6_7/D
    SLICE_X42Y123        RAMD64E                                      r  U11/vga_display/display_data_reg_3136_3199_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_debugger/display_addr_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U11/vga_display/display_data_reg_3136_3199_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.645ns  (logic 1.741ns (5.873%)  route 27.904ns (94.127%))
  Logic Levels:           9  (FDRE=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y131        FDRE                         0.000     0.000 r  U11/vga_debugger/display_addr_reg[8]/C
    SLICE_X36Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U11/vga_debugger/display_addr_reg[8]/Q
                         net (fo=628, routed)        15.955    16.411    U1/U3/ID3/display_data_reg_0_63_0_2_i_655[3]
    SLICE_X18Y161        LUT6 (Prop_lut6_I1_O)        0.124    16.535 r  U1/U3/ID3/display_data_reg_0_63_0_2_i_824/O
                         net (fo=1, routed)           0.960    17.495    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_0
    SLICE_X22Y162        LUT5 (Prop_lut5_I0_O)        0.124    17.619 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_599/O
                         net (fo=1, routed)           1.474    19.093    U11/vga_debugger/display_data_reg_0_63_0_2_i_599_n_9
    SLICE_X22Y173        LUT5 (Prop_lut5_I0_O)        0.124    19.217 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_314/O
                         net (fo=1, routed)           0.000    19.217    U11/vga_debugger/display_data_reg_0_63_0_2_i_314_n_9
    SLICE_X22Y173        MUXF7 (Prop_muxf7_I1_O)      0.217    19.434 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_137/O
                         net (fo=1, routed)           1.151    20.585    U11/vga_debugger/display_data_reg_0_63_0_2_i_137_n_9
    SLICE_X21Y171        LUT6 (Prop_lut6_I5_O)        0.299    20.884 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_58/O
                         net (fo=1, routed)           1.192    22.076    U11/vga_debugger/display_data_reg_0_63_0_2_i_58_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I3_O)        0.124    22.200 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_28/O
                         net (fo=1, routed)           0.282    22.482    U11/vga_debugger/display_data_reg_0_63_0_2_i_28_n_9
    SLICE_X30Y165        LUT6 (Prop_lut6_I4_O)        0.124    22.606 r  U11/vga_debugger/display_data_reg_0_63_0_2_i_10/O
                         net (fo=6, routed)           1.697    24.303    U11/vga_debugger/display_data_reg_0_63_0_2_i_10_n_9
    SLICE_X35Y140        LUT3 (Prop_lut3_I1_O)        0.149    24.452 r  U11/vga_debugger/display_data_reg_640_703_6_7_i_1/O
                         net (fo=126, routed)         5.193    29.645    U11/vga_display/display_data_reg_3136_3199_6_7/D
    SLICE_X42Y123        RAMD64E                                      r  U11/vga_display/display_data_reg_3136_3199_6_7/SP/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/K4/PC_plus_4_out_IDEX_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U6/PC_plus_4_out_EXMEM_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.181ns  (logic 0.128ns (70.559%)  route 0.053ns (29.441%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDCE                         0.000     0.000 r  U1/K4/PC_plus_4_out_IDEX_reg[5]/C
    SLICE_X43Y142        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/K4/PC_plus_4_out_IDEX_reg[5]/Q
                         net (fo=1, routed)           0.053     0.181    U1/U6/PC_plus_4_out_EXMEM_reg[31]_1[5]
    SLICE_X43Y142        FDCE                                         r  U1/U6/PC_plus_4_out_EXMEM_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/K4/PC_plus_imm_out_IDEX_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U6/PC_plus_imm_out_EXMEM_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDCE                         0.000     0.000 r  U1/K4/PC_plus_imm_out_IDEX_reg[11]/C
    SLICE_X44Y148        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/K4/PC_plus_imm_out_IDEX_reg[11]/Q
                         net (fo=1, routed)           0.059     0.187    U1/U6/PC_plus_imm_out_EXMEM_reg[31]_1[11]
    SLICE_X45Y148        FDCE                                         r  U1/U6/PC_plus_imm_out_EXMEM_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U6/PC_plus_4_out_EXMEM_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U8/PC_plus_4_out_MEMWB_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y142        FDCE                         0.000     0.000 r  U1/U6/PC_plus_4_out_EXMEM_reg[5]/C
    SLICE_X43Y142        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/U6/PC_plus_4_out_EXMEM_reg[5]/Q
                         net (fo=4, routed)           0.068     0.209    U1/U8/PC_plus_4_out_MEMWB_reg[31]_0[5]
    SLICE_X43Y142        FDCE                                         r  U1/U8/PC_plus_4_out_MEMWB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U6/PC_plus_imm_out_EXMEM_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U8/PC_plus_imm_out_MEMWB_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.164ns (70.660%)  route 0.068ns (29.340%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y145        FDCE                         0.000     0.000 r  U1/U6/PC_plus_imm_out_EXMEM_reg[5]/C
    SLICE_X42Y145        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/U6/PC_plus_imm_out_EXMEM_reg[5]/Q
                         net (fo=4, routed)           0.068     0.232    U1/U8/PC_plus_imm_out_MEMWB_reg[31]_1[5]
    SLICE_X42Y145        FDCE                                         r  U1/U8/PC_plus_imm_out_MEMWB_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U6/imm_out_EXMEM_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U8/imm_out_MEMWB_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y152        FDCE                         0.000     0.000 r  U1/U6/imm_out_EXMEM_reg[16]/C
    SLICE_X55Y152        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/U6/imm_out_EXMEM_reg[16]/Q
                         net (fo=4, routed)           0.091     0.232    U1/U8/imm_out_MEMWB_reg[31]_0[16]
    SLICE_X55Y152        FDCE                                         r  U1/U8/imm_out_MEMWB_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U6/imm_out_EXMEM_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U8/imm_out_MEMWB_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.141ns (60.233%)  route 0.093ns (39.767%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y145        FDCE                         0.000     0.000 r  U1/U6/imm_out_EXMEM_reg[6]/C
    SLICE_X44Y145        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/U6/imm_out_EXMEM_reg[6]/Q
                         net (fo=4, routed)           0.093     0.234    U1/U8/imm_out_MEMWB_reg[31]_0[6]
    SLICE_X44Y145        FDCE                                         r  U1/U8/imm_out_MEMWB_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/K4/PC_plus_imm_out_IDEX_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U6/PC_plus_imm_out_EXMEM_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDCE                         0.000     0.000 r  U1/K4/PC_plus_imm_out_IDEX_reg[7]/C
    SLICE_X45Y147        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/K4/PC_plus_imm_out_IDEX_reg[7]/Q
                         net (fo=1, routed)           0.114     0.242    U1/U6/PC_plus_imm_out_EXMEM_reg[31]_1[7]
    SLICE_X45Y146        FDCE                                         r  U1/U6/PC_plus_imm_out_EXMEM_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/K4/PC_plus_imm_out_IDEX_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U6/PC_plus_imm_out_EXMEM_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.542%)  route 0.116ns (47.458%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y155        FDCE                         0.000     0.000 r  U1/K4/PC_plus_imm_out_IDEX_reg[31]/C
    SLICE_X53Y155        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/K4/PC_plus_imm_out_IDEX_reg[31]/Q
                         net (fo=1, routed)           0.116     0.244    U1/U6/PC_plus_imm_out_EXMEM_reg[31]_1[31]
    SLICE_X53Y156        FDCE                                         r  U1/U6/PC_plus_imm_out_EXMEM_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/U6/imm_out_EXMEM_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U8/imm_out_MEMWB_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.164ns (67.167%)  route 0.080ns (32.833%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y150        FDCE                         0.000     0.000 r  U1/U6/imm_out_EXMEM_reg[14]/C
    SLICE_X54Y150        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U1/U6/imm_out_EXMEM_reg[14]/Q
                         net (fo=4, routed)           0.080     0.244    U1/U8/imm_out_MEMWB_reg[31]_0[14]
    SLICE_X54Y150        FDCE                                         r  U1/U8/imm_out_MEMWB_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/K4/PC_plus_imm_out_IDEX_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/U6/PC_plus_imm_out_EXMEM_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y157        FDCE                         0.000     0.000 r  U1/K4/PC_plus_imm_out_IDEX_reg[25]/C
    SLICE_X48Y157        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/K4/PC_plus_imm_out_IDEX_reg[25]/Q
                         net (fo=1, routed)           0.119     0.247    U1/U6/PC_plus_imm_out_EXMEM_reg[31]_1[25]
    SLICE_X49Y157        FDCE                                         r  U1/U6/PC_plus_imm_out_EXMEM_reg[25]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.040ns  (logic 8.577ns (24.479%)  route 26.462ns (75.521%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.598    -2.424    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  U11/vga_controller/h_count_reg[3]/Q
                         net (fo=19, routed)          1.727    -0.240    U11/vga_controller/h_count_reg[3]
    SLICE_X48Y125        LUT5 (Prop_lut5_I0_O)        0.124    -0.116 f  U11/vga_controller/display_data_reg_0_63_0_2_i_41/O
                         net (fo=6, routed)           1.013     0.897    U11/vga_controller/h_count_reg[3]_0
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124     1.021 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=10, routed)          0.813     1.834    U11/vga_controller/h_count_reg[8]_0
    SLICE_X48Y123        LUT5 (Prop_lut5_I0_O)        0.124     1.958 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=39, routed)          1.048     3.006    U11/vga_controller/h_count_reg[9]_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=6, routed)           0.986     4.116    U11/vga_controller/C__0[1]
    SLICE_X44Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.653 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         3.994     8.647    U11/vga_display/display_data_reg_1792_1855_0_2/ADDRA5
    SLICE_X38Y140        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302     8.949 r  U11/vga_display/display_data_reg_1792_1855_0_2/RAMA/O
                         net (fo=1, routed)           0.836     9.785    U11/vga_display/display_data_reg_1792_1855_0_2_n_9
    SLICE_X41Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.909 r  U11/vga_display/text_ascii_carry_i_129/O
                         net (fo=1, routed)           0.000     9.909    U11/vga_display/text_ascii_carry_i_129_n_9
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.126 r  U11/vga_display/text_ascii_carry_i_63/O
                         net (fo=1, routed)           0.000    10.126    U11/vga_display/text_ascii_carry_i_63_n_9
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    10.220 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           1.306    11.526    U11/vga_display/text_ascii_carry_i_25_n_9
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.316    11.842 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.875    12.717    U11/vga_display/text_ascii0[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124    12.841 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    12.841    U11/vga_display/text_ascii_carry_i_8_n_9
    SLICE_X45Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.088 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.174    14.262    U11/vga_display/font_addr0[0]
    SLICE_X45Y122        LUT2 (Prop_lut2_I0_O)        0.299    14.561 r  U11/vga_display/Blue_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.561    U11/vga_display/Blue_OBUF[3]_inst_i_77_n_9
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.788 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[1]
                         net (fo=413, routed)         4.083    18.871    U11/vga_display/Blue_OBUF[3]_inst_i_32_0[1]
    SLICE_X46Y114        LUT3 (Prop_lut3_I1_O)        0.303    19.174 r  U11/vga_display/Blue_OBUF[3]_inst_i_438/O
                         net (fo=1, routed)           0.000    19.174    U11/vga_display/Blue_OBUF[3]_inst_i_438_n_9
    SLICE_X46Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    19.383 r  U11/vga_display/Blue_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           1.012    20.395    U11/vga_display/Blue_OBUF[3]_inst_i_209_n_9
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.297    20.692 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    20.692    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_9
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I1_O)      0.245    20.937 r  U11/vga_display/Blue_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.786    21.722    U11/vga_display/Blue_OBUF[3]_inst_i_40_n_9
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.298    22.020 r  U11/vga_display/Blue_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.191    23.211    U11/vga_display/font_data[2]
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124    23.335 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.469    23.805    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.149    29.077    Red_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    32.616 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.616    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.896ns  (logic 8.574ns (24.571%)  route 26.321ns (75.429%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.598    -2.424    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  U11/vga_controller/h_count_reg[3]/Q
                         net (fo=19, routed)          1.727    -0.240    U11/vga_controller/h_count_reg[3]
    SLICE_X48Y125        LUT5 (Prop_lut5_I0_O)        0.124    -0.116 f  U11/vga_controller/display_data_reg_0_63_0_2_i_41/O
                         net (fo=6, routed)           1.013     0.897    U11/vga_controller/h_count_reg[3]_0
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124     1.021 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=10, routed)          0.813     1.834    U11/vga_controller/h_count_reg[8]_0
    SLICE_X48Y123        LUT5 (Prop_lut5_I0_O)        0.124     1.958 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=39, routed)          1.048     3.006    U11/vga_controller/h_count_reg[9]_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=6, routed)           0.986     4.116    U11/vga_controller/C__0[1]
    SLICE_X44Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.653 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         3.994     8.647    U11/vga_display/display_data_reg_1792_1855_0_2/ADDRA5
    SLICE_X38Y140        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302     8.949 r  U11/vga_display/display_data_reg_1792_1855_0_2/RAMA/O
                         net (fo=1, routed)           0.836     9.785    U11/vga_display/display_data_reg_1792_1855_0_2_n_9
    SLICE_X41Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.909 r  U11/vga_display/text_ascii_carry_i_129/O
                         net (fo=1, routed)           0.000     9.909    U11/vga_display/text_ascii_carry_i_129_n_9
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.126 r  U11/vga_display/text_ascii_carry_i_63/O
                         net (fo=1, routed)           0.000    10.126    U11/vga_display/text_ascii_carry_i_63_n_9
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    10.220 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           1.306    11.526    U11/vga_display/text_ascii_carry_i_25_n_9
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.316    11.842 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.875    12.717    U11/vga_display/text_ascii0[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124    12.841 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    12.841    U11/vga_display/text_ascii_carry_i_8_n_9
    SLICE_X45Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.088 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.174    14.262    U11/vga_display/font_addr0[0]
    SLICE_X45Y122        LUT2 (Prop_lut2_I0_O)        0.299    14.561 r  U11/vga_display/Blue_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.561    U11/vga_display/Blue_OBUF[3]_inst_i_77_n_9
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.788 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[1]
                         net (fo=413, routed)         4.083    18.871    U11/vga_display/Blue_OBUF[3]_inst_i_32_0[1]
    SLICE_X46Y114        LUT3 (Prop_lut3_I1_O)        0.303    19.174 r  U11/vga_display/Blue_OBUF[3]_inst_i_438/O
                         net (fo=1, routed)           0.000    19.174    U11/vga_display/Blue_OBUF[3]_inst_i_438_n_9
    SLICE_X46Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    19.383 r  U11/vga_display/Blue_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           1.012    20.395    U11/vga_display/Blue_OBUF[3]_inst_i_209_n_9
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.297    20.692 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    20.692    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_9
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I1_O)      0.245    20.937 r  U11/vga_display/Blue_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.786    21.722    U11/vga_display/Blue_OBUF[3]_inst_i_40_n_9
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.298    22.020 r  U11/vga_display/Blue_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.191    23.211    U11/vga_display/font_data[2]
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124    23.335 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.469    23.805    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.008    28.936    Red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    32.472 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.472    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.756ns  (logic 8.586ns (24.703%)  route 26.170ns (75.297%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.598    -2.424    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  U11/vga_controller/h_count_reg[3]/Q
                         net (fo=19, routed)          1.727    -0.240    U11/vga_controller/h_count_reg[3]
    SLICE_X48Y125        LUT5 (Prop_lut5_I0_O)        0.124    -0.116 f  U11/vga_controller/display_data_reg_0_63_0_2_i_41/O
                         net (fo=6, routed)           1.013     0.897    U11/vga_controller/h_count_reg[3]_0
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124     1.021 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=10, routed)          0.813     1.834    U11/vga_controller/h_count_reg[8]_0
    SLICE_X48Y123        LUT5 (Prop_lut5_I0_O)        0.124     1.958 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=39, routed)          1.048     3.006    U11/vga_controller/h_count_reg[9]_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=6, routed)           0.986     4.116    U11/vga_controller/C__0[1]
    SLICE_X44Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.653 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         3.994     8.647    U11/vga_display/display_data_reg_1792_1855_0_2/ADDRA5
    SLICE_X38Y140        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302     8.949 r  U11/vga_display/display_data_reg_1792_1855_0_2/RAMA/O
                         net (fo=1, routed)           0.836     9.785    U11/vga_display/display_data_reg_1792_1855_0_2_n_9
    SLICE_X41Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.909 r  U11/vga_display/text_ascii_carry_i_129/O
                         net (fo=1, routed)           0.000     9.909    U11/vga_display/text_ascii_carry_i_129_n_9
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.126 r  U11/vga_display/text_ascii_carry_i_63/O
                         net (fo=1, routed)           0.000    10.126    U11/vga_display/text_ascii_carry_i_63_n_9
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    10.220 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           1.306    11.526    U11/vga_display/text_ascii_carry_i_25_n_9
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.316    11.842 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.875    12.717    U11/vga_display/text_ascii0[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124    12.841 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    12.841    U11/vga_display/text_ascii_carry_i_8_n_9
    SLICE_X45Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.088 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.174    14.262    U11/vga_display/font_addr0[0]
    SLICE_X45Y122        LUT2 (Prop_lut2_I0_O)        0.299    14.561 r  U11/vga_display/Blue_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.561    U11/vga_display/Blue_OBUF[3]_inst_i_77_n_9
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.788 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[1]
                         net (fo=413, routed)         4.083    18.871    U11/vga_display/Blue_OBUF[3]_inst_i_32_0[1]
    SLICE_X46Y114        LUT3 (Prop_lut3_I1_O)        0.303    19.174 r  U11/vga_display/Blue_OBUF[3]_inst_i_438/O
                         net (fo=1, routed)           0.000    19.174    U11/vga_display/Blue_OBUF[3]_inst_i_438_n_9
    SLICE_X46Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    19.383 r  U11/vga_display/Blue_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           1.012    20.395    U11/vga_display/Blue_OBUF[3]_inst_i_209_n_9
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.297    20.692 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    20.692    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_9
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I1_O)      0.245    20.937 r  U11/vga_display/Blue_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.786    21.722    U11/vga_display/Blue_OBUF[3]_inst_i_40_n_9
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.298    22.020 r  U11/vga_display/Blue_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.191    23.211    U11/vga_display/font_data[2]
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124    23.335 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.469    23.805    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.857    28.786    Red_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    32.333 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    32.333    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.605ns  (logic 8.585ns (24.810%)  route 26.020ns (75.190%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.598    -2.424    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  U11/vga_controller/h_count_reg[3]/Q
                         net (fo=19, routed)          1.727    -0.240    U11/vga_controller/h_count_reg[3]
    SLICE_X48Y125        LUT5 (Prop_lut5_I0_O)        0.124    -0.116 f  U11/vga_controller/display_data_reg_0_63_0_2_i_41/O
                         net (fo=6, routed)           1.013     0.897    U11/vga_controller/h_count_reg[3]_0
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124     1.021 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=10, routed)          0.813     1.834    U11/vga_controller/h_count_reg[8]_0
    SLICE_X48Y123        LUT5 (Prop_lut5_I0_O)        0.124     1.958 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=39, routed)          1.048     3.006    U11/vga_controller/h_count_reg[9]_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=6, routed)           0.986     4.116    U11/vga_controller/C__0[1]
    SLICE_X44Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.653 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         3.994     8.647    U11/vga_display/display_data_reg_1792_1855_0_2/ADDRA5
    SLICE_X38Y140        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302     8.949 r  U11/vga_display/display_data_reg_1792_1855_0_2/RAMA/O
                         net (fo=1, routed)           0.836     9.785    U11/vga_display/display_data_reg_1792_1855_0_2_n_9
    SLICE_X41Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.909 r  U11/vga_display/text_ascii_carry_i_129/O
                         net (fo=1, routed)           0.000     9.909    U11/vga_display/text_ascii_carry_i_129_n_9
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.126 r  U11/vga_display/text_ascii_carry_i_63/O
                         net (fo=1, routed)           0.000    10.126    U11/vga_display/text_ascii_carry_i_63_n_9
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    10.220 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           1.306    11.526    U11/vga_display/text_ascii_carry_i_25_n_9
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.316    11.842 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.875    12.717    U11/vga_display/text_ascii0[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124    12.841 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    12.841    U11/vga_display/text_ascii_carry_i_8_n_9
    SLICE_X45Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.088 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.174    14.262    U11/vga_display/font_addr0[0]
    SLICE_X45Y122        LUT2 (Prop_lut2_I0_O)        0.299    14.561 r  U11/vga_display/Blue_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.561    U11/vga_display/Blue_OBUF[3]_inst_i_77_n_9
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.788 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[1]
                         net (fo=413, routed)         4.083    18.871    U11/vga_display/Blue_OBUF[3]_inst_i_32_0[1]
    SLICE_X46Y114        LUT3 (Prop_lut3_I1_O)        0.303    19.174 r  U11/vga_display/Blue_OBUF[3]_inst_i_438/O
                         net (fo=1, routed)           0.000    19.174    U11/vga_display/Blue_OBUF[3]_inst_i_438_n_9
    SLICE_X46Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    19.383 r  U11/vga_display/Blue_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           1.012    20.395    U11/vga_display/Blue_OBUF[3]_inst_i_209_n_9
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.297    20.692 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    20.692    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_9
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I1_O)      0.245    20.937 r  U11/vga_display/Blue_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.786    21.722    U11/vga_display/Blue_OBUF[3]_inst_i_40_n_9
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.298    22.020 r  U11/vga_display/Blue_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.191    23.211    U11/vga_display/font_data[2]
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124    23.335 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.469    23.805    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.706    28.635    Red_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    32.181 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.181    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.454ns  (logic 8.585ns (24.919%)  route 25.869ns (75.081%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.598    -2.424    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  U11/vga_controller/h_count_reg[3]/Q
                         net (fo=19, routed)          1.727    -0.240    U11/vga_controller/h_count_reg[3]
    SLICE_X48Y125        LUT5 (Prop_lut5_I0_O)        0.124    -0.116 f  U11/vga_controller/display_data_reg_0_63_0_2_i_41/O
                         net (fo=6, routed)           1.013     0.897    U11/vga_controller/h_count_reg[3]_0
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124     1.021 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=10, routed)          0.813     1.834    U11/vga_controller/h_count_reg[8]_0
    SLICE_X48Y123        LUT5 (Prop_lut5_I0_O)        0.124     1.958 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=39, routed)          1.048     3.006    U11/vga_controller/h_count_reg[9]_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=6, routed)           0.986     4.116    U11/vga_controller/C__0[1]
    SLICE_X44Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.653 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         3.994     8.647    U11/vga_display/display_data_reg_1792_1855_0_2/ADDRA5
    SLICE_X38Y140        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302     8.949 r  U11/vga_display/display_data_reg_1792_1855_0_2/RAMA/O
                         net (fo=1, routed)           0.836     9.785    U11/vga_display/display_data_reg_1792_1855_0_2_n_9
    SLICE_X41Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.909 r  U11/vga_display/text_ascii_carry_i_129/O
                         net (fo=1, routed)           0.000     9.909    U11/vga_display/text_ascii_carry_i_129_n_9
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.126 r  U11/vga_display/text_ascii_carry_i_63/O
                         net (fo=1, routed)           0.000    10.126    U11/vga_display/text_ascii_carry_i_63_n_9
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    10.220 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           1.306    11.526    U11/vga_display/text_ascii_carry_i_25_n_9
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.316    11.842 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.875    12.717    U11/vga_display/text_ascii0[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124    12.841 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    12.841    U11/vga_display/text_ascii_carry_i_8_n_9
    SLICE_X45Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.088 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.174    14.262    U11/vga_display/font_addr0[0]
    SLICE_X45Y122        LUT2 (Prop_lut2_I0_O)        0.299    14.561 r  U11/vga_display/Blue_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.561    U11/vga_display/Blue_OBUF[3]_inst_i_77_n_9
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.788 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[1]
                         net (fo=413, routed)         4.083    18.871    U11/vga_display/Blue_OBUF[3]_inst_i_32_0[1]
    SLICE_X46Y114        LUT3 (Prop_lut3_I1_O)        0.303    19.174 r  U11/vga_display/Blue_OBUF[3]_inst_i_438/O
                         net (fo=1, routed)           0.000    19.174    U11/vga_display/Blue_OBUF[3]_inst_i_438_n_9
    SLICE_X46Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    19.383 r  U11/vga_display/Blue_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           1.012    20.395    U11/vga_display/Blue_OBUF[3]_inst_i_209_n_9
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.297    20.692 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    20.692    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_9
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I1_O)      0.245    20.937 r  U11/vga_display/Blue_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.786    21.722    U11/vga_display/Blue_OBUF[3]_inst_i_40_n_9
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.298    22.020 r  U11/vga_display/Blue_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.191    23.211    U11/vga_display/font_data[2]
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124    23.335 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.469    23.805    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.555    28.484    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    32.030 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.030    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.301ns  (logic 8.584ns (25.024%)  route 25.718ns (74.976%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.598    -2.424    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  U11/vga_controller/h_count_reg[3]/Q
                         net (fo=19, routed)          1.727    -0.240    U11/vga_controller/h_count_reg[3]
    SLICE_X48Y125        LUT5 (Prop_lut5_I0_O)        0.124    -0.116 f  U11/vga_controller/display_data_reg_0_63_0_2_i_41/O
                         net (fo=6, routed)           1.013     0.897    U11/vga_controller/h_count_reg[3]_0
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124     1.021 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=10, routed)          0.813     1.834    U11/vga_controller/h_count_reg[8]_0
    SLICE_X48Y123        LUT5 (Prop_lut5_I0_O)        0.124     1.958 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=39, routed)          1.048     3.006    U11/vga_controller/h_count_reg[9]_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=6, routed)           0.986     4.116    U11/vga_controller/C__0[1]
    SLICE_X44Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.653 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         3.994     8.647    U11/vga_display/display_data_reg_1792_1855_0_2/ADDRA5
    SLICE_X38Y140        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302     8.949 r  U11/vga_display/display_data_reg_1792_1855_0_2/RAMA/O
                         net (fo=1, routed)           0.836     9.785    U11/vga_display/display_data_reg_1792_1855_0_2_n_9
    SLICE_X41Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.909 r  U11/vga_display/text_ascii_carry_i_129/O
                         net (fo=1, routed)           0.000     9.909    U11/vga_display/text_ascii_carry_i_129_n_9
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.126 r  U11/vga_display/text_ascii_carry_i_63/O
                         net (fo=1, routed)           0.000    10.126    U11/vga_display/text_ascii_carry_i_63_n_9
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    10.220 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           1.306    11.526    U11/vga_display/text_ascii_carry_i_25_n_9
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.316    11.842 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.875    12.717    U11/vga_display/text_ascii0[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124    12.841 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    12.841    U11/vga_display/text_ascii_carry_i_8_n_9
    SLICE_X45Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.088 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.174    14.262    U11/vga_display/font_addr0[0]
    SLICE_X45Y122        LUT2 (Prop_lut2_I0_O)        0.299    14.561 r  U11/vga_display/Blue_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.561    U11/vga_display/Blue_OBUF[3]_inst_i_77_n_9
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.788 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[1]
                         net (fo=413, routed)         4.083    18.871    U11/vga_display/Blue_OBUF[3]_inst_i_32_0[1]
    SLICE_X46Y114        LUT3 (Prop_lut3_I1_O)        0.303    19.174 r  U11/vga_display/Blue_OBUF[3]_inst_i_438/O
                         net (fo=1, routed)           0.000    19.174    U11/vga_display/Blue_OBUF[3]_inst_i_438_n_9
    SLICE_X46Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    19.383 r  U11/vga_display/Blue_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           1.012    20.395    U11/vga_display/Blue_OBUF[3]_inst_i_209_n_9
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.297    20.692 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    20.692    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_9
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I1_O)      0.245    20.937 r  U11/vga_display/Blue_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.786    21.722    U11/vga_display/Blue_OBUF[3]_inst_i_40_n_9
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.298    22.020 r  U11/vga_display/Blue_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.191    23.211    U11/vga_display/font_data[2]
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124    23.335 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.469    23.805    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.404    28.333    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    31.877 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.877    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.157ns  (logic 8.591ns (25.150%)  route 25.567ns (74.850%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.598    -2.424    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  U11/vga_controller/h_count_reg[3]/Q
                         net (fo=19, routed)          1.727    -0.240    U11/vga_controller/h_count_reg[3]
    SLICE_X48Y125        LUT5 (Prop_lut5_I0_O)        0.124    -0.116 f  U11/vga_controller/display_data_reg_0_63_0_2_i_41/O
                         net (fo=6, routed)           1.013     0.897    U11/vga_controller/h_count_reg[3]_0
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124     1.021 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=10, routed)          0.813     1.834    U11/vga_controller/h_count_reg[8]_0
    SLICE_X48Y123        LUT5 (Prop_lut5_I0_O)        0.124     1.958 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=39, routed)          1.048     3.006    U11/vga_controller/h_count_reg[9]_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=6, routed)           0.986     4.116    U11/vga_controller/C__0[1]
    SLICE_X44Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.653 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         3.994     8.647    U11/vga_display/display_data_reg_1792_1855_0_2/ADDRA5
    SLICE_X38Y140        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302     8.949 r  U11/vga_display/display_data_reg_1792_1855_0_2/RAMA/O
                         net (fo=1, routed)           0.836     9.785    U11/vga_display/display_data_reg_1792_1855_0_2_n_9
    SLICE_X41Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.909 r  U11/vga_display/text_ascii_carry_i_129/O
                         net (fo=1, routed)           0.000     9.909    U11/vga_display/text_ascii_carry_i_129_n_9
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.126 r  U11/vga_display/text_ascii_carry_i_63/O
                         net (fo=1, routed)           0.000    10.126    U11/vga_display/text_ascii_carry_i_63_n_9
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    10.220 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           1.306    11.526    U11/vga_display/text_ascii_carry_i_25_n_9
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.316    11.842 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.875    12.717    U11/vga_display/text_ascii0[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124    12.841 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    12.841    U11/vga_display/text_ascii_carry_i_8_n_9
    SLICE_X45Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.088 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.174    14.262    U11/vga_display/font_addr0[0]
    SLICE_X45Y122        LUT2 (Prop_lut2_I0_O)        0.299    14.561 r  U11/vga_display/Blue_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.561    U11/vga_display/Blue_OBUF[3]_inst_i_77_n_9
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.788 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[1]
                         net (fo=413, routed)         4.083    18.871    U11/vga_display/Blue_OBUF[3]_inst_i_32_0[1]
    SLICE_X46Y114        LUT3 (Prop_lut3_I1_O)        0.303    19.174 r  U11/vga_display/Blue_OBUF[3]_inst_i_438/O
                         net (fo=1, routed)           0.000    19.174    U11/vga_display/Blue_OBUF[3]_inst_i_438_n_9
    SLICE_X46Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    19.383 r  U11/vga_display/Blue_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           1.012    20.395    U11/vga_display/Blue_OBUF[3]_inst_i_209_n_9
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.297    20.692 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    20.692    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_9
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I1_O)      0.245    20.937 r  U11/vga_display/Blue_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.786    21.722    U11/vga_display/Blue_OBUF[3]_inst_i_40_n_9
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.298    22.020 r  U11/vga_display/Blue_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.191    23.211    U11/vga_display/font_data[2]
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124    23.335 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.469    23.805    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.253    28.182    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    31.733 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.733    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.006ns  (logic 8.590ns (25.261%)  route 25.416ns (74.739%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.598    -2.424    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  U11/vga_controller/h_count_reg[3]/Q
                         net (fo=19, routed)          1.727    -0.240    U11/vga_controller/h_count_reg[3]
    SLICE_X48Y125        LUT5 (Prop_lut5_I0_O)        0.124    -0.116 f  U11/vga_controller/display_data_reg_0_63_0_2_i_41/O
                         net (fo=6, routed)           1.013     0.897    U11/vga_controller/h_count_reg[3]_0
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124     1.021 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=10, routed)          0.813     1.834    U11/vga_controller/h_count_reg[8]_0
    SLICE_X48Y123        LUT5 (Prop_lut5_I0_O)        0.124     1.958 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=39, routed)          1.048     3.006    U11/vga_controller/h_count_reg[9]_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=6, routed)           0.986     4.116    U11/vga_controller/C__0[1]
    SLICE_X44Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.653 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         3.994     8.647    U11/vga_display/display_data_reg_1792_1855_0_2/ADDRA5
    SLICE_X38Y140        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302     8.949 r  U11/vga_display/display_data_reg_1792_1855_0_2/RAMA/O
                         net (fo=1, routed)           0.836     9.785    U11/vga_display/display_data_reg_1792_1855_0_2_n_9
    SLICE_X41Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.909 r  U11/vga_display/text_ascii_carry_i_129/O
                         net (fo=1, routed)           0.000     9.909    U11/vga_display/text_ascii_carry_i_129_n_9
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.126 r  U11/vga_display/text_ascii_carry_i_63/O
                         net (fo=1, routed)           0.000    10.126    U11/vga_display/text_ascii_carry_i_63_n_9
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    10.220 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           1.306    11.526    U11/vga_display/text_ascii_carry_i_25_n_9
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.316    11.842 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.875    12.717    U11/vga_display/text_ascii0[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124    12.841 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    12.841    U11/vga_display/text_ascii_carry_i_8_n_9
    SLICE_X45Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.088 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.174    14.262    U11/vga_display/font_addr0[0]
    SLICE_X45Y122        LUT2 (Prop_lut2_I0_O)        0.299    14.561 r  U11/vga_display/Blue_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.561    U11/vga_display/Blue_OBUF[3]_inst_i_77_n_9
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.788 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[1]
                         net (fo=413, routed)         4.083    18.871    U11/vga_display/Blue_OBUF[3]_inst_i_32_0[1]
    SLICE_X46Y114        LUT3 (Prop_lut3_I1_O)        0.303    19.174 r  U11/vga_display/Blue_OBUF[3]_inst_i_438/O
                         net (fo=1, routed)           0.000    19.174    U11/vga_display/Blue_OBUF[3]_inst_i_438_n_9
    SLICE_X46Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    19.383 r  U11/vga_display/Blue_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           1.012    20.395    U11/vga_display/Blue_OBUF[3]_inst_i_209_n_9
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.297    20.692 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    20.692    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_9
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I1_O)      0.245    20.937 r  U11/vga_display/Blue_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.786    21.722    U11/vga_display/Blue_OBUF[3]_inst_i_40_n_9
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.298    22.020 r  U11/vga_display/Blue_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.191    23.211    U11/vga_display/font_data[2]
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124    23.335 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.469    23.805    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          4.102    28.031    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    31.582 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.582    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.685ns  (logic 8.562ns (25.419%)  route 25.122ns (74.581%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.598    -2.424    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  U11/vga_controller/h_count_reg[3]/Q
                         net (fo=19, routed)          1.727    -0.240    U11/vga_controller/h_count_reg[3]
    SLICE_X48Y125        LUT5 (Prop_lut5_I0_O)        0.124    -0.116 f  U11/vga_controller/display_data_reg_0_63_0_2_i_41/O
                         net (fo=6, routed)           1.013     0.897    U11/vga_controller/h_count_reg[3]_0
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124     1.021 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=10, routed)          0.813     1.834    U11/vga_controller/h_count_reg[8]_0
    SLICE_X48Y123        LUT5 (Prop_lut5_I0_O)        0.124     1.958 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=39, routed)          1.048     3.006    U11/vga_controller/h_count_reg[9]_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=6, routed)           0.986     4.116    U11/vga_controller/C__0[1]
    SLICE_X44Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.653 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         3.994     8.647    U11/vga_display/display_data_reg_1792_1855_0_2/ADDRA5
    SLICE_X38Y140        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302     8.949 r  U11/vga_display/display_data_reg_1792_1855_0_2/RAMA/O
                         net (fo=1, routed)           0.836     9.785    U11/vga_display/display_data_reg_1792_1855_0_2_n_9
    SLICE_X41Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.909 r  U11/vga_display/text_ascii_carry_i_129/O
                         net (fo=1, routed)           0.000     9.909    U11/vga_display/text_ascii_carry_i_129_n_9
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.126 r  U11/vga_display/text_ascii_carry_i_63/O
                         net (fo=1, routed)           0.000    10.126    U11/vga_display/text_ascii_carry_i_63_n_9
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    10.220 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           1.306    11.526    U11/vga_display/text_ascii_carry_i_25_n_9
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.316    11.842 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.875    12.717    U11/vga_display/text_ascii0[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124    12.841 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    12.841    U11/vga_display/text_ascii_carry_i_8_n_9
    SLICE_X45Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.088 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.174    14.262    U11/vga_display/font_addr0[0]
    SLICE_X45Y122        LUT2 (Prop_lut2_I0_O)        0.299    14.561 r  U11/vga_display/Blue_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.561    U11/vga_display/Blue_OBUF[3]_inst_i_77_n_9
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.788 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[1]
                         net (fo=413, routed)         4.083    18.871    U11/vga_display/Blue_OBUF[3]_inst_i_32_0[1]
    SLICE_X46Y114        LUT3 (Prop_lut3_I1_O)        0.303    19.174 r  U11/vga_display/Blue_OBUF[3]_inst_i_438/O
                         net (fo=1, routed)           0.000    19.174    U11/vga_display/Blue_OBUF[3]_inst_i_438_n_9
    SLICE_X46Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    19.383 r  U11/vga_display/Blue_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           1.012    20.395    U11/vga_display/Blue_OBUF[3]_inst_i_209_n_9
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.297    20.692 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    20.692    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_9
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I1_O)      0.245    20.937 r  U11/vga_display/Blue_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.786    21.722    U11/vga_display/Blue_OBUF[3]_inst_i_40_n_9
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.298    22.020 r  U11/vga_display/Blue_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.191    23.211    U11/vga_display/font_data[2]
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124    23.335 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.469    23.805    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.809    27.738    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    31.261 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    31.261    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.558ns  (logic 8.587ns (25.589%)  route 24.971ns (74.411%))
  Logic Levels:           22  (CARRY4=3 LUT2=2 LUT3=1 LUT5=3 LUT6=7 MUXF7=3 MUXF8=1 OBUF=1 RAMD64E=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.233     1.233    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.598    -2.424    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.968 r  U11/vga_controller/h_count_reg[3]/Q
                         net (fo=19, routed)          1.727    -0.240    U11/vga_controller/h_count_reg[3]
    SLICE_X48Y125        LUT5 (Prop_lut5_I0_O)        0.124    -0.116 f  U11/vga_controller/display_data_reg_0_63_0_2_i_41/O
                         net (fo=6, routed)           1.013     0.897    U11/vga_controller/h_count_reg[3]_0
    SLICE_X47Y123        LUT5 (Prop_lut5_I2_O)        0.124     1.021 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=10, routed)          0.813     1.834    U11/vga_controller/h_count_reg[8]_0
    SLICE_X48Y123        LUT5 (Prop_lut5_I0_O)        0.124     1.958 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=39, routed)          1.048     3.006    U11/vga_controller/h_count_reg[9]_0
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.124     3.130 r  U11/vga_controller/display_data_reg_0_63_0_2_i_17/O
                         net (fo=6, routed)           0.986     4.116    U11/vga_controller/C__0[1]
    SLICE_X44Y123        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     4.653 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[2]
                         net (fo=446, routed)         3.994     8.647    U11/vga_display/display_data_reg_1792_1855_0_2/ADDRA5
    SLICE_X38Y140        RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.302     8.949 r  U11/vga_display/display_data_reg_1792_1855_0_2/RAMA/O
                         net (fo=1, routed)           0.836     9.785    U11/vga_display/display_data_reg_1792_1855_0_2_n_9
    SLICE_X41Y136        LUT6 (Prop_lut6_I5_O)        0.124     9.909 r  U11/vga_display/text_ascii_carry_i_129/O
                         net (fo=1, routed)           0.000     9.909    U11/vga_display/text_ascii_carry_i_129_n_9
    SLICE_X41Y136        MUXF7 (Prop_muxf7_I1_O)      0.217    10.126 r  U11/vga_display/text_ascii_carry_i_63/O
                         net (fo=1, routed)           0.000    10.126    U11/vga_display/text_ascii_carry_i_63_n_9
    SLICE_X41Y136        MUXF8 (Prop_muxf8_I1_O)      0.094    10.220 r  U11/vga_display/text_ascii_carry_i_25/O
                         net (fo=1, routed)           1.306    11.526    U11/vga_display/text_ascii_carry_i_25_n_9
    SLICE_X44Y128        LUT6 (Prop_lut6_I3_O)        0.316    11.842 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.875    12.717    U11/vga_display/text_ascii0[0]
    SLICE_X45Y125        LUT2 (Prop_lut2_I0_O)        0.124    12.841 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    12.841    U11/vga_display/text_ascii_carry_i_8_n_9
    SLICE_X45Y125        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    13.088 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           1.174    14.262    U11/vga_display/font_addr0[0]
    SLICE_X45Y122        LUT2 (Prop_lut2_I0_O)        0.299    14.561 r  U11/vga_display/Blue_OBUF[3]_inst_i_77/O
                         net (fo=1, routed)           0.000    14.561    U11/vga_display/Blue_OBUF[3]_inst_i_77_n_9
    SLICE_X45Y122        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    14.788 r  U11/vga_display/Blue_OBUF[3]_inst_i_30/O[1]
                         net (fo=413, routed)         4.083    18.871    U11/vga_display/Blue_OBUF[3]_inst_i_32_0[1]
    SLICE_X46Y114        LUT3 (Prop_lut3_I1_O)        0.303    19.174 r  U11/vga_display/Blue_OBUF[3]_inst_i_438/O
                         net (fo=1, routed)           0.000    19.174    U11/vga_display/Blue_OBUF[3]_inst_i_438_n_9
    SLICE_X46Y114        MUXF7 (Prop_muxf7_I0_O)      0.209    19.383 r  U11/vga_display/Blue_OBUF[3]_inst_i_209/O
                         net (fo=1, routed)           1.012    20.395    U11/vga_display/Blue_OBUF[3]_inst_i_209_n_9
    SLICE_X45Y113        LUT6 (Prop_lut6_I3_O)        0.297    20.692 r  U11/vga_display/Blue_OBUF[3]_inst_i_95/O
                         net (fo=1, routed)           0.000    20.692    U11/vga_display/Blue_OBUF[3]_inst_i_95_n_9
    SLICE_X45Y113        MUXF7 (Prop_muxf7_I1_O)      0.245    20.937 r  U11/vga_display/Blue_OBUF[3]_inst_i_40/O
                         net (fo=1, routed)           0.786    21.722    U11/vga_display/Blue_OBUF[3]_inst_i_40_n_9
    SLICE_X43Y115        LUT6 (Prop_lut6_I1_O)        0.298    22.020 r  U11/vga_display/Blue_OBUF[3]_inst_i_16/O
                         net (fo=1, routed)           1.191    23.211    U11/vga_display/font_data[2]
    SLICE_X43Y121        LUT6 (Prop_lut6_I0_O)        0.124    23.335 f  U11/vga_display/Blue_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.469    23.805    U11/vga_display/Blue_OBUF[3]_inst_i_4_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I2_O)        0.124    23.929 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          3.658    27.586    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    31.135 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.135    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/hs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            HSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.406ns (61.349%)  route 0.886ns (38.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.554    -0.860    U11/vga_controller/CLK
    SLICE_X44Y130        FDSE                                         r  U11/vga_controller/hs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y130        FDSE (Prop_fdse_C_Q)         0.141    -0.719 r  U11/vga_controller/hs_reg/Q
                         net (fo=1, routed)           0.886     0.167    HSYNC_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     1.432 r  HSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     1.432    HSYNC
    B11                                                               r  HSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/vs_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSYNC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.407ns (58.793%)  route 0.986ns (41.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.549    -0.865    U11/vga_controller/CLK
    SLICE_X43Y124        FDSE                                         r  U11/vga_controller/vs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y124        FDSE (Prop_fdse_C_Q)         0.141    -0.724 r  U11/vga_controller/vs_reg/Q
                         net (fo=1, routed)           0.986     0.262    VSYNC_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     1.528 r  VSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     1.528    VSYNC
    B12                                                               r  VSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.327ns  (logic 1.485ns (44.645%)  route 1.842ns (55.355%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.548    -0.866    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.725 r  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=22, routed)          0.459    -0.266    U11/vga_display/display_data_reg_0_63_0_2_i_5[1]
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  U11/vga_display/Blue_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.112    -0.109    U11/vga_display/Blue_OBUF[3]_inst_i_7_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.271     1.207    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     2.461 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.461    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.370ns  (logic 1.483ns (44.008%)  route 1.887ns (55.992%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.548    -0.866    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.725 r  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=22, routed)          0.459    -0.266    U11/vga_display/display_data_reg_0_63_0_2_i_5[1]
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  U11/vga_display/Blue_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.112    -0.109    U11/vga_display/Blue_OBUF[3]_inst_i_7_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.317     1.252    Red_OBUF[0]
    A4                   OBUF (Prop_obuf_I_O)         1.252     2.505 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.505    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.391ns  (logic 1.480ns (43.643%)  route 1.911ns (56.357%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.548    -0.866    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.725 r  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=22, routed)          0.459    -0.266    U11/vga_display/display_data_reg_0_63_0_2_i_5[1]
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  U11/vga_display/Blue_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.112    -0.109    U11/vga_display/Blue_OBUF[3]_inst_i_7_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.341     1.276    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.525 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.525    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.436ns  (logic 1.455ns (42.358%)  route 1.980ns (57.642%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.548    -0.866    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.725 r  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=22, routed)          0.459    -0.266    U11/vga_display/display_data_reg_0_63_0_2_i_5[1]
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  U11/vga_display/Blue_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.112    -0.109    U11/vga_display/Blue_OBUF[3]_inst_i_7_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.410     1.346    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         1.224     2.570 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.570    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.593ns  (logic 1.483ns (41.275%)  route 2.110ns (58.725%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.548    -0.866    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.725 r  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=22, routed)          0.459    -0.266    U11/vga_display/display_data_reg_0_63_0_2_i_5[1]
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  U11/vga_display/Blue_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.112    -0.109    U11/vga_display/Blue_OBUF[3]_inst_i_7_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.539     1.475    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.252     2.727 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.727    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.658ns  (logic 1.483ns (40.547%)  route 2.175ns (59.453%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.548    -0.866    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.725 r  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=22, routed)          0.459    -0.266    U11/vga_display/display_data_reg_0_63_0_2_i_5[1]
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  U11/vga_display/Blue_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.112    -0.109    U11/vga_display/Blue_OBUF[3]_inst_i_7_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.604     1.540    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         1.252     2.792 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.792    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.716ns  (logic 1.476ns (39.729%)  route 2.240ns (60.271%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.548    -0.866    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.725 r  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=22, routed)          0.459    -0.266    U11/vga_display/display_data_reg_0_63_0_2_i_5[1]
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  U11/vga_display/Blue_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.112    -0.109    U11/vga_display/Blue_OBUF[3]_inst_i_7_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.669     1.605    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         1.245     2.850 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.850    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.783ns  (logic 1.478ns (39.076%)  route 2.305ns (60.924%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.440     0.440    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.548    -0.866    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.725 r  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=22, routed)          0.459    -0.266    U11/vga_display/display_data_reg_0_63_0_2_i_5[1]
    SLICE_X39Y121        LUT6 (Prop_lut6_I3_O)        0.045    -0.221 f  U11/vga_display/Blue_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.112    -0.109    U11/vga_display/Blue_OBUF[3]_inst_i_7_n_9
    SLICE_X43Y121        LUT6 (Prop_lut6_I5_O)        0.045    -0.064 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          1.734     1.670    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         1.247     2.917 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.917    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U12/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U12/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                   IBUF                         0.000    20.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480    20.480    U12/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    17.317 f  U12/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    17.861    U12/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    17.890 f  U12/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    18.713    U12/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  U12/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U12/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U12/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.334ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.166ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162     1.162    U12/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -6.162 r  U12/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -4.523    U12/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  U12/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -2.926    U12/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  U12/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.338ns  (logic 1.631ns (12.228%)  route 11.707ns (87.772%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          3.413     4.920    U9/RSTN
    SLICE_X12Y172        LUT1 (Prop_lut1_I0_O)        0.124     5.044 r  U9/rst_INST_0/O
                         net (fo=2015, routed)        8.294    13.338    U11/vga_controller/rst
    SLICE_X44Y124        FDRE                                         r  U11/vga_controller/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162     1.162    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.482    -2.950    U11/vga_controller/CLK
    SLICE_X44Y124        FDRE                                         r  U11/vga_controller/v_count_reg[1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.059ns  (logic 1.631ns (12.490%)  route 11.428ns (87.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          3.413     4.920    U9/RSTN
    SLICE_X12Y172        LUT1 (Prop_lut1_I0_O)        0.124     5.044 r  U9/rst_INST_0/O
                         net (fo=2015, routed)        8.015    13.059    U11/vga_controller/rst
    SLICE_X41Y124        FDRE                                         r  U11/vga_controller/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162     1.162    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.485    -2.947    U11/vga_controller/CLK
    SLICE_X41Y124        FDRE                                         r  U11/vga_controller/v_count_reg[3]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.059ns  (logic 1.631ns (12.490%)  route 11.428ns (87.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          3.413     4.920    U9/RSTN
    SLICE_X12Y172        LUT1 (Prop_lut1_I0_O)        0.124     5.044 r  U9/rst_INST_0/O
                         net (fo=2015, routed)        8.015    13.059    U11/vga_controller/rst
    SLICE_X41Y124        FDRE                                         r  U11/vga_controller/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162     1.162    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.485    -2.947    U11/vga_controller/CLK
    SLICE_X41Y124        FDRE                                         r  U11/vga_controller/v_count_reg[8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.059ns  (logic 1.631ns (12.490%)  route 11.428ns (87.510%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          3.413     4.920    U9/RSTN
    SLICE_X12Y172        LUT1 (Prop_lut1_I0_O)        0.124     5.044 r  U9/rst_INST_0/O
                         net (fo=2015, routed)        8.015    13.059    U11/vga_controller/rst
    SLICE_X41Y124        FDRE                                         r  U11/vga_controller/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162     1.162    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.485    -2.947    U11/vga_controller/CLK
    SLICE_X41Y124        FDRE                                         r  U11/vga_controller/v_count_reg[9]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/vs_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.807ns  (logic 1.631ns (12.735%)  route 11.176ns (87.265%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          3.413     4.920    U9/RSTN
    SLICE_X12Y172        LUT1 (Prop_lut1_I0_O)        0.124     5.044 r  U9/rst_INST_0/O
                         net (fo=2015, routed)        7.763    12.807    U11/vga_controller/rst
    SLICE_X43Y124        FDSE                                         r  U11/vga_controller/vs_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162     1.162    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.482    -2.950    U11/vga_controller/CLK
    SLICE_X43Y124        FDSE                                         r  U11/vga_controller/vs_reg/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.785ns  (logic 1.631ns (12.757%)  route 11.154ns (87.243%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.950ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          3.413     4.920    U9/RSTN
    SLICE_X12Y172        LUT1 (Prop_lut1_I0_O)        0.124     5.044 r  U9/rst_INST_0/O
                         net (fo=2015, routed)        7.741    12.785    U11/vga_controller/rst
    SLICE_X43Y125        FDRE                                         r  U11/vga_controller/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162     1.162    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.482    -2.950    U11/vga_controller/CLK
    SLICE_X43Y125        FDRE                                         r  U11/vga_controller/v_count_reg[5]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.744ns  (logic 1.631ns (12.798%)  route 11.113ns (87.202%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          3.413     4.920    U9/RSTN
    SLICE_X12Y172        LUT1 (Prop_lut1_I0_O)        0.124     5.044 r  U9/rst_INST_0/O
                         net (fo=2015, routed)        7.700    12.744    U11/vga_controller/rst
    SLICE_X40Y125        FDRE                                         r  U11/vga_controller/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162     1.162    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.485    -2.947    U11/vga_controller/CLK
    SLICE_X40Y125        FDRE                                         r  U11/vga_controller/v_count_reg[7]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.740ns  (logic 1.631ns (12.803%)  route 11.109ns (87.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          3.413     4.920    U9/RSTN
    SLICE_X12Y172        LUT1 (Prop_lut1_I0_O)        0.124     5.044 r  U9/rst_INST_0/O
                         net (fo=2015, routed)        7.696    12.740    U11/vga_controller/rst
    SLICE_X41Y125        FDRE                                         r  U11/vga_controller/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162     1.162    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.485    -2.947    U11/vga_controller/CLK
    SLICE_X41Y125        FDRE                                         r  U11/vga_controller/v_count_reg[0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.740ns  (logic 1.631ns (12.803%)  route 11.109ns (87.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          3.413     4.920    U9/RSTN
    SLICE_X12Y172        LUT1 (Prop_lut1_I0_O)        0.124     5.044 r  U9/rst_INST_0/O
                         net (fo=2015, routed)        7.696    12.740    U11/vga_controller/rst
    SLICE_X41Y125        FDRE                                         r  U11/vga_controller/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162     1.162    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.485    -2.947    U11/vga_controller/CLK
    SLICE_X41Y125        FDRE                                         r  U11/vga_controller/v_count_reg[2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.740ns  (logic 1.631ns (12.803%)  route 11.109ns (87.197%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.409ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          3.413     4.920    U9/RSTN
    SLICE_X12Y172        LUT1 (Prop_lut1_I0_O)        0.124     5.044 r  U9/rst_INST_0/O
                         net (fo=2015, routed)        7.696    12.740    U11/vga_controller/rst
    SLICE_X41Y125        FDRE                                         r  U11/vga_controller/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         1.162     1.162    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -6.162 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -4.523    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.432 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          1.485    -2.947    U11/vga_controller/CLK
    SLICE_X41Y125        FDRE                                         r  U11/vga_controller/v_count_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/h_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.320ns (21.156%)  route 1.191ns (78.844%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          1.060     1.334    U11/vga_controller/lopt
    SLICE_X47Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.131     1.511    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.819    -1.292    U11/vga_controller/CLK
    SLICE_X47Y128        FDRE                                         r  U11/vga_controller/h_count_reg[2]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/h_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.320ns (20.512%)  route 1.238ns (79.488%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          1.060     1.334    U11/vga_controller/lopt
    SLICE_X47Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.179     1.558    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X48Y127        FDRE                                         r  U11/vga_controller/h_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.817    -1.293    U11/vga_controller/CLK
    SLICE_X48Y127        FDRE                                         r  U11/vga_controller/h_count_reg[0]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/h_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.320ns (19.816%)  route 1.293ns (80.184%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          1.060     1.334    U11/vga_controller/lopt
    SLICE_X47Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.233     1.613    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y127        FDRE                                         r  U11/vga_controller/h_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.817    -1.293    U11/vga_controller/CLK
    SLICE_X47Y127        FDRE                                         r  U11/vga_controller/h_count_reg[4]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/h_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.613ns  (logic 0.320ns (19.816%)  route 1.293ns (80.184%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          1.060     1.334    U11/vga_controller/lopt
    SLICE_X47Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.233     1.613    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y127        FDRE                                         r  U11/vga_controller/h_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.817    -1.293    U11/vga_controller/CLK
    SLICE_X47Y127        FDRE                                         r  U11/vga_controller/h_count_reg[6]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/h_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.320ns (18.843%)  route 1.376ns (81.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          1.060     1.334    U11/vga_controller/lopt
    SLICE_X47Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.317     1.696    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.816    -1.295    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[1]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/h_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.320ns (18.843%)  route 1.376ns (81.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          1.060     1.334    U11/vga_controller/lopt
    SLICE_X47Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.317     1.696    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.816    -1.295    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[5]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/h_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.320ns (18.843%)  route 1.376ns (81.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          1.060     1.334    U11/vga_controller/lopt
    SLICE_X47Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.317     1.696    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.816    -1.295    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[7]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/h_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.320ns (18.843%)  route 1.376ns (81.157%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          1.060     1.334    U11/vga_controller/lopt
    SLICE_X47Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.317     1.696    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.816    -1.295    U11/vga_controller/CLK
    SLICE_X47Y126        FDRE                                         r  U11/vga_controller/h_count_reg[8]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.320ns (18.341%)  route 1.423ns (81.659%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          1.060     1.334    U11/vga_controller/lopt
    SLICE_X47Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.363     1.742    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.815    -1.296    U11/vga_controller/CLK
    SLICE_X48Y125        FDRE                                         r  U11/vga_controller/h_count_reg[3]/C

Slack:                    inf
  Source:                 RSTN
                            (input port)
  Destination:            U11/vga_controller/h_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.755ns  (logic 0.320ns (18.214%)  route 1.435ns (81.786%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.296ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RSTN (IN)
                         net (fo=0)                   0.000     0.000    RSTN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  RSTN_IBUF_inst/O
                         net (fo=22, routed)          1.060     1.334    U11/vga_controller/lopt
    SLICE_X47Y128        LUT2 (Prop_lut2_I0_O)        0.045     1.379 r  U11/vga_controller/h_count[9]_i_1/O
                         net (fo=10, routed)          0.375     1.755    U11/vga_controller/h_count[9]_i_1_n_9
    SLICE_X47Y125        FDRE                                         r  U11/vga_controller/h_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=893, routed)         0.480     0.480    U12/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  U12/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    U12/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  U12/inst/clkout1_buf/O
                         net (fo=22, routed)          0.815    -1.296    U11/vga_controller/CLK
    SLICE_X47Y125        FDRE                                         r  U11/vga_controller/h_count_reg[9]/C





