<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.4 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="17" Path="/home/belgau/Documents/DMPRO/rosetta/build/bitfile_synth/bitfile_synth.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="7c1360fd7e95491f8da0714b1e9ef3ac"/>
    <Option Name="Part" Val="xc7z020clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val=""/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/bitfile_synth.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/bitfile_synth.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSANumComputeUnits" Val="16"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="64"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../hw/verilog/PYNQWrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/procsys/procsys.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_auto_pc_1/procsys_auto_pc_1.xci">
          <Proxy FileSetName="procsys_auto_pc_1"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_auto_pc_3/procsys_auto_pc_3.xci">
          <Proxy FileSetName="procsys_auto_pc_3"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_auto_pc_4/procsys_auto_pc_4.xci">
          <Proxy FileSetName="procsys_auto_pc_4"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_auto_pc_2/procsys_auto_pc_2.xci">
          <Proxy FileSetName="procsys_auto_pc_2"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_rst_ps7_50M_0/procsys_rst_ps7_50M_0.xci">
          <Proxy FileSetName="procsys_rst_ps7_50M_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_axi_mem_intercon_0/procsys_axi_mem_intercon_0.xci"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_auto_pc_0/procsys_auto_pc_0.xci">
          <Proxy FileSetName="procsys_auto_pc_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_axi_mem_intercon_2_0/procsys_axi_mem_intercon_2_0.xci"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_axi_mem_intercon_3_0/procsys_axi_mem_intercon_3_0.xci"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_axi_mem_intercon_1_0/procsys_axi_mem_intercon_1_0.xci"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_ps7_0/procsys_ps7_0.xci">
          <Proxy FileSetName="procsys_ps7_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_PYNQWrapper_0_0/procsys_PYNQWrapper_0_0.xci">
          <Proxy FileSetName="procsys_PYNQWrapper_0_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="ip/procsys_ps7_axi_periph_0/procsys_ps7_axi_periph_0.xci"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="procsys_PYNQWrapper_0_0.xml"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="sim/procsys_PYNQWrapper_0_0.v"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="synth/procsys_PYNQWrapper_0_0.v"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="hdl/procsys.v"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="procsys_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="hw_handoff/procsys_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="hw_handoff/procsys.hwh"/>
        <CompFileExtendedInfo CompFileName="procsys.bd" FileRelPathName="hdl/procsys.hwdef"/>
      </File>
      <File Path="$PSRCDIR/sources_1/bd/procsys/hdl/procsys_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../src/main/verilog/Q_srl.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../../src/main/verilog/DualPortBRAM.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="procsys_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../../src/main/script/host/PYNQ-Z1_C.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="PYNQWrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopRTLFile" Val="$PPRDIR/../hw/verilog/PYNQWrapper.v"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="procsys_auto_pc_1" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_auto_pc_1">
      <Config>
        <Option Name="TopModule" Val="procsys_auto_pc_1"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="procsys_auto_pc_3" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_auto_pc_3">
      <Config>
        <Option Name="TopModule" Val="procsys_auto_pc_3"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="procsys_auto_pc_4" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_auto_pc_4">
      <Config>
        <Option Name="TopModule" Val="procsys_auto_pc_4"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="procsys_auto_pc_2" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_auto_pc_2">
      <Config>
        <Option Name="TopModule" Val="procsys_auto_pc_2"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="procsys_rst_ps7_50M_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_rst_ps7_50M_0">
      <Config>
        <Option Name="TopModule" Val="procsys_rst_ps7_50M_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="procsys_auto_pc_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_auto_pc_0">
      <Config>
        <Option Name="TopModule" Val="procsys_auto_pc_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="procsys_ps7_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_ps7_0">
      <Config>
        <Option Name="TopModule" Val="procsys_ps7_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="procsys_PYNQWrapper_0_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/procsys_PYNQWrapper_0_0">
      <Config>
        <Option Name="TopModule" Val="procsys_PYNQWrapper_0_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design">
          <Option Id="FsmExtraction">1</Option>
          <Option Id="NoCombineLuts">1</Option>
          <Option Id="ResourceSharing">2</Option>
          <Option Id="RepFanoutThreshold">400</Option>
          <Option Id="Directive">3</Option>
          <Option Id="ReTiming">1</Option>
          <Option Id="KeepEquivalentRegisters">1</Option>
          <Option Id="ShregMinSize">5</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_auto_pc_1_synth_1" Type="Ft3:Synth" SrcSet="procsys_auto_pc_1" Part="xc7z020clg400-1" ConstrsSet="procsys_auto_pc_1" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/procsys_auto_pc_1_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_auto_pc_3_synth_1" Type="Ft3:Synth" SrcSet="procsys_auto_pc_3" Part="xc7z020clg400-1" ConstrsSet="procsys_auto_pc_3" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/procsys_auto_pc_3_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_auto_pc_4_synth_1" Type="Ft3:Synth" SrcSet="procsys_auto_pc_4" Part="xc7z020clg400-1" ConstrsSet="procsys_auto_pc_4" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/procsys_auto_pc_4_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_auto_pc_2_synth_1" Type="Ft3:Synth" SrcSet="procsys_auto_pc_2" Part="xc7z020clg400-1" ConstrsSet="procsys_auto_pc_2" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/procsys_auto_pc_2_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_rst_ps7_50M_0_synth_1" Type="Ft3:Synth" SrcSet="procsys_rst_ps7_50M_0" Part="xc7z020clg400-1" ConstrsSet="procsys_rst_ps7_50M_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/procsys_rst_ps7_50M_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_auto_pc_0_synth_1" Type="Ft3:Synth" SrcSet="procsys_auto_pc_0" Part="xc7z020clg400-1" ConstrsSet="procsys_auto_pc_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/procsys_auto_pc_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_ps7_0_synth_1" Type="Ft3:Synth" SrcSet="procsys_ps7_0" Part="xc7z020clg400-1" ConstrsSet="procsys_ps7_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/procsys_ps7_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_PYNQWrapper_0_0_synth_1" Type="Ft3:Synth" SrcSet="procsys_PYNQWrapper_0_0" Part="xc7z020clg400-1" ConstrsSet="procsys_PYNQWrapper_0_0" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/procsys_PYNQWrapper_0_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="constrs_1" Description="Includes alternate algorithms for timing-driven optimization" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_ExtraTimingOpt" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">8</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">2</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_route_phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">1</Option>
        </Step>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_auto_pc_1_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="procsys_auto_pc_1" Description="Default settings for Implementation." SynthRun="procsys_auto_pc_1_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_auto_pc_3_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="procsys_auto_pc_3" Description="Default settings for Implementation." SynthRun="procsys_auto_pc_3_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_auto_pc_4_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="procsys_auto_pc_4" Description="Default settings for Implementation." SynthRun="procsys_auto_pc_4_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_auto_pc_2_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="procsys_auto_pc_2" Description="Default settings for Implementation." SynthRun="procsys_auto_pc_2_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_rst_ps7_50M_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="procsys_rst_ps7_50M_0" Description="Default settings for Implementation." SynthRun="procsys_rst_ps7_50M_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_auto_pc_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="procsys_auto_pc_0" Description="Default settings for Implementation." SynthRun="procsys_auto_pc_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_ps7_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="procsys_ps7_0" Description="Default settings for Implementation." SynthRun="procsys_ps7_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
    <Run Id="procsys_PYNQWrapper_0_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg400-1" ConstrsSet="procsys_PYNQWrapper_0_0" Description="Default settings for Implementation." SynthRun="procsys_PYNQWrapper_0_0_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
    </Run>
  </Runs>
</Project>
