{
  "module_name": "pdma0_core_ctx_regs.h",
  "hash_id": "23391253d7c4b495bb83600a12f35dbd562f3ab0340f74e94243c8f2050c6c28",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/pdma0_core_ctx_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_PDMA0_CORE_CTX_REGS_H_\n#define ASIC_REG_PDMA0_CORE_CTX_REGS_H_\n\n \n\n#define mmPDMA0_CORE_CTX_RATE_LIM_TKN 0x4C8B860\n\n#define mmPDMA0_CORE_CTX_PWRLP 0x4C8B864\n\n#define mmPDMA0_CORE_CTX_TE_NUMROWS 0x4C8B868\n\n#define mmPDMA0_CORE_CTX_IDX 0x4C8B86C\n\n#define mmPDMA0_CORE_CTX_IDX_INC 0x4C8B870\n\n#define mmPDMA0_CORE_CTX_CTRL 0x4C8B874\n\n#define mmPDMA0_CORE_CTX_SRC_TSIZE_0 0x4C8B878\n\n#define mmPDMA0_CORE_CTX_SRC_TSIZE_1 0x4C8B87C\n\n#define mmPDMA0_CORE_CTX_SRC_STRIDE_1 0x4C8B880\n\n#define mmPDMA0_CORE_CTX_SRC_TSIZE_2 0x4C8B884\n\n#define mmPDMA0_CORE_CTX_SRC_STRIDE_2 0x4C8B888\n\n#define mmPDMA0_CORE_CTX_SRC_TSIZE_3 0x4C8B88C\n\n#define mmPDMA0_CORE_CTX_SRC_STRIDE_3 0x4C8B890\n\n#define mmPDMA0_CORE_CTX_SRC_TSIZE_4 0x4C8B894\n\n#define mmPDMA0_CORE_CTX_SRC_STRIDE_4 0x4C8B898\n\n#define mmPDMA0_CORE_CTX_DST_TSIZE_1 0x4C8B89C\n\n#define mmPDMA0_CORE_CTX_DST_STRIDE_1 0x4C8B8A0\n\n#define mmPDMA0_CORE_CTX_DST_TSIZE_2 0x4C8B8A4\n\n#define mmPDMA0_CORE_CTX_DST_STRIDE_2 0x4C8B8A8\n\n#define mmPDMA0_CORE_CTX_DST_TSIZE_3 0x4C8B8AC\n\n#define mmPDMA0_CORE_CTX_DST_STRIDE_3 0x4C8B8B0\n\n#define mmPDMA0_CORE_CTX_DST_TSIZE_4 0x4C8B8B4\n\n#define mmPDMA0_CORE_CTX_DST_STRIDE_4 0x4C8B8B8\n\n#define mmPDMA0_CORE_CTX_WR_COMP_ADDR_HI 0x4C8B8BC\n\n#define mmPDMA0_CORE_CTX_WR_COMP_ADDR_LO 0x4C8B8C0\n\n#define mmPDMA0_CORE_CTX_WR_COMP_WDATA 0x4C8B8C4\n\n#define mmPDMA0_CORE_CTX_SRC_OFFSET_LO 0x4C8B8C8\n\n#define mmPDMA0_CORE_CTX_SRC_OFFSET_HI 0x4C8B8CC\n\n#define mmPDMA0_CORE_CTX_DST_OFFSET_LO 0x4C8B8D0\n\n#define mmPDMA0_CORE_CTX_DST_OFFSET_HI 0x4C8B8D4\n\n#define mmPDMA0_CORE_CTX_SRC_BASE_LO 0x4C8B8D8\n\n#define mmPDMA0_CORE_CTX_SRC_BASE_HI 0x4C8B8DC\n\n#define mmPDMA0_CORE_CTX_DST_BASE_LO 0x4C8B8E0\n\n#define mmPDMA0_CORE_CTX_DST_BASE_HI 0x4C8B8E4\n\n#define mmPDMA0_CORE_CTX_DST_TSIZE_0 0x4C8B8E8\n\n#define mmPDMA0_CORE_CTX_COMMIT 0x4C8B8EC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}