

================================================================
== Vivado HLS Report for 'floor'
================================================================
* Date:           Sat Aug  1 16:46:08 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        stereo_2020
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.054|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    283|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      23|     12|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|     167|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     190|    295|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |       Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+
    |mask_table1_U  |floor_mask_table1  |        0|  23|  12|    32|   23|     1|          736|
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                   |        0|  23|  12|    32|   23|     1|          736|
    +---------------+-------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_5_fu_127_p2             |     +    |      0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001      |    and   |      0|  0|   2|           1|           1|
    |sel_tmp5_i_fu_231_p2           |    and   |      0|  0|   2|           1|           1|
    |sel_tmp9_i_fu_252_p2           |    and   |      0|  0|   2|           1|           1|
    |tmp_fu_247_p2                  |    and   |      0|  0|   2|           1|           1|
    |xs_sig_V_fu_178_p2             |    and   |      0|  0|  23|          23|          23|
    |xs_sign_V_fu_167_p2            |    and   |      0|  0|   2|           1|           1|
    |notlhs_i_fu_194_p2             |   icmp   |      0|  0|  18|          23|           1|
    |notrhs_i_fu_199_p2             |   icmp   |      0|  0|  11|           8|           1|
    |tmp_3_i_fu_111_p2              |   icmp   |      0|  0|  11|           8|           8|
    |tmp_i_fu_106_p2                |   icmp   |      0|  0|  11|           8|           7|
    |ap_block_pp0_stage0_subdone    |    or    |      0|  0|   2|           1|           1|
    |sel_tmp2_demorgan_i_fu_211_p2  |    or    |      0|  0|   2|           1|           1|
    |sel_tmp8_i_fu_243_p2           |    or    |      0|  0|   2|           1|           1|
    |ap_return                      |  select  |      0|  0|  32|           1|          32|
    |sel_tmp3_v_i_fu_215_p3         |  select  |      0|  0|  32|           1|          32|
    |sel_tmp6_i_fu_236_p3           |  select  |      0|  0|  32|           1|          32|
    |xs_exp_V_fu_161_p3             |  select  |      0|  0|   8|           1|           8|
    |xs_sig_V_1_fu_155_p3           |  select  |      0|  0|  23|           1|          23|
    |ap_enable_pp0                  |    xor   |      0|  0|   2|           1|           2|
    |sel_tmp4_i_fu_226_p2           |    xor   |      0|  0|   2|           1|           2|
    |tmp_i_18_fu_172_p2             |    xor   |      0|  0|  23|          23|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 283|         140|         213|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |notlhs_i_reg_321                  |   1|   0|    1|          0|
    |notrhs_i_reg_326                  |   1|   0|    1|          0|
    |p_Result_8_reg_316                |  32|   0|   32|          0|
    |p_Result_s_reg_270                |   1|   0|    1|          0|
    |p_Result_s_reg_270_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_3_i_reg_310                   |   1|   0|    1|          0|
    |tmp_3_reg_298                     |  31|   0|   31|          0|
    |tmp_V_1_reg_287                   |  23|   0|   23|          0|
    |tmp_V_reg_279                     |   8|   0|    8|          0|
    |tmp_i_reg_303                     |   1|   0|    1|          0|
    |x_read_reg_265                    |  32|   0|   32|          0|
    |x_read_reg_265_pp0_iter1_reg      |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 167|   0|  167|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     floor    | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     floor    | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     floor    | return value |
|ap_done    | out |    1| ap_ctrl_hs |     floor    | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     floor    | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     floor    | return value |
|ap_ce      |  in |    1| ap_ctrl_hs |     floor    | return value |
|ap_return  | out |   32| ap_ctrl_hs |     floor    | return value |
|x          |  in |   32|   ap_none  |       x      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

