{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Git repos/CSC258FinalProject/part2.v " "Source file: D:/Git repos/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1574988335928 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1574988335928 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Git repos/CSC258FinalProject/part2.v " "Source file: D:/Git repos/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1574988335945 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1574988335945 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "D:/Git repos/CSC258FinalProject/part2.v " "Source file: D:/Git repos/CSC258FinalProject/part2.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1574988335963 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1574988335963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574988336338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574988336344 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 19:45:36 2019 " "Processing started: Thu Nov 28 19:45:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574988336344 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574988336344 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574988336344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574988336881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574988336881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/Git repos/CSC258FinalProject/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574988344539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/Git repos/CSC258FinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574988344540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/Git repos/CSC258FinalProject/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574988344542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/Git repos/CSC258FinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574988344544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lscore lScore part2.v(90) " "Verilog HDL Declaration information at part2.v(90): object \"lscore\" differs only in case from object \"lScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574988344609 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rscore rScore part2.v(91) " "Verilog HDL Declaration information at part2.v(91): object \"rscore\" differs only in case from object \"rScore\" in the same scope" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574988344609 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part2.v(328) " "Verilog HDL information at part2.v(328): always construct contains both blocking and non-blocking assignments" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 328 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574988344609 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part2.v 17 17 " "Using design file part2.v, which is not specified as a design file for the current project, but contains definitions for 17 design units and 17 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "2 testScore " "Found entity 2: testScore" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "3 testControl " "Found entity 3: testControl" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "4 LeftScoreCounter " "Found entity 4: LeftScoreCounter" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "5 RightScoreCounter " "Found entity 5: RightScoreCounter" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "6 LeftScoreDetector " "Found entity 6: LeftScoreDetector" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "7 RightScoreDetector " "Found entity 7: RightScoreDetector" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 322 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "8 PixelCounter " "Found entity 8: PixelCounter" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "9 datapathFSM " "Found entity 9: datapathFSM" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "10 drawBorder " "Found entity 10: drawBorder" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "11 squareFSM " "Found entity 11: squareFSM" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 639 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "12 paddleFSM " "Found entity 12: paddleFSM" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "13 XCounter " "Found entity 13: XCounter" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "14 YCounter " "Found entity 14: YCounter" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 724 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "15 YPaddle " "Found entity 15: YPaddle" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 757 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "16 TimeCounter " "Found entity 16: TimeCounter" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""} { "Info" "ISGN_ENTITY_NAME" "17 hex_decoder " "Found entity 17: hex_decoder" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574988344612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574988344612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pause part2.v(117) " "Verilog HDL Implicit Net warning at part2.v(117): created implicit net for \"pause\"" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574988344612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lsignal part2.v(164) " "Verilog HDL Implicit Net warning at part2.v(164): created implicit net for \"lsignal\"" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 164 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574988344612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rsignal part2.v(171) " "Verilog HDL Implicit Net warning at part2.v(171): created implicit net for \"rsignal\"" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574988344612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state part2.v(214) " "Verilog HDL Implicit Net warning at part2.v(214): created implicit net for \"state\"" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574988344612 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "lsignal part2.v(228) " "Verilog HDL Implicit Net warning at part2.v(228): created implicit net for \"lsignal\"" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574988344612 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_CONTINUOUS_ASSIGNMENT" "lsignal part2.v(297) " "Verilog HDL Continuous Assignment error at part2.v(297): object \"lsignal\" on left-hand side of assignment must have a net type" {  } { { "part2.v" "" { Text "D:/Git repos/CSC258FinalProject/part2.v" 297 0 0 } }  } 0 10219 "Verilog HDL Continuous Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a net type" 0 0 "Analysis & Synthesis" 0 -1 1574988344613 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Git repos/CSC258FinalProject/output_files/part2.map.smsg " "Generated suppressed messages file D:/Git repos/CSC258FinalProject/output_files/part2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574988344632 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574988344683 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 28 19:45:44 2019 " "Processing ended: Thu Nov 28 19:45:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574988344683 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574988344683 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574988344683 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574988344683 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574988345261 ""}
