;redcode
;assert 1
	SPL 0, <402
	CMP -202, <-110
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 447, 390
	SLT 270, 60
	SLT 270, 60
	SUB @127, 106
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SPL 0, <402
	CMP @121, 106
	SPL @300, 90
	SPL @300, 90
	SPL 0, <-12
	ADD #130, 9
	SUB @0, @2
	SUB #800, -40
	SPL 800, -40
	JMZ -1, @-20
	ADD -1, <-20
	MOV #200, 100
	ADD -1, <-20
	ADD -1, <-20
	SPL 0, <-12
	SPL @300, 90
	SUB #-7, @9
	SLT 20, <11
	SLT 20, <11
	SUB #-122, 100
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	SPL 0, <402
	SPL 0, <402
	ADD 30, 9
	MOV -1, <-20
	MOV -1, <-20
	ADD 270, 60
	MOV -1, <-20
	SPL 0, <402
	SLT #220, <1
	SPL 0, <402
	SLT #220, <1
	MOV -1, <-20
	SPL 0, <402
	SPL 0, <402
