# Verilog Reference

## Including modules from other files

## Defining constants for a file

## Declaring a module, declaring inputs/outputs, declaring parameters

## Verilog operators

## Behaviour Modeling

### initial

### always

### begin-end

### fork-join

### case and casex 

### conditonal statements

### looping statements
