

================================================================
== Vivado HLS Report for 'Stage_8_16D'
================================================================
* Date:           Tue Aug 29 16:05:59 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        Efficient_Parallel_Correlator_HLS
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.77|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  321|  321|  321|  321|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Stage_8_16D_P_DFF_LOOP   |  320|  320|        40|          -|          -|     8|    no    |
        | + Shift_Accum_16D_P_Loop  |   32|   32|         2|          -|          -|    16|    no    |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      43|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     227|     214|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      57|
|Register         |        -|      -|     138|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      2|     365|     314|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Efficient_Cor_faddEe_U10  |Efficient_Cor_faddEe  |        0|      2|  227|  214|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      2|  227|  214|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |dff_16D_U  |Stage_8_16D_dff_16D  |        1|  0|   0|   128|   32|     1|         4096|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                     |        1|  0|   0|   128|   32|     1|         4096|
    +-----------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |grp_fu_134_p2       |     +    |      0|  0|   5|           5|           2|
    |i_fu_184_p2         |     +    |      0|  0|   4|           4|           1|
    |tmp_22_fu_194_p2    |     +    |      0|  0|   9|           9|           9|
    |tmp_23_fu_222_p2    |     +    |      0|  0|   9|           9|           9|
    |exitcond_fu_178_p2  |   icmp   |      0|  0|   2|           4|           5|
    |tmp_8_fu_212_p2     |   icmp   |      0|  0|   2|           5|           1|
    |tmp_20_fu_163_p2    |    or    |      0|  0|  12|           8|           4|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  43|          44|          31|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |   4|         11|    1|         11|
    |dff_16D_address0  |   7|          5|    7|         35|
    |dff_16D_d0        |  32|          3|   32|         96|
    |grp_fu_134_p0     |   5|          3|    5|         15|
    |i_1_reg_107       |   4|          2|    4|          8|
    |k_1_reg_118       |   5|          2|    5|         10|
    +------------------+----+-----------+-----+-----------+
    |Total             |  57|         26|   54|        175|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  10|   0|   10|          0|
    |buf_b_load_reg_266      |  32|   0|   32|          0|
    |dff_16D_addr_1_reg_248  |   3|   0|    7|          4|
    |dff_16D_addr_3_reg_282  |   7|   0|    7|          0|
    |dff_16D_load_reg_272    |  32|   0|   32|          0|
    |i_1_cast1_reg_232       |   4|   0|   32|         28|
    |i_1_reg_107             |   4|   0|    4|          0|
    |i_reg_256               |   4|   0|    4|          0|
    |k_1_reg_118             |   5|   0|    5|          0|
    |tmp_19_cast_reg_237     |   4|   0|    9|          5|
    |tmp_8_reg_290           |   1|   0|    1|          0|
    |tmp_s_reg_277           |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 138|   0|  175|         37|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  Stage_8_16D  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  Stage_8_16D  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  Stage_8_16D  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  Stage_8_16D  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  Stage_8_16D  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  Stage_8_16D  | return value |
|buf_a_address0          | out |    3|  ap_memory |     buf_a     |     array    |
|buf_a_ce0               | out |    1|  ap_memory |     buf_a     |     array    |
|buf_a_q0                |  in |   32|  ap_memory |     buf_a     |     array    |
|buf_cor_16D_a_address0  | out |    3|  ap_memory | buf_cor_16D_a |     array    |
|buf_cor_16D_a_ce0       | out |    1|  ap_memory | buf_cor_16D_a |     array    |
|buf_cor_16D_a_we0       | out |    1|  ap_memory | buf_cor_16D_a |     array    |
|buf_cor_16D_a_d0        | out |   32|  ap_memory | buf_cor_16D_a |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

