// Seed: 628277962
module module_0 (
    input wand id_0,
    output wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    output uwire id_4
    , id_10,
    output tri0 id_5,
    input uwire id_6,
    output tri id_7,
    output wand id_8
);
  assign id_7 = 1 - 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd61,
    parameter id_8 = 32'd34
) (
    input supply0 id_0,
    input tri0 id_1
    , id_15,
    input uwire id_2,
    input tri0 _id_3,
    output wor id_4,
    input wor id_5,
    output supply0 id_6,
    output tri id_7,
    input tri0 void _id_8,
    input tri id_9,
    input tri0 id_10[id_3  -  1 : id_8],
    input tri0 id_11,
    input tri0 id_12
    , id_16,
    input uwire id_13
);
  logic id_17;
  ;
  nor primCall (id_7, id_13, id_15, id_5, id_12);
  module_0 modCall_1 (
      id_0,
      id_7,
      id_6,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_7
  );
  assign modCall_1.id_7 = 0;
endmodule
