Analysis & Synthesis report for Voltmeter
Thu Oct 21 16:52:49 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Oct 21 16:52:49 2021           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Voltmeter                                   ;
; Top-level Entity Name              ; Voltmeter                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
; UFM blocks                         ; N/A until Partition Merge                   ;
; ADC blocks                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; Voltmeter          ; Voltmeter          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Oct 21 16:52:40 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Voltmeter
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/adc_qsys.v
    Info (12023): Found entity 1: adc_qsys File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/adc_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v
    Info (12023): Found entity 1: adc_qsys_modular_adc_0 File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/adc_qsys_modular_adc_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 4 design units, including 4 entities, in source file adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v
    Info (12023): Found entity 1: adc_qsys_altpll_sys_dffpipe_l2c File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 37
    Info (12023): Found entity 2: adc_qsys_altpll_sys_stdsync_sv6 File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 98
    Info (12023): Found entity 3: adc_qsys_altpll_sys_altpll_oc92 File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 130
    Info (12023): Found entity 4: adc_qsys_altpll_sys File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/adc_qsys_altpll_sys.v Line: 217
Info (12021): Found 2 design units, including 1 entities, in source file voltmeter.vhd
    Info (12022): Found design unit 1: Voltmeter-Behavioral File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/voltmeter.vhd Line: 14
    Info (12023): Found entity 1: Voltmeter File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/voltmeter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file simulation/tb_prelab.vhd
    Info (12022): Found design unit 1: tb_prelab-behavior File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/Simulation/tb_prelab.vhd Line: 7
    Info (12023): Found entity 1: tb_prelab File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/Simulation/tb_prelab.vhd Line: 4
Info (12127): Elaborating entity "Voltmeter" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at voltmeter.vhd(20): object "busy" assigned a value but never read File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/voltmeter.vhd Line: 20
Warning (12125): Using design file averager.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: averager-rtl File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/averager.vhd Line: 15
    Info (12023): Found entity 1: averager File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/averager.vhd Line: 6
Info (12128): Elaborating entity "averager" for hierarchy "averager:ave" File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/voltmeter.vhd Line: 82
Warning (12125): Using design file registers.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: registers-rtl File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/registers.vhd Line: 17
    Info (12023): Found entity 1: registers File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/registers.vhd Line: 4
Info (12128): Elaborating entity "registers" for hierarchy "registers:sync1" File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/voltmeter.vhd Line: 91
Warning (10492): VHDL Process Statement warning at registers.vhd(22): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/registers.vhd Line: 22
Info (12128): Elaborating entity "registers" for hierarchy "registers:sync3" File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/voltmeter.vhd Line: 111
Warning (10492): VHDL Process Statement warning at registers.vhd(22): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/registers.vhd Line: 22
Warning (12125): Using design file sevensegment.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SevenSegment-Behavioral File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/sevensegment.vhd Line: 11
    Info (12023): Found entity 1: SevenSegment File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/sevensegment.vhd Line: 5
Info (12128): Elaborating entity "SevenSegment" for hierarchy "SevenSegment:SevenSegment_ins" File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/voltmeter.vhd Line: 131
Warning (12125): Using design file sevensegment_decoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SevenSegment_decoder-Behavioral File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/sevensegment_decoder.vhd Line: 13
    Info (12023): Found entity 1: SevenSegment_decoder File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/sevensegment_decoder.vhd Line: 5
Info (12128): Elaborating entity "SevenSegment_decoder" for hierarchy "SevenSegment:SevenSegment_ins|SevenSegment_decoder:decoder0" File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/sevensegment.vhd Line: 24
Warning (12125): Using design file binary_bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: binary_bcd-behavior File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/binary_bcd.vhd Line: 19
    Info (12023): Found entity 1: binary_bcd File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/binary_bcd.vhd Line: 8
Info (12128): Elaborating entity "binary_bcd" for hierarchy "binary_bcd:binary_bcd_ins" File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/voltmeter.vhd Line: 158
Warning (10036): Verilog HDL or VHDL warning at binary_bcd.vhd(22): object "counter" assigned a value but never read File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/binary_bcd.vhd Line: 22
Warning (10631): VHDL Process Statement warning at binary_bcd.vhd(31): inferring latch(es) for signal or variable "busy", which holds its previous value in one or more paths through the process File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/binary_bcd.vhd Line: 31
Info (10041): Inferred latch for "busy" at binary_bcd.vhd(31) File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/binary_bcd.vhd Line: 31
Error (12006): Node instance "ADC_Conversion_ins" instantiates undefined entity "test_DE10_Lite". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP. File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/voltmeter.vhd Line: 147
Info (144001): Generated suppressed messages file C:/Github/Digital_Systems_Design_B02G1/Lab_2/output_files/Voltmeter.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 11 warnings
    Error: Peak virtual memory: 4780 megabytes
    Error: Processing ended: Thu Oct 21 16:52:49 2021
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Github/Digital_Systems_Design_B02G1/Lab_2/output_files/Voltmeter.map.smsg.


