$date
	Sat Sep 28 15:02:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flopr_tb $end
$var wire 16 ! q [15:0] $end
$var parameter 32 " WIDTH $end
$var reg 1 # clk $end
$var reg 16 $ d [15:0] $end
$var reg 1 % reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 16 & d [15:0] $end
$var wire 1 % reset $end
$var parameter 32 ' WIDTH $end
$var reg 16 ( q [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10000 '
b10000 "
$end
#0
$dumpvars
b1010101111001101 (
b1010101111001101 &
0%
b1010101111001101 $
1#
b1010101111001101 !
$end
#1
0#
#2
b10000000000101 !
b10000000000101 (
1#
b10000000000101 $
b10000000000101 &
#3
0#
#4
b0 !
b0 (
1#
1%
#5
0#
#6
b10000000000101 !
b10000000000101 (
1#
0%
#7
0#
#8
1#
