# Verilog-RTL-Coding---Sequential-Circuits

This repository contains Verilog HDL implementations of fundamental sequential circuits, focusing on RTL design and simulation. The designs demonstrate clocked behavior, memory elements, and state-dependent logic commonly used in digital systems.

ğŸ§© Contents

- Latches (SR, D, JK)

- Flip-Flops (D, JK, T)

- Counters (Up, Down, Up/Down)

- Shift Registers

- FSM basics

Testbenches for functional verification

ğŸ› ï¸ Tools Used

- Vivado / Xilinx ISE

ğŸ¯ Learning Objectives

- Understand clocked digital circuits

- Implement sequential logic using Verilog

- Write synthesizable RTL code

- Develop testbenches for verification
