{
  "module_name": "altr,rst-mgr.h",
  "hash_id": "46f135ce78c650f0c55a50adcc6a2b19e2554e245e51b8a57720d33f048f794d",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/reset/altr,rst-mgr.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_RESET_ALTR_RST_MGR_H\n#define _DT_BINDINGS_RESET_ALTR_RST_MGR_H\n\n \n#define CPU0_RESET\t\t0\n#define CPU1_RESET\t\t1\n#define WDS_RESET\t\t2\n#define SCUPER_RESET\t\t3\n#define L2_RESET\t\t4\n\n \n#define EMAC0_RESET\t\t32\n#define EMAC1_RESET\t\t33\n#define USB0_RESET\t\t34\n#define USB1_RESET\t\t35\n#define NAND_RESET\t\t36\n#define QSPI_RESET\t\t37\n#define L4WD0_RESET\t\t38\n#define L4WD1_RESET\t\t39\n#define OSC1TIMER0_RESET\t40\n#define OSC1TIMER1_RESET\t41\n#define SPTIMER0_RESET\t\t42\n#define SPTIMER1_RESET\t\t43\n#define I2C0_RESET\t\t44\n#define I2C1_RESET\t\t45\n#define I2C2_RESET\t\t46\n#define I2C3_RESET\t\t47\n#define UART0_RESET\t\t48\n#define UART1_RESET\t\t49\n#define SPIM0_RESET\t\t50\n#define SPIM1_RESET\t\t51\n#define SPIS0_RESET\t\t52\n#define SPIS1_RESET\t\t53\n#define SDMMC_RESET\t\t54\n#define CAN0_RESET\t\t55\n#define CAN1_RESET\t\t56\n#define GPIO0_RESET\t\t57\n#define GPIO1_RESET\t\t58\n#define GPIO2_RESET\t\t59\n#define DMA_RESET\t\t60\n#define SDR_RESET\t\t61\n\n \n#define DMAIF0_RESET\t\t64\n#define DMAIF1_RESET\t\t65\n#define DMAIF2_RESET\t\t66\n#define DMAIF3_RESET\t\t67\n#define DMAIF4_RESET\t\t68\n#define DMAIF5_RESET\t\t69\n#define DMAIF6_RESET\t\t70\n#define DMAIF7_RESET\t\t71\n\n \n#define HPS2FPGA_RESET\t\t96\n#define LWHPS2FPGA_RESET\t97\n#define FPGA2HPS_RESET\t\t98\n\n \n#define ROM_RESET\t\t128\n#define OCRAM_RESET\t\t129\n#define SYSMGR_RESET\t\t130\n#define SYSMGRCOLD_RESET\t131\n#define FPGAMGR_RESET\t\t132\n#define ACPIDMAP_RESET\t\t133\n#define S2F_RESET\t\t134\n#define S2FCOLD_RESET\t\t135\n#define NRSTPIN_RESET\t\t136\n#define TIMESTAMPCOLD_RESET\t137\n#define CLKMGRCOLD_RESET\t138\n#define SCANMGR_RESET\t\t139\n#define FRZCTRLCOLD_RESET\t140\n#define SYSDBG_RESET\t\t141\n#define DBG_RESET\t\t142\n#define TAPCOLD_RESET\t\t143\n#define SDRCOLD_RESET\t\t144\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}