// Seed: 3204295472
module module_0 (
    input uwire   id_0,
    input supply1 id_1
);
  wire id_3;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    input wor id_6,
    output logic id_7,
    input wor id_8,
    input tri0 id_9,
    output wire id_10,
    output wand id_11,
    input tri0 id_12,
    input supply0 id_13,
    input supply1 id_14
);
  wire id_16;
  assign id_11 = 1;
  always @(id_9, posedge id_8) id_7 <= 1;
  wire id_17;
  module_0 modCall_1 (
      id_6,
      id_5
  );
endmodule
