{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 18:42:16 2008 " "Info: Processing started: Thu Jul 31 18:42:16 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off Sequencer -c Sequencer --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off Sequencer -c Sequencer --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "clk " "Info: Assuming node clk is an undefined clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register state~27 ADD_SUB~reg0 405.19 MHz Internal " "Info: Clock clk Internal fmax is restricted to 405.19 MHz between source register state~27 and destination register ADD_SUB~reg0" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.234 ns 1.234 ns 2.468 ns " "Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.776 ns + Longest register register " "Info: + Longest register to register delay is 1.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state~27 1 REG LC_X25_Y11_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y11_N7; Fanout = 3; REG Node = 'state~27'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { state~27 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.454 ns) 0.866 ns i~243 2 COMB LC_X25_Y11_N2 1 " "Info: 2: + IC(0.412 ns) + CELL(0.454 ns) = 0.866 ns; Loc. = LC_X25_Y11_N2; Fanout = 1; COMB Node = 'i~243'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.866 ns" { state~27 i~243 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.368 ns) 1.776 ns ADD_SUB~reg0 3 REG LC_X24_Y11_N9 2 " "Info: 3: + IC(0.542 ns) + CELL(0.368 ns) = 1.776 ns; Loc. = LC_X24_Y11_N9; Fanout = 2; REG Node = 'ADD_SUB~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.910 ns" { i~243 ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.822 ns 46.28 % " "Info: Total cell delay = 0.822 ns ( 46.28 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns 53.72 % " "Info: Total interconnect delay = 0.954 ns ( 53.72 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "1.776 ns" { state~27 i~243 ADD_SUB~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.122 ns + Shortest register " "Info: + Shortest clock path from clock clk to destination register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns ADD_SUB~reg0 2 REG LC_X24_Y11_N9 2 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X24_Y11_N9; Fanout = 2; REG Node = 'ADD_SUB~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk ADD_SUB~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.122 ns - Longest register " "Info: - Longest clock path from clock clk to source register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns state~27 2 REG LC_X25_Y11_N7 3 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X25_Y11_N7; Fanout = 3; REG Node = 'state~27'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk state~27 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk state~27 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk state~27 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } {  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "1.776 ns" { state~27 i~243 ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk state~27 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "state~28 IR_Data\[2\] clk 4.490 ns register " "Info: tsu for register state~28 (data pin = IR_Data\[2\], clock pin = clk) is 4.490 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.583 ns + Longest pin register " "Info: + Longest pin to register delay is 6.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IR_Data\[2\] 1 PIN Pin_72 7 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_72; Fanout = 7; PIN Node = 'IR_Data\[2\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { IR_Data[2] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.231 ns) + CELL(0.454 ns) 5.815 ns i~259 2 COMB LC_X25_Y11_N6 2 " "Info: 2: + IC(4.231 ns) + CELL(0.454 ns) = 5.815 ns; Loc. = LC_X25_Y11_N6; Fanout = 2; COMB Node = 'i~259'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "4.685 ns" { IR_Data[2] i~259 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.238 ns) 6.583 ns state~28 3 REG LC_X24_Y11_N6 3 " "Info: 3: + IC(0.530 ns) + CELL(0.238 ns) = 6.583 ns; Loc. = LC_X24_Y11_N6; Fanout = 3; REG Node = 'state~28'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.768 ns" { i~259 state~28 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns 27.68 % " "Info: Total cell delay = 1.822 ns ( 27.68 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns 72.32 % " "Info: Total interconnect delay = 4.761 ns ( 72.32 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "6.583 ns" { IR_Data[2] i~259 state~28 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } {  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.122 ns - Shortest register " "Info: - Shortest clock path from clock clk to destination register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns state~28 2 REG LC_X24_Y11_N6 3 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X24_Y11_N6; Fanout = 3; REG Node = 'state~28'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk state~28 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk state~28 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "6.583 ns" { IR_Data[2] i~259 state~28 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk state~28 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk DATA_MUX DATA_MUX~reg0 5.488 ns register " "Info: tco from clock clk to destination pin DATA_MUX through register DATA_MUX~reg0 is 5.488 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.122 ns + Longest register " "Info: + Longest clock path from clock clk to source register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns DATA_MUX~reg0 2 REG LC_X24_Y11_N1 1 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X24_Y11_N1; Fanout = 1; REG Node = 'DATA_MUX~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk DATA_MUX~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk DATA_MUX~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.193 ns + Longest register pin " "Info: + Longest register to pin delay is 3.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA_MUX~reg0 1 REG LC_X24_Y11_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y11_N1; Fanout = 1; REG Node = 'DATA_MUX~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { DATA_MUX~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(1.622 ns) 3.193 ns DATA_MUX 2 PIN Pin_86 0 " "Info: 2: + IC(1.571 ns) + CELL(1.622 ns) = 3.193 ns; Loc. = Pin_86; Fanout = 0; PIN Node = 'DATA_MUX'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "3.193 ns" { DATA_MUX~reg0 DATA_MUX } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns 50.80 % " "Info: Total cell delay = 1.622 ns ( 50.80 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.571 ns 49.20 % " "Info: Total interconnect delay = 1.571 ns ( 49.20 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "3.193 ns" { DATA_MUX~reg0 DATA_MUX } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk DATA_MUX~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "3.193 ns" { DATA_MUX~reg0 DATA_MUX } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "DATA_OUT~reg0 reset clk -0.560 ns register " "Info: th for register DATA_OUT~reg0 (data pin = reset, clock pin = clk) is -0.560 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.122 ns + Longest register " "Info: + Longest clock path from clock clk to destination register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns DATA_OUT~reg0 2 REG LC_X23_Y11_N2 1 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X23_Y11_N2; Fanout = 1; REG Node = 'DATA_OUT~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk DATA_OUT~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk DATA_OUT~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.694 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 PIN Pin_66 10 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_66; Fanout = 10; PIN Node = 'reset'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { reset } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.667 ns) 2.694 ns DATA_OUT~reg0 2 REG LC_X23_Y11_N2 1 " "Info: 2: + IC(0.897 ns) + CELL(0.667 ns) = 2.694 ns; Loc. = LC_X23_Y11_N2; Fanout = 1; REG Node = 'DATA_OUT~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "1.564 ns" { reset DATA_OUT~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns 66.70 % " "Info: Total cell delay = 1.797 ns ( 66.70 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns 33.30 % " "Info: Total interconnect delay = 0.897 ns ( 33.30 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.694 ns" { reset DATA_OUT~reg0 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk DATA_OUT~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.694 ns" { reset DATA_OUT~reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk ROM ROM~reg0 4.988 ns register " "Info: Minimum tco from clock clk to destination pin ROM through register ROM~reg0 is 4.988 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.122 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns ROM~reg0 2 REG LC_X26_Y11_N6 1 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X26_Y11_N6; Fanout = 1; REG Node = 'ROM~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk ROM~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk ROM~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.693 ns + Shortest register pin " "Info: + Shortest register to pin delay is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM~reg0 1 REG LC_X26_Y11_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y11_N6; Fanout = 1; REG Node = 'ROM~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { ROM~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(1.622 ns) 2.693 ns ROM 2 PIN Pin_76 0 " "Info: 2: + IC(1.071 ns) + CELL(1.622 ns) = 2.693 ns; Loc. = Pin_76; Fanout = 0; PIN Node = 'ROM'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.693 ns" { ROM~reg0 ROM } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns 60.23 % " "Info: Total cell delay = 1.622 ns ( 60.23 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns 39.77 % " "Info: Total interconnect delay = 1.071 ns ( 39.77 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.693 ns" { ROM~reg0 ROM } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk ROM~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.693 ns" { ROM~reg0 ROM } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 18:42:16 2008 " "Info: Processing ended: Thu Jul 31 18:42:16 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
