; Top Design: "spacefiber_pll_lib:opamp_test:schematic"
; Netlisted using Hierarchy Policy: "Standard_ic"

Options ResourceUsage=yes UseNutmegFormat=no EnableOptim=no TopDesignName="spacefiber_pll_lib:opamp_test:schematic" DcopOutputNodeVoltages=yes DcopOutputPinCurrents=yes DcopOutputAllSweepPoints=no DcopOutputDcopType=0
simulator lang = spectre
global 0 sub!
simulator lang = ads
; Library Name: spacefiber_pll_lib
; Cell Name: OpAmp
; View Name: schematic
define OpAmp ( Vpos  Vneg  Vout  Vdd  Vss ) 
;parameters 
simulator lang = spectre
P6 (N__6 Vk2 Vdd sub_n) pmos w=22.9u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
P5 (Vk2 Vk2 Vdd sub_n) pmos w=22.9u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
N12 (N__6 Vpos N__16 sub!) nmos w=2.15u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
N11 (Vk2 Vneg N__16 sub!) nmos w=2.15u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
N10 (N__16 N__22 Vss sub!) nmos w=4.3u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
simulator lang = ads
I_Source:SRC1  Vdd N__22 Type="I_DC" Idc=11 uA 
simulator lang = spectre
global 0 sub!
include "C:/PDK_ADS/sg25h4_students/tech/spectre/mismatch.scs"
include "C:/PDK_ADS/sg25h4_students/tech/spectre/cornerDIO.scs" section=11
include "C:/PDK_ADS/sg25h4_students/tech/SG25_MOS/library/spectre/cornerMOS_psp.scs" section=tt
include "C:/PDK_ADS/sg25h4_students/tech/SG25H4_HBT/spectre/cornerBIP.scs" section=typ
include "C:/PDK_ADS/sg25h4_students/tech/spectre/cornerRES.scs" section=11
include "C:/PDK_ADS/sg25h4_students/tech/spectre/cornerCAP.scs" section=11
include "C:/PDK_ADS/sg25h4_students/tech/spectre/cornerRCX.scs" section=11
include "C:/PDK_ADS/sg25h4_students/tech/spectre/statistics.scs"
include "C:/PDK_ADS/sg25h4_students/tech/spectre/SG25H4_parameters.scs"
include "C:/PDK_ADS/sg25h4_students/tech/spectre/SG25_passives.lib"
include "C:/PDK_ADS/sg25h4_students/tech/spectre/SG25_inductors.lib"
include "C:/PDK_ADS/sg25h4_students/tech/spectre/SG25_diodes.lib"
include "C:/PDK_ADS/sg25h4_students/tech/spectre/SG25_esd.lib"
N9 (N__22 N__22 Vss sub!) nmos w=2.15u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
X3 (sub! 0) ptap1 R=262.847 l=780n w=780n
X5 (Vdd sub_n) ntap1 R=262.847 l=780n w=780n
N13 (Vk2 N__22 Vss sub!) nmos w=6.45u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
N14 (Vk2 N__22 Vss sub!) nmos w=2.15u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
P7 (Vk2 Vk2 Vdd sub_n) pmos w=5.5u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
P8 (Vk2 Vk2 Vdd sub_n) pmos w=11.45u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
P9 (N__10 Vk2 N__6 sub_n) pmos w=11.45u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
P10 (Vout Vk2 Vk2 sub_n) pmos w=11.45u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
N15 (N__10 N__10 N__32 sub!) nmos w=2.15u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
N16 (Vout N__10 N__1 sub!) nmos w=2.15u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
N17 (N__32 N__32 Vss sub!) nmos w=2.15u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
N18 (N__1 N__32 Vss sub!) nmos w=2.15u l=1u ng=1 rfmode=0 ad=0 as=0 pd=0 ps=0 m=1
simulator lang = ads
end OpAmp


Vdd=2.5 V
Vc=1.5 V
Vd=0 V
fref=156.25 MHz
V_Source:SRC2  Vdd 0 Type="V_DC" Vdc=Vdd SaveCurrent=1 
V_Source:SRC5  N__5 N__10 Type="V_DC" Vdc=-Vd/2 SaveCurrent=1 
OpAmp:X3  N__1 N__5 Vout Vdd 0 
V_Source:SRC4  N__1 N__10 Type="V_DC" Vdc=Vd/2 SaveCurrent=1 
V_Source:SRC3  N__10 0 Type="V_DC" Vdc=Vc SaveCurrent=1 
DC:DC1 StatusLevel=2 DevOpPtLevel=0 UseFiniteDiff=no PrintOpPoint=no Restart=1 \
SweepVar="Vd" SweepPlan="DC1_stim" OutputPlan="DC1_Output" 

SweepPlan: DC1_stim Start=-10 mV Stop=+10 mV Step=10 uV 

OutputPlan:DC1_Output \
      Type="Output" \
      UseNodeNestLevel=yes \
      NodeNestLevel=2 \
      NodeName[1]="Vdd" \
      UseEquationNestLevel=yes \
      EquationNestLevel=2 \
      UseSavedEquationNestLevel=yes \
      SavedEquationNestLevel=2 \
      UseDeviceCurrentNestLevel=no \
      DeviceCurrentNestLevel=0 \
      DeviceCurrentDeviceType="All" \
      DeviceCurrentSymSyntax=yes \
      UseCurrentNestLevel=yes \
      CurrentNestLevel=999 \
      UseDeviceVoltageNestLevel=no \
      DeviceVoltageNestLevel=0 \
      DeviceVoltageDeviceType="All"

