{
  "sha": "dd8444682498d975be541793fe00ababe3223b6d",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6ZGQ4NDQ0NjgyNDk4ZDk3NWJlNTQxNzkzZmUwMGFiYWJlMzIyM2I2ZA==",
  "commit": {
    "author": {
      "name": "Maciej W. Rozycki",
      "email": "macro@orcam.me.uk",
      "date": "2021-05-29T01:26:32Z"
    },
    "committer": {
      "name": "Maciej W. Rozycki",
      "email": "macro@orcam.me.uk",
      "date": "2021-05-29T01:26:32Z"
    },
    "message": "MIPS/opcodes: Add legacy CP1 control register names\n\nThe two CP1 control registers defined by legacy ISAs used to be referred\nto by various names, such as FCR0, FCR31, FSR, however their documented\nfull names have always been the Implementation and Revision, and Control\nand Status respectively, so the FIR and FCSR acronyms coming from modern\nISA revisions will be just as unambiguous while improving the clarity of\ndisassembly.  Do not update the TX39 though as it did not have an FPU.\n\n\topcodes/\n\t* mips-dis.c (mips_cp1_names_mips): New variable.\n\t(mips_arch_choices): Use it rather than `mips_cp1_names_numeric'\n\tfor \"r3000\", \"r4000\", \"r4010\", \"vr4100\", \"vr4111\", \"vr4120\",\n\t\"r4300\", \"r4400\", \"r4600\", \"r4650\", \"r5000\", \"vr5400\", \"vr5500\",\n\t\"r5900\", \"r6000\", \"rm7000\", \"rm9000\", \"r8000\", \"r10000\",\n\t\"r12000\", \"r14000\", \"r16000\", \"mips5\", \"loongson2e\", and\n\t\"loongson2f\".\n\n\tgas/\n\t* testsuite/gas/mips/cp1-names-r3900.d: New test.\n\t* testsuite/gas/mips/mips.exp: Run the new test.\n\t* testsuite/gas/mips/branch-misc-3.d: Update disassembly\n\taccording to changes to opcodes.\n\t* testsuite/gas/mips/cp1-names-r3000.d: Likewise.\n\t* testsuite/gas/mips/cp1-names-r4000.d: Likewise.\n\t* testsuite/gas/mips/relax-swap1-mips1.d: Likewise.\n\t* testsuite/gas/mips/relax-swap1-mips2.d: Likewise.\n\t* testsuite/gas/mips/trunc.d: Likewise.",
    "tree": {
      "sha": "02d9470ca036bc7aeaef08d7f4e23a3117e199ea",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/02d9470ca036bc7aeaef08d7f4e23a3117e199ea"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/dd8444682498d975be541793fe00ababe3223b6d",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/dd8444682498d975be541793fe00ababe3223b6d",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/dd8444682498d975be541793fe00ababe3223b6d",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/dd8444682498d975be541793fe00ababe3223b6d/comments",
  "author": null,
  "committer": null,
  "parents": [
    {
      "sha": "709aa065e1bd6988cf21c975a50abc2e002c6277",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/709aa065e1bd6988cf21c975a50abc2e002c6277",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/709aa065e1bd6988cf21c975a50abc2e002c6277"
    }
  ],
  "stats": {
    "total": 148,
    "additions": 94,
    "deletions": 54
  },
  "files": [
    {
      "sha": "89a1acd27688422f1528a9478bcafd9c6548c754",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/dd8444682498d975be541793fe00ababe3223b6d/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/dd8444682498d975be541793fe00ababe3223b6d/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=dd8444682498d975be541793fe00ababe3223b6d",
      "patch": "@@ -1,3 +1,15 @@\n+2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n+\n+\t* testsuite/gas/mips/cp1-names-r3900.d: New test.\n+\t* testsuite/gas/mips/mips.exp: Run the new test.\n+\t* testsuite/gas/mips/branch-misc-3.d: Update disassembly\n+\taccording to changes to opcodes.\n+\t* testsuite/gas/mips/cp1-names-r3000.d: Likewise.\n+\t* testsuite/gas/mips/cp1-names-r4000.d: Likewise.\n+\t* testsuite/gas/mips/relax-swap1-mips1.d: Likewise.\n+\t* testsuite/gas/mips/relax-swap1-mips2.d: Likewise.\n+\t* testsuite/gas/mips/trunc.d: Likewise.\n+\n 2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n \n \t* testsuite/gas/mips/cp0c.d: New test."
    },
    {
      "sha": "aad4d4c494e81779a5927d6c238794e45afecaca",
      "filename": "gas/testsuite/gas/mips/branch-misc-3.d",
      "status": "modified",
      "additions": 5,
      "deletions": 5,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/branch-misc-3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/branch-misc-3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/branch-misc-3.d?ref=dd8444682498d975be541793fe00ababe3223b6d",
      "patch": "@@ -7,11 +7,11 @@\n Disassembly .*:\n \n 0+00 <.*>:\n-.*\tctc1\ta0,\\$31\n+.*\tctc1\ta0,c1_fcsr\n .*\tb\t.*\n .*\tnop\n #\n-.*\tctc1\ta0,\\$31\n+.*\tctc1\ta0,c1_fcsr\n .*\tnop\n .*\tnop\n .*\tbc1t\t.*\n@@ -26,13 +26,13 @@ Disassembly .*:\n .*\tbc1t\t.*\n .*\tnop\n #\n-.*\tctc1\ta0,\\$31\n+.*\tctc1\ta0,c1_fcsr\n .*\taddiu\ta1,a1,1\n .*\tnop\n .*\tbc1t\t.*\n .*\tnop\n #\n-.*\tctc1\ta0,\\$31\n+.*\tctc1\ta0,c1_fcsr\n .*\taddiu\ta1,a1,1\n .*\taddiu\ta2,a2,1\n .*\tbc1t\t.*\n@@ -43,7 +43,7 @@ Disassembly .*:\n .*\tbc1t\t.*\n .*\tnop\n #\n-.*\tctc1\ta0,\\$31\n+.*\tctc1\ta0,c1_fcsr\n .*\taddiu\ta1,a1,1\n .*\taddiu\ta2,a2,1\n .*\tbc1t\t.*"
    },
    {
      "sha": "247f959b77b5cac168ea93885991b6d4aca6da6b",
      "filename": "gas/testsuite/gas/mips/cp1-names-r3000.d",
      "status": "modified",
      "additions": 4,
      "deletions": 4,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/cp1-names-r3000.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/cp1-names-r3000.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp1-names-r3000.d?ref=dd8444682498d975be541793fe00ababe3223b6d",
      "patch": "@@ -8,7 +8,7 @@\n .*: +file format .*mips.*\n \n Disassembly of section \\.text:\n-0+0000 <[^>]*> 44c00000 \tctc1\t\\$0,\\$0\n+0+0000 <[^>]*> 44c00000 \tctc1\t\\$0,c1_fir\n 0+0004 <[^>]*> 44c00800 \tctc1\t\\$0,\\$1\n 0+0008 <[^>]*> 44c01000 \tctc1\t\\$0,\\$2\n 0+000c <[^>]*> 44c01800 \tctc1\t\\$0,\\$3\n@@ -39,8 +39,8 @@ Disassembly of section \\.text:\n 0+0070 <[^>]*> 44c0e000 \tctc1\t\\$0,\\$28\n 0+0074 <[^>]*> 44c0e800 \tctc1\t\\$0,\\$29\n 0+0078 <[^>]*> 44c0f000 \tctc1\t\\$0,\\$30\n-0+007c <[^>]*> 44c0f800 \tctc1\t\\$0,\\$31\n-0+0080 <[^>]*> 44400000 \tcfc1\t\\$0,\\$0\n+0+007c <[^>]*> 44c0f800 \tctc1\t\\$0,c1_fcsr\n+0+0080 <[^>]*> 44400000 \tcfc1\t\\$0,c1_fir\n 0+0084 <[^>]*> 44400800 \tcfc1\t\\$0,\\$1\n 0+0088 <[^>]*> 44401000 \tcfc1\t\\$0,\\$2\n 0+008c <[^>]*> 44401800 \tcfc1\t\\$0,\\$3\n@@ -71,5 +71,5 @@ Disassembly of section \\.text:\n 0+00f0 <[^>]*> 4440e000 \tcfc1\t\\$0,\\$28\n 0+00f4 <[^>]*> 4440e800 \tcfc1\t\\$0,\\$29\n 0+00f8 <[^>]*> 4440f000 \tcfc1\t\\$0,\\$30\n-0+00fc <[^>]*> 4440f800 \tcfc1\t\\$0,\\$31\n+0+00fc <[^>]*> 4440f800 \tcfc1\t\\$0,c1_fcsr\n \t\\.\\.\\."
    },
    {
      "sha": "abb86e61fb63711f2edc81055f2e0469420ef3d6",
      "filename": "gas/testsuite/gas/mips/cp1-names-r3900.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/cp1-names-r3900.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/cp1-names-r3900.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp1-names-r3900.d?ref=dd8444682498d975be541793fe00ababe3223b6d",
      "patch": "@@ -0,0 +1,5 @@\n+#objdump: -dr --prefix-addresses --show-raw-insn -M gpr-names=numeric,cp1-names=r3900\n+#name: MIPS CP1 register disassembly (r3900)\n+#as: -32 -march=r3900\n+#source: cp1-names.s\n+#dump: cp1-names-numeric.d"
    },
    {
      "sha": "5368425385493a91e3ca5f181d30c0a9d78d717e",
      "filename": "gas/testsuite/gas/mips/cp1-names-r4000.d",
      "status": "modified",
      "additions": 4,
      "deletions": 4,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/cp1-names-r4000.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/cp1-names-r4000.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/cp1-names-r4000.d?ref=dd8444682498d975be541793fe00ababe3223b6d",
      "patch": "@@ -8,7 +8,7 @@\n .*: +file format .*mips.*\n \n Disassembly of section \\.text:\n-0+0000 <[^>]*> 44c00000 \tctc1\t\\$0,\\$0\n+0+0000 <[^>]*> 44c00000 \tctc1\t\\$0,c1_fir\n 0+0004 <[^>]*> 44c00800 \tctc1\t\\$0,\\$1\n 0+0008 <[^>]*> 44c01000 \tctc1\t\\$0,\\$2\n 0+000c <[^>]*> 44c01800 \tctc1\t\\$0,\\$3\n@@ -39,8 +39,8 @@ Disassembly of section \\.text:\n 0+0070 <[^>]*> 44c0e000 \tctc1\t\\$0,\\$28\n 0+0074 <[^>]*> 44c0e800 \tctc1\t\\$0,\\$29\n 0+0078 <[^>]*> 44c0f000 \tctc1\t\\$0,\\$30\n-0+007c <[^>]*> 44c0f800 \tctc1\t\\$0,\\$31\n-0+0080 <[^>]*> 44400000 \tcfc1\t\\$0,\\$0\n+0+007c <[^>]*> 44c0f800 \tctc1\t\\$0,c1_fcsr\n+0+0080 <[^>]*> 44400000 \tcfc1\t\\$0,c1_fir\n 0+0084 <[^>]*> 44400800 \tcfc1\t\\$0,\\$1\n 0+0088 <[^>]*> 44401000 \tcfc1\t\\$0,\\$2\n 0+008c <[^>]*> 44401800 \tcfc1\t\\$0,\\$3\n@@ -71,5 +71,5 @@ Disassembly of section \\.text:\n 0+00f0 <[^>]*> 4440e000 \tcfc1\t\\$0,\\$28\n 0+00f4 <[^>]*> 4440e800 \tcfc1\t\\$0,\\$29\n 0+00f8 <[^>]*> 4440f000 \tcfc1\t\\$0,\\$30\n-0+00fc <[^>]*> 4440f800 \tcfc1\t\\$0,\\$31\n+0+00fc <[^>]*> 4440f800 \tcfc1\t\\$0,c1_fcsr\n \t\\.\\.\\."
    },
    {
      "sha": "aebfe3d05bb68611c304858566f246a3794e7008",
      "filename": "gas/testsuite/gas/mips/mips.exp",
      "status": "modified",
      "additions": 1,
      "deletions": 0,
      "changes": 1,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/mips.exp",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/mips.exp",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/mips.exp?ref=dd8444682498d975be541793fe00ababe3223b6d",
      "patch": "@@ -1340,6 +1340,7 @@ if { [istarget mips*-*-vxworks*] } {\n \n     run_dump_test \"cp1-names-numeric\"\n     run_dump_test \"cp1-names-r3000\"\n+    run_dump_test \"cp1-names-r3900\"\n     run_dump_test \"cp1-names-r4000\" \\\n \t\t  { { {name} {(r4000)} } { {objdump} {-M cp0-names=r4000} } }\n     run_dump_test \"cp1-names-r4000\" \\"
    },
    {
      "sha": "980ed4e0a60f36a214c9828ecfdeb222b439976a",
      "filename": "gas/testsuite/gas/mips/relax-swap1-mips1.d",
      "status": "modified",
      "additions": 4,
      "deletions": 4,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/relax-swap1-mips1.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/relax-swap1-mips1.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/relax-swap1-mips1.d?ref=dd8444682498d975be541793fe00ababe3223b6d",
      "patch": "@@ -240,21 +240,21 @@ Disassembly of section \\.text:\n [ \t]*2f0: R_MIPS_LO16\t\\.text\n 0+02f4 <[^>]*> jr\tat\n 0+02f8 <[^>]*> nop\n-0+02fc <[^>]*> cfc1\tv0,\\$31\n+0+02fc <[^>]*> cfc1\tv0,c1_fcsr\n 0+0300 <[^>]*> b\t00000000 <foo>\n 0+0304 <[^>]*> nop\n-0+0308 <[^>]*> cfc1\tv0,\\$31\n+0+0308 <[^>]*> cfc1\tv0,c1_fcsr\n 0+030c <[^>]*> lw\tat,2\\(gp\\)\n [ \t]*30c: R_MIPS_GOT16\t\\.text\n 0+0310 <[^>]*> nop\n 0+0314 <[^>]*> addiu\tat,at,992\n [ \t]*314: R_MIPS_LO16\t\\.text\n 0+0318 <[^>]*> jr\tat\n 0+031c <[^>]*> nop\n-0+0320 <[^>]*> ctc1\tv0,\\$31\n+0+0320 <[^>]*> ctc1\tv0,c1_fcsr\n 0+0324 <[^>]*> b\t00000000 <foo>\n 0+0328 <[^>]*> nop\n-0+032c <[^>]*> ctc1\tv0,\\$31\n+0+032c <[^>]*> ctc1\tv0,c1_fcsr\n 0+0330 <[^>]*> lw\tat,2\\(gp\\)\n [ \t]*330: R_MIPS_GOT16\t\\.text\n 0+0334 <[^>]*> nop"
    },
    {
      "sha": "057fbd2a72ad434aa983c2849988585aaeea0b76",
      "filename": "gas/testsuite/gas/mips/relax-swap1-mips2.d",
      "status": "modified",
      "additions": 4,
      "deletions": 4,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/relax-swap1-mips2.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/relax-swap1-mips2.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/relax-swap1-mips2.d?ref=dd8444682498d975be541793fe00ababe3223b6d",
      "patch": "@@ -211,20 +211,20 @@ Disassembly of section \\.text:\n [ \t]*27c: R_MIPS_LO16\t\\.text\n 0+0280 <[^>]*> jr\tat\n 0+0284 <[^>]*> lwc1\t\\$f0,0\\(a0\\)\n-0+0288 <[^>]*> cfc1\tv0,\\$31\n+0+0288 <[^>]*> cfc1\tv0,c1_fcsr\n 0+028c <[^>]*> b\t00000000 <foo>\n 0+0290 <[^>]*> nop\n-0+0294 <[^>]*> cfc1\tv0,\\$31\n+0+0294 <[^>]*> cfc1\tv0,c1_fcsr\n 0+0298 <[^>]*> lw\tat,2\\(gp\\)\n [ \t]*298: R_MIPS_GOT16\t\\.text\n 0+029c <[^>]*> addiu\tat,at,860\n [ \t]*29c: R_MIPS_LO16\t\\.text\n 0+02a0 <[^>]*> jr\tat\n 0+02a4 <[^>]*> nop\n-0+02a8 <[^>]*> ctc1\tv0,\\$31\n+0+02a8 <[^>]*> ctc1\tv0,c1_fcsr\n 0+02ac <[^>]*> b\t00000000 <foo>\n 0+02b0 <[^>]*> nop\n-0+02b4 <[^>]*> ctc1\tv0,\\$31\n+0+02b4 <[^>]*> ctc1\tv0,c1_fcsr\n 0+02b8 <[^>]*> lw\tat,2\\(gp\\)\n [ \t]*2b8: R_MIPS_GOT16\t\\.text\n 0+02bc <[^>]*> addiu\tat,at,860"
    },
    {
      "sha": "472e18b3c512ad48db8d3b7cafcb31a3c2483609",
      "filename": "gas/testsuite/gas/mips/trunc.d",
      "status": "modified",
      "additions": 8,
      "deletions": 8,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/trunc.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/dd8444682498d975be541793fe00ababe3223b6d/gas/testsuite/gas/mips/trunc.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/mips/trunc.d?ref=dd8444682498d975be541793fe00ababe3223b6d",
      "patch": "@@ -7,25 +7,25 @@\n .*: +file format .*mips.*\n \n Disassembly of section .text:\n-0+0000 <[^>]*> cfc1\ta0,\\$31\n-0+0004 <[^>]*> cfc1\ta0,\\$31\n+0+0000 <[^>]*> cfc1\ta0,c1_fcsr\n+0+0004 <[^>]*> cfc1\ta0,c1_fcsr\n 0+0008 <[^>]*> nop\n 0+000c <[^>]*> ori\tat,a0,0x3\n 0+0010 <[^>]*> xori\tat,at,0x2\n-0+0014 <[^>]*> ctc1\tat,\\$31\n+0+0014 <[^>]*> ctc1\tat,c1_fcsr\n 0+0018 <[^>]*> nop\n 0+001c <[^>]*> cvt.w.d\t\\$f4,\\$f6\n-0+0020 <[^>]*> ctc1\ta0,\\$31\n+0+0020 <[^>]*> ctc1\ta0,c1_fcsr\n 0+0024 <[^>]*> nop\n-0+0028 <[^>]*> cfc1\ta0,\\$31\n-0+002c <[^>]*> cfc1\ta0,\\$31\n+0+0028 <[^>]*> cfc1\ta0,c1_fcsr\n+0+002c <[^>]*> cfc1\ta0,c1_fcsr\n 0+0030 <[^>]*> nop\n 0+0034 <[^>]*> ori\tat,a0,0x3\n 0+0038 <[^>]*> xori\tat,at,0x2\n-0+003c <[^>]*> ctc1\tat,\\$31\n+0+003c <[^>]*> ctc1\tat,c1_fcsr\n 0+0040 <[^>]*> nop\n 0+0044 <[^>]*> cvt.w.s\t\\$f4,\\$f6\n-0+0048 <[^>]*> ctc1\ta0,\\$31\n+0+0048 <[^>]*> ctc1\ta0,c1_fcsr\n 0+004c <[^>]*> nop\n 0+0050 <[^>]*> nop\n #pass"
    },
    {
      "sha": "795391d61b51877cd8066b8773e5db25cf2068dc",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 10,
      "deletions": 0,
      "changes": 10,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/dd8444682498d975be541793fe00ababe3223b6d/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/dd8444682498d975be541793fe00ababe3223b6d/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=dd8444682498d975be541793fe00ababe3223b6d",
      "patch": "@@ -1,3 +1,13 @@\n+2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n+\n+\t* mips-dis.c (mips_cp1_names_mips): New variable.\n+\t(mips_arch_choices): Use it rather than `mips_cp1_names_numeric'\n+\tfor \"r3000\", \"r4000\", \"r4010\", \"vr4100\", \"vr4111\", \"vr4120\",\n+\t\"r4300\", \"r4400\", \"r4600\", \"r4650\", \"r5000\", \"vr5400\", \"vr5500\",\n+\t\"r5900\", \"r6000\", \"rm7000\", \"rm9000\", \"r8000\", \"r10000\",\n+\t\"r12000\", \"r14000\", \"r16000\", \"mips5\", \"loongson2e\", and\n+\t\"loongson2f\".\n+\n 2021-05-29  Maciej W. Rozycki  <macro@orcam.me.uk>\n \n \t* mips-dis.c (print_reg) <OP_REG_COPRO>: Move control register"
    },
    {
      "sha": "591caf11e28929aefb5b34dbec29e4a2192e4f3d",
      "filename": "opcodes/mips-dis.c",
      "status": "modified",
      "additions": 37,
      "deletions": 25,
      "changes": 62,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/dd8444682498d975be541793fe00ababe3223b6d/opcodes/mips-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/dd8444682498d975be541793fe00ababe3223b6d/opcodes/mips-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/mips-dis.c?ref=dd8444682498d975be541793fe00ababe3223b6d",
      "patch": "@@ -182,6 +182,18 @@ static const char * const mips_cp0_names_mips3264[32] =\n   \"c0_taglo\",     \"c0_taghi\",     \"c0_errorepc\",  \"c0_desave\",\n };\n \n+static const char * const mips_cp1_names_mips[32] =\n+{\n+  \"c1_fir\",       \"$1\",           \"$2\",           \"$3\",\n+  \"$4\",           \"$5\",           \"$6\",           \"$7\",\n+  \"$8\",           \"$9\",           \"$10\",          \"$11\",\n+  \"$12\",          \"$13\",          \"$14\",          \"$15\",\n+  \"$16\",          \"$17\",          \"$18\",          \"$19\",\n+  \"$20\",          \"$21\",          \"$22\",          \"$23\",\n+  \"$24\",          \"$25\",          \"$26\",          \"$27\",\n+  \"$28\",          \"$29\",          \"$30\",          \"c1_fcsr\"\n+};\n+\n static const char * const mips_cp1_names_mips3264[32] =\n {\n   \"c1_fir\",       \"c1_ufr\",       \"$2\",           \"$3\",\n@@ -466,76 +478,76 @@ const struct mips_arch_choice mips_arch_choices[] =\n     mips_hwr_names_numeric },\n \n   { \"r3000\",\t1, bfd_mach_mips3000, CPU_R3000, ISA_MIPS1, 0,\n-    mips_cp0_names_r3000, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_r3000, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r3900\",\t1, bfd_mach_mips3900, CPU_R3900, ISA_MIPS1, 0,\n     mips_cp0_names_r3900, NULL, 0, mips_cp1_names_numeric,\n     mips_hwr_names_numeric },\n   { \"r4000\",\t1, bfd_mach_mips4000, CPU_R4000, ISA_MIPS3, 0,\n-    mips_cp0_names_r4000, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_r4000, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r4010\",\t1, bfd_mach_mips4010, CPU_R4010, ISA_MIPS2, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"vr4100\",\t1, bfd_mach_mips4100, CPU_VR4100, ISA_MIPS3, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"vr4111\",\t1, bfd_mach_mips4111, CPU_R4111, ISA_MIPS3, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"vr4120\",\t1, bfd_mach_mips4120, CPU_VR4120, ISA_MIPS3, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r4300\",\t1, bfd_mach_mips4300, CPU_R4300, ISA_MIPS3, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r4400\",\t1, bfd_mach_mips4400, CPU_R4400, ISA_MIPS3, 0,\n-    mips_cp0_names_r4000, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_r4000, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r4600\",\t1, bfd_mach_mips4600, CPU_R4600, ISA_MIPS3, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r4650\",\t1, bfd_mach_mips4650, CPU_R4650, ISA_MIPS3, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r5000\",\t1, bfd_mach_mips5000, CPU_R5000, ISA_MIPS4, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"vr5400\",\t1, bfd_mach_mips5400, CPU_VR5400, ISA_MIPS4, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"vr5500\",\t1, bfd_mach_mips5500, CPU_VR5500, ISA_MIPS4, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r5900\",\t1, bfd_mach_mips5900, CPU_R5900, ISA_MIPS3, 0,\n-    mips_cp0_names_r5900, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_r5900, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r6000\",\t1, bfd_mach_mips6000, CPU_R6000, ISA_MIPS2, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"rm7000\",\t1, bfd_mach_mips7000, CPU_RM7000, ISA_MIPS4, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"rm9000\",\t1, bfd_mach_mips7000, CPU_RM7000, ISA_MIPS4, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r8000\",\t1, bfd_mach_mips8000, CPU_R8000, ISA_MIPS4, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r10000\",\t1, bfd_mach_mips10000, CPU_R10000, ISA_MIPS4, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r12000\",\t1, bfd_mach_mips12000, CPU_R12000, ISA_MIPS4, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r14000\",\t1, bfd_mach_mips14000, CPU_R14000, ISA_MIPS4, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"r16000\",\t1, bfd_mach_mips16000, CPU_R16000, ISA_MIPS4, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n   { \"mips5\",\t1, bfd_mach_mips5, CPU_MIPS5, ISA_MIPS5, 0,\n-    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_numeric,\n+    mips_cp0_names_numeric, NULL, 0, mips_cp1_names_mips,\n     mips_hwr_names_numeric },\n \n   /* For stock MIPS32, disassemble all applicable MIPS-specified ASEs.\n@@ -636,11 +648,11 @@ const struct mips_arch_choice mips_arch_choices[] =\n \n   { \"loongson2e\",   1, bfd_mach_mips_loongson_2e, CPU_LOONGSON_2E,\n     ISA_MIPS3 | INSN_LOONGSON_2E, 0, mips_cp0_names_numeric,\n-    NULL, 0, mips_cp1_names_numeric, mips_hwr_names_numeric },\n+    NULL, 0, mips_cp1_names_mips, mips_hwr_names_numeric },\n \n   { \"loongson2f\",   1, bfd_mach_mips_loongson_2f, CPU_LOONGSON_2F,\n     ISA_MIPS3 | INSN_LOONGSON_2F, ASE_LOONGSON_MMI, mips_cp0_names_numeric,\n-    NULL, 0, mips_cp1_names_numeric, mips_hwr_names_numeric },\n+    NULL, 0, mips_cp1_names_mips, mips_hwr_names_numeric },\n \n   /* The loongson3a is an alias of gs464 for compatibility */\n   { \"loongson3a\",   1, bfd_mach_mips_gs464, CPU_GS464,"
    }
  ]
}