#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 11 23:37:31 2016
# Process ID: 24276
# Current directory: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25624 C:\Users\junhao.zhang.freddie\Vivado_Projects\lab4\Challenage\project_3.xpr
# Log file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/vivado.log
# Journal file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736731A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v:1]
[Mon Apr 11 23:37:58 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Mon Apr 11 23:38:32 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/synth_1/runme.log
[Mon Apr 11 23:38:32 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/runme.log
reset_run impl_1 -noclean_dir 
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v:1]
[Mon Apr 11 23:39:51 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/synth_1/runme.log
launch_runs impl_1
[Mon Apr 11 23:40:22 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Mon Apr 11 23:41:19 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/sum.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183736731A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736731A
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/sum.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/sum.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v:1]
[Tue Apr 12 00:13:48 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 12 00:14:17 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 12 00:15:10 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/sum.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/sum.bit} [lindex [get_hw_devices] 0]'
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v:1]
[Tue Apr 12 00:17:33 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 12 00:18:01 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 12 00:18:52 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/sum.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v:1]
[Tue Apr 12 00:20:26 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 12 00:20:54 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 12 00:21:45 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/sum.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/Decoder.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/imports/Desktop/counter.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v" into library work [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.srcs/sources_1/new/sum.v:1]
[Tue Apr 12 00:23:01 2016] Launched synth_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/synth_1/runme.log
launch_runs impl_1
[Tue Apr 12 00:23:30 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Tue Apr 12 00:24:23 2016] Launched impl_1...
Run output will be captured here: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/junhao.zhang.freddie/Vivado_Projects/lab4/Challenage/project_3.runs/impl_1/sum.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 12 01:39:45 2016...
