
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

1. Executing Liberty frontend: /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦

2. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/axi_fifo.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/axi_fifo.sv' to AST representation.
Storing AST representation for module `$abstract\axi_fifo'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/pixel_processor.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/pixel_processor.sv' to AST representation.
Storing AST representation for module `$abstract\pixel_processor'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/raster.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/raster.sv' to AST representation.
Storing AST representation for module `$abstract\raster'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/sim_mem.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/sim_mem.sv' to AST representation.
Storing AST representation for module `$abstract\sim_mem'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/asic/workspace/lab3/rtl/tile_processor.sv
Parsing SystemVerilog input from `/home/asic/workspace/lab3/rtl/tile_processor.sv' to AST representation.
Storing AST representation for module `$abstract\tile_processor'.
Successfully finished Verilog frontend.

7. Executing HIERARCHY pass (managing design hierarchy).

8. Executing AST frontend in derive mode using pre-parsed AST for module `\raster'.
Generating RTLIL representation for module `\raster'.

8.1. Analyzing design hierarchy..
Top module:  \raster

8.2. Executing AST frontend in derive mode using pre-parsed AST for module `\pixel_processor'.
Generating RTLIL representation for module `\pixel_processor'.
Parameter \WIDTH = 307
Parameter \MIN_DEPTH = 4

8.3. Executing AST frontend in derive mode using pre-parsed AST for module `\axi_fifo'.
Parameter \WIDTH = 307
Parameter \MIN_DEPTH = 4
Generating RTLIL representation for module `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo'.

8.4. Executing AST frontend in derive mode using pre-parsed AST for module `\tile_processor'.
Generating RTLIL representation for module `\tile_processor'.
Warning: Replacing memory \edges with list of registers. See /home/asic/workspace/lab3/rtl/tile_processor.sv:141

8.5. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo
Used module:     \tile_processor

8.6. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo
Used module:     \tile_processor
Removing unused module `$abstract\tile_processor'.
Removing unused module `$abstract\sim_mem'.
Removing unused module `$abstract\raster'.
Removing unused module `$abstract\pixel_processor'.
Removing unused module `$abstract\axi_fifo'.
Removed 5 unused modules.
Renaming module raster to raster.

9. Generating Graphviz representation of design.
Writing dot description to `/home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/06-yosys-synthesis/hierarchy.dot'.
Dumping module raster to page 1.

10. Executing TRIBUF pass.

11. Executing HIERARCHY pass (managing design hierarchy).

11.1. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo
Used module:     \tile_processor

11.2. Analyzing design hierarchy..
Top module:  \raster
Used module:     \pixel_processor
Used module:     $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo
Used module:     \tile_processor
Removed 0 unused modules.

12. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
Cleaned up 2 empty switches.

13. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 8 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33 in module pixel_processor.
Marked 5 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$29 in module pixel_processor.
Marked 3 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286 in module $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.
Removed 1 dead cases from process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350 in module tile_processor.
Marked 2 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350 in module tile_processor.
Marked 3 switch rules as full_case in process $proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326 in module tile_processor.
Removed a total of 1 dead cases.

14. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 171 assignments to connections.

15. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
  Set init value: \data_out = 307'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  Set init value: \write_ptr = 3'000
  Set init value: \read_ptr = 3'000

16. Executing PROC_ARST pass (detect async resets in processes).

17. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~24 debug messages>

18. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
     1/195: $3\temp_edge_row_off[31:0]
     2/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.out[31:0]$219
     3/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dx[31:0]$221
     4/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.out[31:0]$225
     5/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.in[15:0]$224
     6/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dy[31:0]$220
     7/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.out[31:0]$223
     8/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.in[15:0]$222
     9/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.delta_i[31:0]$218
    10/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.out[31:0]$211
    11/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dx[31:0]$213
    12/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.out[31:0]$217
    13/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.in[15:0]$216
    14/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dy[31:0]$212
    15/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.out[31:0]$215
    16/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.in[15:0]$214
    17/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.delta_i[31:0]$210
    18/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.out[31:0]$203
    19/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dx[31:0]$205
    20/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.out[31:0]$209
    21/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.in[15:0]$208
    22/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dy[31:0]$204
    23/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.out[31:0]$207
    24/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.in[15:0]$206
    25/195: $3\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.delta_i[31:0]$202
    26/195: $3\temp_z_row_off[31:0]
    27/195: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.out[31:0]$195
    28/195: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy_ext[31:0]$197
    29/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.out[31:0]$201
    30/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.in[15:0]$200
    31/195: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx_ext[31:0]$196
    32/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.out[31:0]$199
    33/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.in[15:0]$198
    34/195: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy[15:0]$194
    35/195: $3\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx[15:0]$193
    36/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.out[31:0]$239
    37/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.in[15:0]$238
    38/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.out[31:0]$237
    39/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.delta_i[31:0]$236
    40/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.out[31:0]$235
    41/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.in[15:0]$234
    42/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.out[31:0]$233
    43/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.delta_i[31:0]$232
    44/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.out[31:0]$231
    45/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.in[15:0]$230
    46/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.out[31:0]$229
    47/195: $3\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.delta_i[31:0]$228
    48/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.out[31:0]$227
    49/195: $3\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.in[15:0]$226
    50/195: $3\temp_edge_col_off[31:0]
    51/195: $3\temp_z_col_off[31:0]
    52/195: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.out[31:0]$183 [31:16]
    53/195: $0\prev_coord_position[31:0] [31:16]
    54/195: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.out[31:0]$183 [15:0]
    55/195: $3\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.in[18:0]$182
    56/195: $2\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.out[31:0]$134
    57/195: $2\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.in[18:0]$133
    58/195: $2\temp_coord[31:0]
    59/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.out[31:0]$181
    60/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.in[15:0]$180
    61/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.out[31:0]$179
    62/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.delta_i[31:0]$178
    63/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.out[31:0]$177
    64/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.in[15:0]$176
    65/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.out[31:0]$175
    66/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.delta_i[31:0]$174
    67/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.out[31:0]$173
    68/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.in[15:0]$172
    69/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.out[31:0]$171
    70/195: $2\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.delta_i[31:0]$170
    71/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.out[31:0]$169
    72/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.in[15:0]$168
    73/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.out[31:0]$167
    74/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.in[15:0]$166
    75/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.out[31:0]$165
    76/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.in[15:0]$164
    77/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dx[31:0]$163
    78/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dy[31:0]$162
    79/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.out[31:0]$161
    80/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.delta_i[31:0]$160
    81/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.out[31:0]$159
    82/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.in[15:0]$158
    83/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.out[31:0]$157
    84/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.in[15:0]$156
    85/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dx[31:0]$155
    86/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dy[31:0]$154
    87/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.out[31:0]$153
    88/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.delta_i[31:0]$152
    89/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.out[31:0]$151
    90/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.in[15:0]$150
    91/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.out[31:0]$149
    92/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.in[15:0]$148
    93/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dx[31:0]$147
    94/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dy[31:0]$146
    95/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.out[31:0]$145
    96/195: $2\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.delta_i[31:0]$144
    97/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.out[31:0]$143
    98/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.in[15:0]$142
    99/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.out[31:0]$141
   100/195: $2\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.in[15:0]$140
   101/195: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy_ext[31:0]$139
   102/195: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx_ext[31:0]$138
   103/195: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.out[31:0]$137
   104/195: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy[15:0]$136
   105/195: $2\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx[15:0]$135
   106/195: $2\temp_edge_col_off[31:0]
   107/195: $2\temp_z_col_off[31:0]
   108/195: $2\temp_edge_row_off[31:0]
   109/195: $2\temp_z_row_off[31:0]
   110/195: $0\present_state[1:0]
   111/195: $0\metadata[18:0] [10:5]
   112/195: $0\metadata[18:0] [4:0]
   113/195: $0\metadata[18:0] [18:11]
   114/195: $0\delta_2[31:0] [15:0]
   115/195: $0\delta_1[31:0] [15:0]
   116/195: $0\delta_0[31:0] [15:0]
   117/195: $3\temp_coord[31:0]
   118/195: $0\coord_position[31:0] [15:0]
   119/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.in[15:0]$131
   120/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.out[31:0]$130
   121/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.delta_i[31:0]$129
   122/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.out[31:0]$128
   123/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.in[15:0]$127
   124/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.out[31:0]$126
   125/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.delta_i[31:0]$125
   126/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.out[31:0]$124
   127/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.in[15:0]$123
   128/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.out[31:0]$122
   129/195: $1\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.delta_i[31:0]$121
   130/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.out[31:0]$120
   131/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.in[15:0]$119
   132/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.out[31:0]$118
   133/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.in[15:0]$117
   134/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.out[31:0]$116
   135/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.in[15:0]$115
   136/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dx[31:0]$114
   137/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dy[31:0]$113
   138/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.out[31:0]$112
   139/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.delta_i[31:0]$111
   140/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.out[31:0]$110
   141/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.in[15:0]$109
   142/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.out[31:0]$108
   143/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.in[15:0]$107
   144/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dx[31:0]$106
   145/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dy[31:0]$105
   146/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.out[31:0]$104
   147/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.delta_i[31:0]$103
   148/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.out[31:0]$102
   149/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.in[15:0]$101
   150/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.out[31:0]$100
   151/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.in[15:0]$99
   152/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dx[31:0]$98
   153/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dy[31:0]$97
   154/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.out[31:0]$96
   155/195: $1\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.delta_i[31:0]$95
   156/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.out[31:0]$94
   157/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.in[15:0]$93
   158/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.out[31:0]$92
   159/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.in[15:0]$91
   160/195: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy_ext[31:0]$90
   161/195: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx_ext[31:0]$89
   162/195: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.out[31:0]$88
   163/195: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy[15:0]$87
   164/195: $1\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx[15:0]$86
   165/195: $1\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.out[31:0]$85
   166/195: $1\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.in[18:0]$84
   167/195: $1\temp_edge_col_off[31:0]
   168/195: $1\temp_z_col_off[31:0]
   169/195: $1\temp_edge_row_off[31:0]
   170/195: $1\temp_z_row_off[31:0]
   171/195: $1\temp_coord[31:0]
   172/195: $0\z_current[31:0]
   173/195: $0\dzdy[15:0]
   174/195: $0\dzdx[15:0]
   175/195: $0\delta_2[31:0] [31:16]
   176/195: $0\edge_2[31:0]
   177/195: $0\edge_1[31:0]
   178/195: $0\edge_0[31:0]
   179/195: $0\delta_1[31:0] [31:16]
   180/195: $0\delta_0[31:0] [31:16]
   181/195: $0\prev_coord_position[31:0] [15:0]
   182/195: $0\addr_position[7:0]
   183/195: $1\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.out[31:0]$132
   184/195: $0\coord_position[31:0] [31:16]
   185/195: $0\pixel_out_y[15:0]
   186/195: $0\pixel_out_x[15:0]
   187/195: $0\color_out[7:0]
   188/195: $0\vld_out[0:0]
   189/195: $0\rdy_in[0:0]
   190/195: $0\color_buffer_write_addr[7:0]
   191/195: $0\color_buffer_data_out[7:0]
   192/195: $0\color_buffer_write_en[0:0]
   193/195: $0\z_buffer_write_addr[7:0]
   194/195: $0\z_buffer_data_out[31:0]
   195/195: $0\z_buffer_write_en[0:0]
Creating decoders for process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$29'.
     1/5: $5\next_state[1:0]
     2/5: $4\next_state[1:0]
     3/5: $3\next_state[1:0]
     4/5: $2\next_state[1:0]
     5/5: $1\next_state[1:0]
Creating decoders for process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
Creating decoders for process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
     1/11: $2\next_read_ptr[2:0]
     2/11: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$297
     3/11: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_DATA[306:0]$296
     4/11: $2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_ADDR[1:0]$295
     5/11: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$293
     6/11: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_DATA[306:0]$292
     7/11: $1$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_ADDR[1:0]$291
     8/11: $1\next_read_ptr[2:0]
     9/11: $0\read_ptr[2:0]
    10/11: $0\write_ptr[2:0]
    11/11: $0\data_out[306:0]
Creating decoders for process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$280'.
Creating decoders for process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
     1/167: $2\temp_edge_i[31:0]
     2/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.out[31:0]$487
     3/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_mult[31:0]$491
     4/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_mult[31:0]$490
     5/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_sub[15:0]$489
     6/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_sub[15:0]$488
     7/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.delta_i[47:0]$486
     8/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.v_i[47:0]$485
     9/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.start[47:0]$484
    10/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.out[31:0]$479
    11/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_mult[31:0]$483
    12/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_mult[31:0]$482
    13/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_sub[15:0]$481
    14/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_sub[15:0]$480
    15/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.delta_i[47:0]$478
    16/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.v_i[47:0]$477
    17/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.start[47:0]$476
    18/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.out[31:0]$471
    19/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_mult[31:0]$475
    20/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_mult[31:0]$474
    21/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_sub[15:0]$473
    22/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_sub[15:0]$472
    23/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.delta_i[47:0]$470
    24/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.v_i[47:0]$469
    25/167: $2\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.start[47:0]$468
    26/167: $0\abs_pos[47:0] [47:32]
    27/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.y_component[31:0]$523
    28/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.x_component[31:0]$522
    29/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_y[15:0]$521
    30/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_x[15:0]$520
    31/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.out[31:0]$519
    32/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdy[15:0]$518
    33/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdx[15:0]$517
    34/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.abs_pos[47:0]$516
    35/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.v_0[47:0]$515
    36/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.div_result_dz[31:0]$514
    37/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.out[15:0]$513
    38/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.c[31:0]$512
    39/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.dz_undiv[31:0]$511
    40/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.div_result_dz[31:0]$510
    41/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.out[15:0]$509
    42/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.c[31:0]$508
    43/167: $2\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.dz_undiv[31:0]$507
    44/167: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_y0x2_mult[31:0]$506
    45/167: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_x0y2_mult[31:0]$505
    46/167: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.out[31:0]$504
    47/167: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_2[47:0]$503
    48/167: $2\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_0[47:0]$502
    49/167: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_x0z2_mult[31:0]$501
    50/167: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_z0x2_mult[31:0]$500
    51/167: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.out[31:0]$499
    52/167: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_2[47:0]$498
    53/167: $2\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_0[47:0]$497
    54/167: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_z0y2_mult[31:0]$496
    55/167: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_y0z2_mult[31:0]$495
    56/167: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.out[31:0]$494
    57/167: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_2[47:0]$493
    58/167: $2\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_0[47:0]$492
    59/167: $2\temp_dzdy[15:0]
    60/167: $2\temp_dzdx[15:0]
    61/167: $2\temp_z[31:0]
    62/167: $2\temp_coeff_c[31:0]
    63/167: $2\temp_coeff_b[31:0]
    64/167: $2\temp_coeff_a[31:0]
    65/167: $0\present_state[31:0]
    66/167: $0\metadata[18:0] [10:5]
    67/167: $0\metadata[18:0] [4:0]
    68/167: $0\metadata[18:0] [18:11]
    69/167: $0\abs_pos[47:0] [15:0]
    70/167: $2\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.z_component[31:0]$524
    71/167: $0\abs_pos[47:0] [31:16]
    72/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.y_component[31:0]$466
    73/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.x_component[31:0]$465
    74/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_y[15:0]$464
    75/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_x[15:0]$463
    76/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.out[31:0]$462
    77/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdy[15:0]$461
    78/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdx[15:0]$460
    79/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.abs_pos[47:0]$459
    80/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.v_0[47:0]$458
    81/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.div_result_dz[31:0]$457
    82/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.out[15:0]$456
    83/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.c[31:0]$455
    84/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.dz_undiv[31:0]$454
    85/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.div_result_dz[31:0]$453
    86/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.out[15:0]$452
    87/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.c[31:0]$451
    88/167: $1\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.dz_undiv[31:0]$450
    89/167: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_y0x2_mult[31:0]$449
    90/167: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_x0y2_mult[31:0]$448
    91/167: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.out[31:0]$447
    92/167: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_2[47:0]$446
    93/167: $1\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_0[47:0]$445
    94/167: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_x0z2_mult[31:0]$444
    95/167: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_z0x2_mult[31:0]$443
    96/167: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.out[31:0]$442
    97/167: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_2[47:0]$441
    98/167: $1\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_0[47:0]$440
    99/167: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_z0y2_mult[31:0]$439
   100/167: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_y0z2_mult[31:0]$438
   101/167: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.out[31:0]$437
   102/167: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_2[47:0]$436
   103/167: $1\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_0[47:0]$435
   104/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_mult[31:0]$434
   105/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_mult[31:0]$433
   106/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_sub[15:0]$432
   107/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_sub[15:0]$431
   108/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.out[31:0]$430
   109/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.delta_i[47:0]$429
   110/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.v_i[47:0]$428
   111/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.start[47:0]$427
   112/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_mult[31:0]$426
   113/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_mult[31:0]$425
   114/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_sub[15:0]$424
   115/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_sub[15:0]$423
   116/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.out[31:0]$422
   117/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.delta_i[47:0]$421
   118/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.v_i[47:0]$420
   119/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.start[47:0]$419
   120/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_mult[31:0]$418
   121/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_mult[31:0]$417
   122/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_sub[15:0]$416
   123/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_sub[15:0]$415
   124/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.out[31:0]$414
   125/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.delta_i[47:0]$413
   126/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.v_i[47:0]$412
   127/167: $1\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.start[47:0]$411
   128/167: $1\temp_dzdy[15:0]
   129/167: $1\temp_dzdx[15:0]
   130/167: $1\temp_z[31:0]
   131/167: $1\temp_coeff_c[31:0]
   132/167: $1\temp_coeff_b[31:0]
   133/167: $1\temp_coeff_a[31:0]
   134/167: $1\temp_edge_i[31:0]
   135/167: $0\edges[2][31:0]
   136/167: $0\edges[1][31:0]
   137/167: $0\edges[0][31:0]
   138/167: $0\coeff_C[31:0]
   139/167: $0\coeff_B[31:0]
   140/167: $0\coeff_A[31:0]
   141/167: $1\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.z_component[31:0]$467
   142/167: $0\z_current[31:0]
   143/167: $0\dzdy[15:0]
   144/167: $0\dzdx[15:0]
   145/167: $1$fordecl_block$7.i[31:0]$410
   146/167: $0\delta_2[47:0]
   147/167: $0\delta_1[47:0]
   148/167: $0\delta_0[47:0]
   149/167: $0\out_z_current[31:0]
   150/167: $0\out_dzdy[15:0]
   151/167: $0\out_dzdx[15:0]
   152/167: $0\out_tile_y[4:0]
   153/167: $0\out_tile_x[5:0]
   154/167: $0\out_color[7:0]
   155/167: $0\out_edge_2[31:0]
   156/167: $0\out_edge_1[31:0]
   157/167: $0\out_edge_0[31:0]
   158/167: $0\out_delta_2_y[15:0]
   159/167: $0\out_delta_2_x[15:0]
   160/167: $0\out_delta_1_y[15:0]
   161/167: $0\out_delta_1_x[15:0]
   162/167: $0\out_delta_0_y[15:0]
   163/167: $0\out_delta_0_x[15:0]
   164/167: $0\out_abs_pos_y[15:0]
   165/167: $0\out_abs_pos_x[15:0]
   166/167: $0\vld_out[0:0]
   167/167: $0\rdy_in[0:0]
Creating decoders for process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
     1/3: $3\next_state[31:0]
     2/3: $2\next_state[31:0]
     3/3: $1\next_state[31:0]

19. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\pixel_processor.\next_state' from process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$29'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$fordecl_block$1.i' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$275_EN' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$276_EN' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$277_EN' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$278_EN' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\rdy_in' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$280'.
No latch inferred for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\vld_out' from process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$280'.
No latch inferred for signal `\tile_processor.\next_state' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\temp_start' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\temp_delta_0' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\temp_delta_1' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\temp_delta_2' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\v0' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\v1' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\v2' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\zero' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:87$313.tile_x' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:87$313.tile_y' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:87$313.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:89$314.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:89$314.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:89$314.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:90$315.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:90$315.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:90$315.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$316.a' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$316.b' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
No latch inferred for signal `\tile_processor.\compute_delta$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:91$316.out' from process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.

20. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\pixel_processor.\z_buffer_write_en' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3330' with positive edge clock.
Creating register for signal `\pixel_processor.\z_buffer_data_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3331' with positive edge clock.
Creating register for signal `\pixel_processor.\z_buffer_write_addr' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3332' with positive edge clock.
Creating register for signal `\pixel_processor.\color_buffer_write_en' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3333' with positive edge clock.
Creating register for signal `\pixel_processor.\color_buffer_data_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3334' with positive edge clock.
Creating register for signal `\pixel_processor.\color_buffer_write_addr' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3335' with positive edge clock.
Creating register for signal `\pixel_processor.\rdy_in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3336' with positive edge clock.
Creating register for signal `\pixel_processor.\vld_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3337' with positive edge clock.
Creating register for signal `\pixel_processor.\color_out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3338' with positive edge clock.
Creating register for signal `\pixel_processor.\pixel_out_x' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3339' with positive edge clock.
Creating register for signal `\pixel_processor.\pixel_out_y' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3340' with positive edge clock.
Creating register for signal `\pixel_processor.\present_state' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3341' with positive edge clock.
Creating register for signal `\pixel_processor.\prev_coord_position' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3342' with positive edge clock.
Creating register for signal `\pixel_processor.\coord_position' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3343' with positive edge clock.
Creating register for signal `\pixel_processor.\addr_position' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3344' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_0' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3345' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_1' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3346' with positive edge clock.
Creating register for signal `\pixel_processor.\delta_2' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3347' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_0' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3348' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_1' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3349' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_2' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3350' with positive edge clock.
Creating register for signal `\pixel_processor.\metadata' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3351' with positive edge clock.
Creating register for signal `\pixel_processor.\dzdx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3352' with positive edge clock.
Creating register for signal `\pixel_processor.\dzdy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3353' with positive edge clock.
Creating register for signal `\pixel_processor.\z_current' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3354' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_coord' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3355' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_z_row_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3356' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_edge_row_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3357' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_z_col_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3358' with positive edge clock.
Creating register for signal `\pixel_processor.\temp_edge_col_off' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3359' with positive edge clock.
Creating register for signal `\pixel_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3360' with positive edge clock.
Creating register for signal `\pixel_processor.\tile_to_coord$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:190$9.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3361' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3362' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3363' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3364' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdx_ext' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3365' with positive edge clock.
Creating register for signal `\pixel_processor.\z_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:244$10.dzdy_ext' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3366' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3367' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:380$11.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3368' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3369' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:381$12.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3370' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3371' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3372' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3373' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:248$13.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3374' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3375' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$14.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3376' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3377' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$15.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3378' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3379' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3380' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3381' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:250$16.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3382' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3383' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$17.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3384' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3385' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$18.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3386' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3387' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3388' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dy' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3389' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_row_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:252$19.s_dx' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3390' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3391' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:352$20.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3392' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3393' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:353$21.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3394' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3395' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:260$22.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3396' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3397' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:264$23.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3398' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3399' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$24.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3400' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3401' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:266$25.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3402' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3403' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$26.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3404' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.delta_i' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3405' with positive edge clock.
Creating register for signal `\pixel_processor.\edge_column_offset$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:268$27.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3406' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.in' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3407' with positive edge clock.
Creating register for signal `\pixel_processor.\sext_f16_f32$func$/home/asic/workspace/lab3/rtl/pixel_processor.sv:366$28.out' using process `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
  created $dff cell `$procdff$3408' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\data_out' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3409' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\write_ptr' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3410' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\read_ptr' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3411' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.\next_read_ptr' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3412' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_ADDR' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3413' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_DATA' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3414' with positive edge clock.
Creating register for signal `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN' using process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
  created $dff cell `$procdff$3415' with positive edge clock.
Creating register for signal `\tile_processor.\rdy_in' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3416' with positive edge clock.
Creating register for signal `\tile_processor.\vld_out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3417' with positive edge clock.
Creating register for signal `\tile_processor.\out_abs_pos_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3418' with positive edge clock.
Creating register for signal `\tile_processor.\out_abs_pos_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3419' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_0_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3420' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_0_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3421' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_1_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3422' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_1_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3423' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_2_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3424' with positive edge clock.
Creating register for signal `\tile_processor.\out_delta_2_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3425' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3426' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_1' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3427' with positive edge clock.
Creating register for signal `\tile_processor.\out_edge_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3428' with positive edge clock.
Creating register for signal `\tile_processor.\out_color' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3429' with positive edge clock.
Creating register for signal `\tile_processor.\out_tile_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3430' with positive edge clock.
Creating register for signal `\tile_processor.\out_tile_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3431' with positive edge clock.
Creating register for signal `\tile_processor.\out_dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3432' with positive edge clock.
Creating register for signal `\tile_processor.\out_dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3433' with positive edge clock.
Creating register for signal `\tile_processor.\out_z_current' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3434' with positive edge clock.
Creating register for signal `\tile_processor.\present_state' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3435' with positive edge clock.
Creating register for signal `\tile_processor.\delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3436' with positive edge clock.
Creating register for signal `\tile_processor.\delta_1' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3437' with positive edge clock.
Creating register for signal `\tile_processor.\delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3438' with positive edge clock.
Creating register for signal `\tile_processor.\metadata' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3439' with positive edge clock.
Creating register for signal `\tile_processor.\dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3440' with positive edge clock.
Creating register for signal `\tile_processor.\dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3441' with positive edge clock.
Creating register for signal `\tile_processor.\z_current' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3442' with positive edge clock.
Creating register for signal `\tile_processor.\temp_edge_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3443' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_a' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3444' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_b' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3445' with positive edge clock.
Creating register for signal `\tile_processor.\temp_coeff_c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3446' with positive edge clock.
Creating register for signal `\tile_processor.\temp_z' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3447' with positive edge clock.
Creating register for signal `\tile_processor.\temp_dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3448' with positive edge clock.
Creating register for signal `\tile_processor.\temp_dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3449' with positive edge clock.
Creating register for signal `\tile_processor.\abs_pos' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3450' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_A' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3451' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_B' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3452' with positive edge clock.
Creating register for signal `\tile_processor.\coeff_C' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3453' with positive edge clock.
Creating register for signal `\tile_processor.$fordecl_block$7.i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3454' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3455' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3456' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3457' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3458' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3459' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3460' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3461' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:195$317.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3462' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3463' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3464' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3465' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3466' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3467' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3468' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3469' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:197$318.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3470' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.start' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3471' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.v_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3472' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.delta_i' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3473' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3474' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3475' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_sub' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3476' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_x_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3477' with positive edge clock.
Creating register for signal `\tile_processor.\compute_edge$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:199$319.temp_y_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3478' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3479' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3480' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3481' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_y0z2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3482' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_a$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:204$320.temp_z0y2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3483' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3484' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3485' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3486' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_z0x2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3487' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_b$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:206$321.temp_x0z2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3488' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3489' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.delta_2' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3490' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3491' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_x0y2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3492' with positive edge clock.
Creating register for signal `\tile_processor.\compute_plane_coeff_c$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:208$322.temp_y0x2_mult' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3493' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.dz_undiv' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3494' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3495' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3496' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:214$323.div_result_dz' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3497' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.dz_undiv' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3498' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.c' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3499' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3500' with positive edge clock.
Creating register for signal `\tile_processor.\scale_dz$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:216$324.div_result_dz' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3501' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.v_0' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3502' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.abs_pos' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3503' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdx' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3504' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.dzdy' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3505' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.out' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3506' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_x' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3507' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.delta_y' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3508' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.x_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3509' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.y_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3510' with positive edge clock.
Creating register for signal `\tile_processor.\compute_z$func$/home/asic/workspace/lab3/rtl/tile_processor.sv:221$325.z_component' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3511' with positive edge clock.
Creating register for signal `\tile_processor.\edges[0]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3512' with positive edge clock.
Creating register for signal `\tile_processor.\edges[1]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3513' with positive edge clock.
Creating register for signal `\tile_processor.\edges[2]' using process `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
  created $dff cell `$procdff$3514' with positive edge clock.

21. Executing PROC_MEMWR pass (convert process memory writes to cells).

22. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 9 empty switches in `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
Removing empty process `pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:134$33'.
Found and cleaned up 5 empty switches in `\pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$29'.
Removing empty process `pixel_processor.$proc$/home/asic/workspace/lab3/rtl/pixel_processor.sv:0$29'.
Removing empty process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$307'.
Found and cleaned up 4 empty switches in `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
Removing empty process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:52$286'.
Removing empty process `$paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.$proc$/home/asic/workspace/lab3/rtl/axi_fifo.sv:0$280'.
Found and cleaned up 3 empty switches in `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
Removing empty process `tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:134$350'.
Found and cleaned up 3 empty switches in `\tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
Removing empty process `tile_processor.$proc$/home/asic/workspace/lab3/rtl/tile_processor.sv:0$326'.
Cleaned up 24 empty switches.

23. Executing CHECK pass (checking for obvious problems).
Checking module raster...
Checking module pixel_processor...
Checking module $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo...
Checking module tile_processor...
Found and reported 0 problems.

24. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
Optimizing module pixel_processor.
<suppressed ~239 debug messages>
Optimizing module $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.
<suppressed ~12 debug messages>
Optimizing module tile_processor.
<suppressed ~210 debug messages>

25. Executing FLATTEN pass (flatten design).
Deleting now unused module pixel_processor.
Deleting now unused module $paramod$840061bd4ad74be8ad845001360844706c07c072\axi_fifo.
Deleting now unused module tile_processor.
<suppressed ~3 debug messages>

26. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~4 debug messages>

27. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 839 unused cells and 1896 unused wires.
<suppressed ~960 debug messages>

28. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~309 debug messages>
Removed a total of 103 cells.

30. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\axel_f.$procmux$2100.
    dead port 2/2 on $mux $flatten\axel_f.$procmux$2106.
    dead port 2/2 on $mux $flatten\axel_f.$procmux$2112.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2057.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2064.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2073.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2075.
    dead port 2/2 on $mux $flatten\pixel_proc.$procmux$2083.
    dead port 2/2 on $mux $flatten\tile_proc.$procmux$3309.
    dead port 2/2 on $mux $flatten\tile_proc.$procmux$3320.
Removed 10 multiplexer ports.
<suppressed ~75 debug messages>

31. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $flatten\axel_f.$procmux$2097:
      Old ports: A=307'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=307'1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111, Y=$flatten\axel_f.$procmux$2097_Y
      New ports: A=1'0, B=1'1, Y=$flatten\axel_f.$procmux$2097_Y [0]
      New connections: $flatten\axel_f.$procmux$2097_Y [306:1] = { $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] $flatten\axel_f.$procmux$2097_Y [0] }
    New ctrl vector for $pmux cell $flatten\pixel_proc.$procmux$1919: { $auto$opt_reduce.cc:137:opt_pmux$3520 $flatten\pixel_proc.$procmux$1091_CMP }
    New ctrl vector for $pmux cell $flatten\pixel_proc.$procmux$1930: { $auto$opt_reduce.cc:137:opt_pmux$3522 $flatten\pixel_proc.$procmux$1091_CMP }
    New ctrl vector for $pmux cell $flatten\pixel_proc.$procmux$1941: { $auto$opt_reduce.cc:137:opt_pmux$3524 $flatten\pixel_proc.$procmux$1091_CMP }
    New ctrl vector for $pmux cell $flatten\pixel_proc.$procmux$1952: { $auto$opt_reduce.cc:137:opt_pmux$3526 $flatten\pixel_proc.$procmux$1091_CMP }
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $flatten\axel_f.$procmux$2115:
      Old ports: A=307'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, B=$flatten\axel_f.$2$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$297, Y=$flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289
      New ports: A=1'0, B=$flatten\axel_f.$procmux$2097_Y [0], Y=$flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0]
      New connections: $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [306:1] = { $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] $flatten\axel_f.$0$memwr$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:60$279_EN[306:0]$289 [0] }
  Optimizing cells in module \raster.
Performed a total of 6 changes.

32. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

33. Executing OPT_DFF pass (perform DFF optimizations).

34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 0 unused cells and 119 unused wires.
<suppressed ~1 debug messages>

35. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

36. Rerunning OPT passes. (Maybe there is more to doâ€¦)

37. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~77 debug messages>

38. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

39. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

40. Executing OPT_DFF pass (perform DFF optimizations).

41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

42. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

43. Executing FSM pass (extract and optimize FSM).

43.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register raster.pixel_proc.present_state.
Found FSM state register raster.tile_proc.present_state.

43.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\pixel_proc.present_state' from module `\raster'.
  found $dff cell for state register: $flatten\pixel_proc.$procdff$3341
  root of input selection tree: $flatten\pixel_proc.$0\present_state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \rst_n
  found state code: 2'00
  found ctrl input: $flatten\pixel_proc.$procmux$1761_CMP
  found ctrl input: $flatten\pixel_proc.$procmux$1091_CMP
  found ctrl input: $flatten\pixel_proc.$procmux$1095_CMP
  found ctrl input: $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$31_Y
  found state code: 2'10
  found state code: 2'01
  found ctrl input: \axel_f.vld_out
  found ctrl input: $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:104$30_Y
  found ctrl output: $flatten\pixel_proc.$procmux$1761_CMP
  found ctrl output: $flatten\pixel_proc.$procmux$1095_CMP
  found ctrl output: $flatten\pixel_proc.$procmux$1091_CMP
  ctrl inputs: { $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:104$30_Y $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$31_Y \axel_f.vld_out \rst_n }
  ctrl outputs: { $flatten\pixel_proc.$0\present_state[1:0] $flatten\pixel_proc.$procmux$1091_CMP $flatten\pixel_proc.$procmux$1095_CMP $flatten\pixel_proc.$procmux$1761_CMP }
  transition:       2'00 4'---0 ->       2'00 5'00010
  transition:       2'00 4'--01 ->       2'00 5'00010
  transition:       2'00 4'0-11 ->       2'01 5'01010
  transition:       2'00 4'1-11 ->       2'10 5'10010
  transition:       2'10 4'---0 ->       2'00 5'00001
  transition:       2'10 4'-0-1 ->       2'00 5'00001
  transition:       2'10 4'-1-1 ->       2'10 5'10001
  transition:       2'01 4'---0 ->       2'00 5'00100
  transition:       2'01 4'-0-1 ->       2'10 5'10100
  transition:       2'01 4'-1-1 ->       2'01 5'01100
Extracting FSM `\tile_proc.present_state' from module `\raster'.
  found $dff cell for state register: $flatten\tile_proc.$procdff$3435
  root of input selection tree: $flatten\tile_proc.$0\present_state[31:0]
  found reset state: 0 (guessed from mux tree)
  found ctrl input: \rst_n
  found state code: 0
  found ctrl input: $flatten\tile_proc.$procmux$3291_CMP
  found ctrl input: $flatten\tile_proc.$procmux$3171_CMP
  found ctrl input: $flatten\tile_proc.$procmux$3110_CMP
  found ctrl input: $flatten\tile_proc.$procmux$3119_CMP
  found ctrl input: $flatten\tile_proc.$procmux$3079_CMP
  found ctrl input: $flatten\tile_proc.$procmux$2431_CMP
  found ctrl input: $flatten\axel_f.$logic_and$/home/asic/workspace/lab3/rtl/axi_fifo.sv:47$284_Y
  found state code: 5
  found state code: 4
  found state code: 3
  found state code: 2
  found ctrl input: $flatten\tile_proc.$logic_and$/home/asic/workspace/lab3/rtl/tile_processor.sv:95$348_Y
  found state code: 1
  found ctrl output: $flatten\tile_proc.$procmux$3291_CMP
  found ctrl output: $flatten\tile_proc.$procmux$3171_CMP
  found ctrl output: $flatten\tile_proc.$procmux$3119_CMP
  found ctrl output: $flatten\tile_proc.$procmux$3110_CMP
  found ctrl output: $flatten\tile_proc.$procmux$3079_CMP
  found ctrl output: $flatten\tile_proc.$procmux$2431_CMP
  ctrl inputs: { $flatten\axel_f.$logic_and$/home/asic/workspace/lab3/rtl/axi_fifo.sv:47$284_Y $flatten\tile_proc.$logic_and$/home/asic/workspace/lab3/rtl/tile_processor.sv:95$348_Y \rst_n }
  ctrl outputs: { $flatten\tile_proc.$0\present_state[31:0] $flatten\tile_proc.$procmux$2431_CMP $flatten\tile_proc.$procmux$3079_CMP $flatten\tile_proc.$procmux$3110_CMP $flatten\tile_proc.$procmux$3119_CMP $flatten\tile_proc.$procmux$3171_CMP $flatten\tile_proc.$procmux$3291_CMP }
  transition:          0 3'--0 ->          0 38'00000000000000000000000000000000100000
  transition:          0 3'-01 ->          0 38'00000000000000000000000000000000100000
  transition:          0 3'-11 ->          1 38'00000000000000000000000000000001100000
  transition:          4 3'--0 ->          0 38'00000000000000000000000000000000000010
  transition:          4 3'--1 ->          5 38'00000000000000000000000000000101000010
  transition:          2 3'--0 ->          0 38'00000000000000000000000000000000000100
  transition:          2 3'--1 ->          3 38'00000000000000000000000000000011000100
  transition:          1 3'--0 ->          0 38'00000000000000000000000000000000010000
  transition:          1 3'--1 ->          2 38'00000000000000000000000000000010010000
  transition:          5 3'--0 ->          0 38'00000000000000000000000000000000000001
  transition:          5 3'0-1 ->          0 38'00000000000000000000000000000000000001
  transition:          5 3'1-1 ->          5 38'00000000000000000000000000000101000001
  transition:          3 3'--0 ->          0 38'00000000000000000000000000000000001000
  transition:          3 3'--1 ->          4 38'00000000000000000000000000000100001000

43.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\tile_proc.present_state$3532' from module `\raster'.
Optimizing FSM `$fsm$\pixel_proc.present_state$3527' from module `\raster'.

43.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 16 unused cells and 16 unused wires.
<suppressed ~18 debug messages>

43.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\pixel_proc.present_state$3527' from module `\raster'.
  Removing unused output signal $flatten\pixel_proc.$0\present_state[1:0] [0].
  Removing unused output signal $flatten\pixel_proc.$0\present_state[1:0] [1].
Optimizing FSM `$fsm$\tile_proc.present_state$3532' from module `\raster'.
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [0].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [1].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [2].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [3].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [4].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [5].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [6].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [7].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [8].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [9].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [10].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [11].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [12].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [13].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [14].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [15].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [16].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [17].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [18].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [19].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [20].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [21].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [22].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [23].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [24].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [25].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [26].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [27].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [28].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [29].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [30].
  Removing unused output signal $flatten\tile_proc.$0\present_state[31:0] [31].

43.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\pixel_proc.present_state$3527' from module `\raster' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\tile_proc.present_state$3532' from module `\raster' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00000000000000000000000000000000 -> -----1
  00000000000000000000000000000100 -> ----1-
  00000000000000000000000000000010 -> ---1--
  00000000000000000000000000000001 -> --1---
  00000000000000000000000000000101 -> -1----
  00000000000000000000000000000011 -> 1-----

43.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\pixel_proc.present_state$3527' from module `raster':
-------------------------------------

  Information on FSM $fsm$\pixel_proc.present_state$3527 (\pixel_proc.present_state):

  Number of input signals:    4
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \rst_n
    1: \axel_f.vld_out
    2: $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$31_Y
    3: $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:104$30_Y

  Output signals:
    0: $flatten\pixel_proc.$procmux$1761_CMP
    1: $flatten\pixel_proc.$procmux$1095_CMP
    2: $flatten\pixel_proc.$procmux$1091_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 3'010
      1:     0 4'--01   ->     0 3'010
      2:     0 4'1-11   ->     1 3'010
      3:     0 4'0-11   ->     2 3'010
      4:     1 4'---0   ->     0 3'001
      5:     1 4'-0-1   ->     0 3'001
      6:     1 4'-1-1   ->     1 3'001
      7:     2 4'---0   ->     0 3'100
      8:     2 4'-0-1   ->     1 3'100
      9:     2 4'-1-1   ->     2 3'100

-------------------------------------

FSM `$fsm$\tile_proc.present_state$3532' from module `raster':
-------------------------------------

  Information on FSM $fsm$\tile_proc.present_state$3532 (\tile_proc.present_state):

  Number of input signals:    3
  Number of output signals:   6
  Number of state bits:       6

  Input signals:
    0: \rst_n
    1: $flatten\tile_proc.$logic_and$/home/asic/workspace/lab3/rtl/tile_processor.sv:95$348_Y
    2: $flatten\axel_f.$logic_and$/home/asic/workspace/lab3/rtl/axi_fifo.sv:47$284_Y

  Output signals:
    0: $flatten\tile_proc.$procmux$3291_CMP
    1: $flatten\tile_proc.$procmux$3171_CMP
    2: $flatten\tile_proc.$procmux$3119_CMP
    3: $flatten\tile_proc.$procmux$3110_CMP
    4: $flatten\tile_proc.$procmux$3079_CMP
    5: $flatten\tile_proc.$procmux$2431_CMP

  State encoding:
    0:   6'-----1  <RESET STATE>
    1:   6'----1-
    2:   6'---1--
    3:   6'--1---
    4:   6'-1----
    5:   6'1-----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--0   ->     0 6'100000
      1:     0 3'-01   ->     0 6'100000
      2:     0 3'-11   ->     3 6'100000
      3:     1 3'--0   ->     0 6'000010
      4:     1 3'--1   ->     4 6'000010
      5:     2 3'--0   ->     0 6'000100
      6:     2 3'--1   ->     5 6'000100
      7:     3 3'--0   ->     0 6'010000
      8:     3 3'--1   ->     2 6'010000
      9:     4 3'--0   ->     0 6'000001
     10:     4 3'0-1   ->     0 6'000001
     11:     4 3'1-1   ->     4 6'000001
     12:     5 3'--0   ->     0 6'001000
     13:     5 3'--1   ->     1 6'001000

-------------------------------------

43.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\pixel_proc.present_state$3527' from module `\raster'.
Mapping FSM `$fsm$\tile_proc.present_state$3532' from module `\raster'.

44. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~6 debug messages>

45. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

49. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\tile_proc.$procdff$3514 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3046_Y, Q = \tile_proc.edges[2], rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3617 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$540_Y, Q = \tile_proc.edges[2]).
Adding SRST signal on $flatten\tile_proc.$procdff$3513 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3057_Y, Q = \tile_proc.edges[1], rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3619 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$535_Y, Q = \tile_proc.edges[1]).
Adding SRST signal on $flatten\tile_proc.$procdff$3512 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3068_Y, Q = \tile_proc.edges[0], rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3621 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$530_Y, Q = \tile_proc.edges[0]).
Adding SRST signal on $flatten\tile_proc.$procdff$3453 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3078_Y, Q = \tile_proc.coeff_C, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3623 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$549_Y, Q = \tile_proc.coeff_C).
Adding SRST signal on $flatten\tile_proc.$procdff$3452 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3088_Y, Q = \tile_proc.coeff_B, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3625 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:329$546_Y, Q = \tile_proc.coeff_B).
Adding SRST signal on $flatten\tile_proc.$procdff$3451 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3098_Y, Q = \tile_proc.coeff_A, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3627 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$543_Y, Q = \tile_proc.coeff_A).
Adding SRST signal on $flatten\tile_proc.$procdff$3450 ($dff) from module raster (D = { $flatten\tile_proc.$procmux$2430_Y $flatten\tile_proc.$procmux$2846_Y $flatten\tile_proc.$procmux$2827_Y }, Q = \tile_proc.abs_pos, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3629 ($sdff) from module raster (D = { 2'00 \tile_x 11'00000000000 \tile_y 24'000000000000000000000000 }, Q = \tile_proc.abs_pos).
Adding SRST signal on $flatten\tile_proc.$procdff$3442 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3109_Y, Q = \tile_proc.z_current, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3631 ($sdff) from module raster (D = $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$561_Y, Q = \tile_proc.z_current).
Adding SRST signal on $flatten\tile_proc.$procdff$3441 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3118_Y, Q = \tile_proc.dzdy, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3633 ($sdff) from module raster (D = $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$555_Y [19:4], Q = \tile_proc.dzdy).
Adding SRST signal on $flatten\tile_proc.$procdff$3440 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3127_Y, Q = \tile_proc.dzdx, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3635 ($sdff) from module raster (D = $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$552_Y [19:4], Q = \tile_proc.dzdx).
Adding SRST signal on $flatten\tile_proc.$procdff$3439 ($dff) from module raster (D = { $flatten\tile_proc.$procmux$2816_Y $flatten\tile_proc.$procmux$2794_Y $flatten\tile_proc.$procmux$2805_Y }, Q = \tile_proc.metadata, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3637 ($sdff) from module raster (D = { \color \tile_x \tile_y }, Q = \tile_proc.metadata).
Adding SRST signal on $flatten\tile_proc.$procdff$3438 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3141_Y, Q = \tile_proc.delta_2, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3639 ($sdff) from module raster (D = \tile_proc.temp_delta_2, Q = \tile_proc.delta_2).
Adding SRST signal on $flatten\tile_proc.$procdff$3437 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3152_Y, Q = \tile_proc.delta_1, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3641 ($sdff) from module raster (D = \tile_proc.temp_delta_1, Q = \tile_proc.delta_1).
Adding SRST signal on $flatten\tile_proc.$procdff$3436 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3163_Y, Q = \tile_proc.delta_0, rval = 48'000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3643 ($sdff) from module raster (D = \tile_proc.temp_delta_0, Q = \tile_proc.delta_0).
Adding SRST signal on $flatten\tile_proc.$procdff$3434 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3170_Y, Q = \tile_proc.out_z_current, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3645 ($sdff) from module raster (D = \tile_proc.z_current, Q = \tile_proc.out_z_current).
Adding SRST signal on $flatten\tile_proc.$procdff$3433 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3177_Y, Q = \tile_proc.out_dzdy, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3647 ($sdff) from module raster (D = \tile_proc.dzdy, Q = \tile_proc.out_dzdy).
Adding SRST signal on $flatten\tile_proc.$procdff$3432 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3184_Y, Q = \tile_proc.out_dzdx, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3649 ($sdff) from module raster (D = \tile_proc.dzdx, Q = \tile_proc.out_dzdx).
Adding SRST signal on $flatten\tile_proc.$procdff$3431 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3191_Y, Q = \tile_proc.out_tile_y, rval = 5'00000).
Adding EN signal on $auto$ff.cc:266:slice$3651 ($sdff) from module raster (D = \tile_proc.metadata [4:0], Q = \tile_proc.out_tile_y).
Adding SRST signal on $flatten\tile_proc.$procdff$3430 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3198_Y, Q = \tile_proc.out_tile_x, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$3653 ($sdff) from module raster (D = \tile_proc.metadata [10:5], Q = \tile_proc.out_tile_x).
Adding SRST signal on $flatten\tile_proc.$procdff$3429 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3205_Y, Q = \tile_proc.out_color, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3655 ($sdff) from module raster (D = \tile_proc.metadata [18:11], Q = \tile_proc.out_color).
Adding SRST signal on $flatten\tile_proc.$procdff$3428 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3212_Y, Q = \tile_proc.out_edge_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3657 ($sdff) from module raster (D = \tile_proc.edges[2], Q = \tile_proc.out_edge_2).
Adding SRST signal on $flatten\tile_proc.$procdff$3427 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3219_Y, Q = \tile_proc.out_edge_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3659 ($sdff) from module raster (D = \tile_proc.edges[1], Q = \tile_proc.out_edge_1).
Adding SRST signal on $flatten\tile_proc.$procdff$3426 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3226_Y, Q = \tile_proc.out_edge_0, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3661 ($sdff) from module raster (D = \tile_proc.edges[0], Q = \tile_proc.out_edge_0).
Adding SRST signal on $flatten\tile_proc.$procdff$3425 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3233_Y, Q = \tile_proc.out_delta_2_y, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3663 ($sdff) from module raster (D = \tile_proc.delta_2 [31:16], Q = \tile_proc.out_delta_2_y).
Adding SRST signal on $flatten\tile_proc.$procdff$3424 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3240_Y, Q = \tile_proc.out_delta_2_x, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3665 ($sdff) from module raster (D = \tile_proc.delta_2 [47:32], Q = \tile_proc.out_delta_2_x).
Adding SRST signal on $flatten\tile_proc.$procdff$3423 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3247_Y, Q = \tile_proc.out_delta_1_y, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3667 ($sdff) from module raster (D = \tile_proc.delta_1 [31:16], Q = \tile_proc.out_delta_1_y).
Adding SRST signal on $flatten\tile_proc.$procdff$3422 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3254_Y, Q = \tile_proc.out_delta_1_x, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3669 ($sdff) from module raster (D = \tile_proc.delta_1 [47:32], Q = \tile_proc.out_delta_1_x).
Adding SRST signal on $flatten\tile_proc.$procdff$3421 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3261_Y, Q = \tile_proc.out_delta_0_y, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3671 ($sdff) from module raster (D = \tile_proc.delta_0 [31:16], Q = \tile_proc.out_delta_0_y).
Adding SRST signal on $flatten\tile_proc.$procdff$3420 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3268_Y, Q = \tile_proc.out_delta_0_x, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3673 ($sdff) from module raster (D = \tile_proc.delta_0 [47:32], Q = \tile_proc.out_delta_0_x).
Adding SRST signal on $flatten\tile_proc.$procdff$3419 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3275_Y, Q = \tile_proc.out_abs_pos_y, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3675 ($sdff) from module raster (D = \tile_proc.abs_pos [31:16], Q = \tile_proc.out_abs_pos_y).
Adding SRST signal on $flatten\tile_proc.$procdff$3418 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3282_Y, Q = \tile_proc.out_abs_pos_x, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3677 ($sdff) from module raster (D = \tile_proc.abs_pos [47:32], Q = \tile_proc.out_abs_pos_x).
Adding SRST signal on $flatten\tile_proc.$procdff$3417 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3290_Y, Q = \tile_proc.vld_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3679 ($sdff) from module raster (D = $flatten\tile_proc.$procmux$3290_Y, Q = \tile_proc.vld_out).
Adding SRST signal on $flatten\tile_proc.$procdff$3416 ($dff) from module raster (D = $flatten\tile_proc.$procmux$3299_Y, Q = \tile_proc.rdy_in, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3687 ($sdff) from module raster (D = $flatten\tile_proc.$procmux$3299_Y, Q = \tile_proc.rdy_in).
Adding SRST signal on $flatten\pixel_proc.$procdff$3354 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1760_Y, Q = \pixel_proc.z_current, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3697 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1760_Y, Q = \pixel_proc.z_current).
Adding SRST signal on $flatten\pixel_proc.$procdff$3353 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1775_Y, Q = \pixel_proc.dzdy, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3705 ($sdff) from module raster (D = \axel_f.data_out [47:32], Q = \pixel_proc.dzdy).
Adding SRST signal on $flatten\pixel_proc.$procdff$3352 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1786_Y, Q = \pixel_proc.dzdx, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3709 ($sdff) from module raster (D = \axel_f.data_out [63:48], Q = \pixel_proc.dzdx).
Adding SRST signal on $flatten\pixel_proc.$procdff$3351 ($dff) from module raster (D = { $flatten\pixel_proc.$procmux$1533_Y $flatten\pixel_proc.$procmux$1511_Y $flatten\pixel_proc.$procmux$1522_Y }, Q = \pixel_proc.metadata, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3713 ($sdff) from module raster (D = \axel_f.data_out [82:64], Q = \pixel_proc.metadata).
Adding SRST signal on $flatten\pixel_proc.$procdff$3350 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1807_Y, Q = \pixel_proc.edge_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3717 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1807_Y, Q = \pixel_proc.edge_2).
Adding SRST signal on $flatten\pixel_proc.$procdff$3349 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1821_Y, Q = \pixel_proc.edge_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3725 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1821_Y, Q = \pixel_proc.edge_1).
Adding SRST signal on $flatten\pixel_proc.$procdff$3348 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1835_Y, Q = \pixel_proc.edge_0, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3733 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1835_Y, Q = \pixel_proc.edge_0).
Adding SRST signal on $flatten\pixel_proc.$procdff$3347 ($dff) from module raster (D = { $flatten\pixel_proc.$procmux$1797_Y $flatten\pixel_proc.$procmux$1544_Y }, Q = \pixel_proc.delta_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3741 ($sdff) from module raster (D = \axel_f.data_out [210:179], Q = \pixel_proc.delta_2).
Adding SRST signal on $flatten\pixel_proc.$procdff$3346 ($dff) from module raster (D = { $flatten\pixel_proc.$procmux$1850_Y $flatten\pixel_proc.$procmux$1555_Y }, Q = \pixel_proc.delta_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3745 ($sdff) from module raster (D = \axel_f.data_out [242:211], Q = \pixel_proc.delta_1).
Adding SRST signal on $flatten\pixel_proc.$procdff$3345 ($dff) from module raster (D = { $flatten\pixel_proc.$procmux$1861_Y $flatten\pixel_proc.$procmux$1566_Y }, Q = \pixel_proc.delta_0, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3749 ($sdff) from module raster (D = \axel_f.data_out [274:243], Q = \pixel_proc.delta_0).
Adding SRST signal on $flatten\pixel_proc.$procdff$3344 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1888_Y, Q = \pixel_proc.addr_position, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3753 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1888_Y, Q = \pixel_proc.addr_position).
Adding SRST signal on $flatten\pixel_proc.$procdff$3342 ($dff) from module raster (D = { $flatten\pixel_proc.$procmux$1090_Y $flatten\pixel_proc.$procmux$1873_Y }, Q = \pixel_proc.prev_coord_position, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$3763 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1873_Y, Q = \pixel_proc.prev_coord_position [15:0]).
Adding EN signal on $auto$ff.cc:266:slice$3763 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1090_Y, Q = \pixel_proc.prev_coord_position [31:16]).
Adding SRST signal on $flatten\pixel_proc.$procdff$3340 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1919_Y, Q = \pixel_proc.pixel_out_y, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3784 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1919_Y, Q = \pixel_proc.pixel_out_y).
Adding SRST signal on $flatten\pixel_proc.$procdff$3339 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1930_Y, Q = \pixel_proc.pixel_out_x, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3788 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1930_Y, Q = \pixel_proc.pixel_out_x).
Adding SRST signal on $flatten\pixel_proc.$procdff$3338 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1941_Y, Q = \pixel_proc.color_out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3792 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1941_Y, Q = \pixel_proc.color_out).
Adding SRST signal on $flatten\pixel_proc.$procdff$3337 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1952_Y, Q = \pixel_proc.vld_out, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$3796 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1952_Y, Q = \pixel_proc.vld_out).
Adding SRST signal on $flatten\pixel_proc.$procdff$3336 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1960_Y, Q = \pixel_proc.rdy_in, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$3800 ($sdff) from module raster (D = $flatten\pixel_proc.$procmux$1960_Y, Q = \pixel_proc.rdy_in).
Adding EN signal on $flatten\pixel_proc.$procdff$3335 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1977_Y, Q = \pixel_proc.color_buffer_write_addr).
Adding EN signal on $flatten\pixel_proc.$procdff$3334 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$1990_Y, Q = \pixel_proc.color_buffer_data_out).
Adding EN signal on $flatten\pixel_proc.$procdff$3333 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$2003_Y, Q = \pixel_proc.color_buffer_write_en).
Adding EN signal on $flatten\pixel_proc.$procdff$3332 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$2017_Y, Q = \pixel_proc.z_buffer_write_addr).
Adding EN signal on $flatten\pixel_proc.$procdff$3331 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$2030_Y, Q = \pixel_proc.z_buffer_data_out).
Adding EN signal on $flatten\pixel_proc.$procdff$3330 ($dff) from module raster (D = $flatten\pixel_proc.$procmux$2043_Y, Q = \pixel_proc.z_buffer_write_en).
Adding SRST signal on $flatten\axel_f.$procdff$3411 ($dff) from module raster (D = $flatten\axel_f.$procmux$2127_Y, Q = \axel_f.read_ptr, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$3850 ($sdff) from module raster (D = $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:68$301_Y [2:0], Q = \axel_f.read_ptr).
Adding SRST signal on $flatten\axel_f.$procdff$3410 ($dff) from module raster (D = $flatten\axel_f.$procmux$2133_Y, Q = \axel_f.write_ptr, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$3852 ($sdff) from module raster (D = $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:61$298_Y [2:0], Q = \axel_f.write_ptr).
Adding SRST signal on $flatten\axel_f.$procdff$3409 ($dff) from module raster (D = $flatten\axel_f.$procmux$2144_Y, Q = \axel_f.data_out, rval = 307'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$3854 ($sdff) from module raster (D = $flatten\axel_f.$procmux$2144_Y, Q = \axel_f.data_out).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 12 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 16 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 17 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 18 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 19 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 20 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 21 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 22 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 23 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 29 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 30 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 31 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 32 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 33 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 34 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 35 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 36 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 37 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 38 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 39 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 46 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.
Setting constant 0-bit at position 47 on $auto$ff.cc:266:slice$3630 ($sdffe) from module raster.

50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 128 unused cells and 140 unused wires.
<suppressed ~129 debug messages>

51. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~21 debug messages>

52. Rerunning OPT passes. (Maybe there is more to doâ€¦)

53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

54. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

55. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~141 debug messages>
Removed a total of 47 cells.

56. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3676 ($sdffe) from module raster.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3676 ($sdffe) from module raster.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3676 ($sdffe) from module raster.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3676 ($sdffe) from module raster.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3676 ($sdffe) from module raster.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3676 ($sdffe) from module raster.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3676 ($sdffe) from module raster.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3676 ($sdffe) from module raster.
Setting constant 0-bit at position 13 on $auto$ff.cc:266:slice$3676 ($sdffe) from module raster.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$3676 ($sdffe) from module raster.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$3676 ($sdffe) from module raster.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$3678 ($sdffe) from module raster.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$3678 ($sdffe) from module raster.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$3678 ($sdffe) from module raster.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$3678 ($sdffe) from module raster.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$3678 ($sdffe) from module raster.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$3678 ($sdffe) from module raster.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$3678 ($sdffe) from module raster.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$3678 ($sdffe) from module raster.
Setting constant 0-bit at position 14 on $auto$ff.cc:266:slice$3678 ($sdffe) from module raster.
Setting constant 0-bit at position 15 on $auto$ff.cc:266:slice$3678 ($sdffe) from module raster.

57. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

58. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

59. Rerunning OPT passes. (Maybe there is more to doâ€¦)

60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

61. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

62. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

63. Executing OPT_DFF pass (perform DFF optimizations).

64. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

65. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

66. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 address bits (of 32) from memory init port raster.$flatten\axel_f.$meminit$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$303 (axel_f.buffer).
Removed top 30 address bits (of 32) from memory init port raster.$flatten\axel_f.$meminit$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$304 (axel_f.buffer).
Removed top 30 address bits (of 32) from memory init port raster.$flatten\axel_f.$meminit$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$305 (axel_f.buffer).
Removed top 30 address bits (of 32) from memory init port raster.$flatten\axel_f.$meminit$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:30$306 (axel_f.buffer).
Removed top 1 bits (of 3) from port B of cell raster.$auto$opt_dff.cc:195:make_patterns_logic$3768 ($ne).
Removed top 8 bits (of 32) from FF cell raster.$auto$ff.cc:266:slice$3626 ($sdffe).
Removed top 8 bits (of 32) from FF cell raster.$auto$ff.cc:266:slice$3628 ($sdffe).
Removed top 1 bits (of 3) from port B of cell raster.$auto$fsm_map.cc:77:implement_pattern_cache$3569 ($eq).
Removed top 1 bits (of 2) from port B of cell raster.$auto$opt_dff.cc:195:make_patterns_logic$3810 ($ne).
Removed top 1 bits (of 2) from port B of cell raster.$auto$fsm_map.cc:77:implement_pattern_cache$3560 ($eq).
Removed top 12 bits (of 32) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$560 ($sub).
Removed top 2 bits (of 16) from port B of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:379$557 ($sub).
Removed top 1 bits (of 16) from port B of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:378$556 ($sub).
Removed top 12 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$555 ($neg).
Removed top 12 bits (of 32) from port A of cell raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$555 ($neg).
Removed top 12 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$552 ($neg).
Removed top 12 bits (of 32) from port A of cell raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$552 ($neg).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:343$548 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:343$548 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:343$548 ($mul).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:342$547 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:342$547 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:342$547 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:329$546 ($sub).
Removed top 8 bits (of 32) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:329$546 ($sub).
Removed top 8 bits (of 32) from port B of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:329$546 ($sub).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:327$545 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:327$545 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:327$545 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:327$545 ($mul).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:326$544 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:326$544 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:326$544 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:326$544 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$543 ($sub).
Removed top 8 bits (of 32) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$543 ($sub).
Removed top 8 bits (of 32) from port B of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$543 ($sub).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:311$542 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:311$542 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:311$542 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:311$542 ($mul).
Converting cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:310$541 ($mul) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:310$541 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:310$541 ($mul).
Removed top 8 bits (of 32) from port Y of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:310$541 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$539 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$538 ($mul).
Removed top 2 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$537 ($sub).
Removed top 1 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$536 ($sub).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$534 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$533 ($mul).
Removed top 2 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$532 ($sub).
Removed top 1 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$531 ($sub).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$529 ($mul).
Removed top 16 bits (of 32) from port B of cell raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$528 ($mul).
Removed top 2 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$527 ($sub).
Removed top 1 bits (of 16) from port A of cell raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$526 ($sub).
Removed top 1 bits (of 2) from port B of cell raster.$auto$fsm_map.cc:77:implement_pattern_cache$3547 ($eq).
Removed top 32 bits (of 307) from FF cell raster.$auto$ff.cc:266:slice$3855 ($sdffe).
Removed top 32 bits (of 307) from mux cell raster.$flatten\axel_f.$procmux$2144 ($mux).
Removed top 32 bits (of 307) from mux cell raster.$flatten\axel_f.$procmux$2141 ($mux).
Removed top 32 bits (of 307) from mux cell raster.$flatten\axel_f.$procmux$2139 ($mux).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:68$301 ($add).
Removed top 29 bits (of 32) from port Y of cell raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:68$301 ($add).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:61$298 ($add).
Removed top 29 bits (of 32) from port Y of cell raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:61$298 ($add).
Removed top 1 bits (of 2) from port B of cell raster.$auto$fsm_map.cc:77:implement_pattern_cache$3588 ($eq).
Removed top 1 bits (of 2) from port B of cell raster.$auto$fsm_map.cc:77:implement_pattern_cache$3584 ($eq).
Converting cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:308$272 ($add) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:308$272 ($add).
Removed top 26 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:308$272 ($add).
Removed top 16 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:308$272 ($add).
Converting cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:306$271 ($add) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:306$271 ($add).
Removed top 26 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:306$271 ($add).
Removed top 16 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:306$271 ($add).
Converting cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:305$270 ($sub) from unsigned to signed.
Removed top 16 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:305$270 ($sub).
Removed top 23 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:305$270 ($sub).
Removed top 16 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:305$270 ($sub).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:273$266 ($add).
Removed top 24 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:273$266 ($add).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:269$265 ($add).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$264 ($add).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:265$263 ($add).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:261$262 ($add).
Converting cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257 ($sub) from unsigned to signed.
Removed top 8 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257 ($sub).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257 ($sub).
Removed top 7 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257 ($sub).
Converting cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252 ($sub) from unsigned to signed.
Removed top 8 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252 ($sub).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252 ($sub).
Removed top 7 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252 ($sub).
Converting cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247 ($sub) from unsigned to signed.
Removed top 8 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247 ($sub).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247 ($sub).
Removed top 7 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247 ($sub).
Removed top 12 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$244 ($add).
Converting cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$243 ($sub) from unsigned to signed.
Removed top 12 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$243 ($sub).
Removed top 8 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$243 ($sub).
Removed top 7 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$243 ($sub).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:225$187 ($ge).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:225$185 ($ge).
Removed top 31 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:225$184 ($ge).
Removed top 24 bits (of 32) from port B of cell raster.$flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$31 ($lt).
Removed top 7 bits (of 32) from port A of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$244 ($add).
Removed top 6 bits (of 32) from port Y of cell raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$244 ($add).
Removed top 29 bits (of 32) from wire raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:61$298_Y.
Removed top 29 bits (of 32) from wire raster.$flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:68$301_Y.
Removed top 32 bits (of 307) from wire raster.$flatten\axel_f.$procmux$2139_Y.
Removed top 32 bits (of 307) from wire raster.$flatten\axel_f.$procmux$2141_Y.
Removed top 32 bits (of 307) from wire raster.$flatten\axel_f.$procmux$2144_Y.
Removed top 24 bits (of 32) from wire raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:273$266_Y.
Removed top 16 bits (of 32) from wire raster.$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:306$271_Y.
Removed top 4 bits (of 16) from wire raster.$flatten\pixel_proc.$procmux$1090_Y.
Removed top 2 bits (of 16) from wire raster.$flatten\pixel_proc.$procmux$1093_Y.
Removed top 31 bits (of 32) from wire raster.$flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:305$270_Y.
Removed top 8 bits (of 32) from wire raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:310$541_Y.
Removed top 8 bits (of 32) from wire raster.$flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:326$544_Y.
Removed top 12 bits (of 32) from wire raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$552_Y.
Removed top 12 bits (of 32) from wire raster.$flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$555_Y.
Removed top 8 bits (of 32) from wire raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$543_Y.
Removed top 8 bits (of 32) from wire raster.$flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:329$546_Y.
Removed top 23 bits (of 32) from wire raster.inter_edges_0_1.

67. Executing PEEPOPT pass (run peephole optimizers).

68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

69. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module raster:
  creating $macc model for $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:61$298 ($add).
  creating $macc model for $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:68$301 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:245$245 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:249$250 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:251$255 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:253$260 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:261$262 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:265$263 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$264 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:269$265 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:273$266 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:306$271 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:308$272 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$248 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$253 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$258 ($add).
  creating $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$244 ($add).
  creating $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$249 ($neg).
  creating $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$254 ($neg).
  creating $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$259 ($neg).
  creating $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:305$270 ($sub).
  creating $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247 ($sub).
  creating $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252 ($sub).
  creating $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257 ($sub).
  creating $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$243 ($sub).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$528 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$533 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$538 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$529 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$534 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$539 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:310$541 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:311$542 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:326$544 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:327$545 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:342$547 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:343$548 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:380$558 ($mul).
  creating $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:381$559 ($mul).
  creating $macc model for $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$552 ($neg).
  creating $macc model for $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$555 ($neg).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:276$339 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:276$342 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:276$345 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:277$340 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:277$343 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:277$346 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:278$341 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:278$344 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:278$347 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$526 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$531 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$536 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$527 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$532 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$537 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$530 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$535 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$540 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$543 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:329$546 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$549 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:378$556 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:379$557 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$560 ($sub).
  creating $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$561 ($sub).
  merging $macc model for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$560 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$561.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:381$559 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$561.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:380$558 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$561.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:343$548 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$549.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:342$547 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$549.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:327$545 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:329$546.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:326$544 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:329$546.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:311$542 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$543.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:310$541 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$543.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$538 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$540.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$539 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$540.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$533 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$535.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$534 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$535.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$528 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$530.
  merging $macc model for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$529 into $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$530.
  merging $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$258 into $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$259.
  merging $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$253 into $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$254.
  merging $macc model for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$248 into $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$249.
  merging $macc model for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$243 into $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$244.
  merging $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$259 into $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:253$260.
  merging $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$254 into $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:251$255.
  merging $macc model for $flatten\pixel_proc.$neg$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$249 into $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:249$250.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:276$345.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:276$342.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:276$339.
  creating $alu model for $macc $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$555.
  creating $alu model for $macc $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$552.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:277$343.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:277$346.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:278$341.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:278$344.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:278$347.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$526.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$531.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$536.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$532.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$527.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$537.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:378$556.
  creating $alu model for $macc $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257.
  creating $alu model for $macc $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252.
  creating $alu model for $macc $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247.
  creating $alu model for $macc $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:305$270.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:379$557.
  creating $alu model for $macc $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:277$340.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:308$272.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:306$271.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:273$266.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:269$265.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$264.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:265$263.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:261$262.
  creating $alu model for $macc $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:245$245.
  creating $alu model for $macc $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:68$301.
  creating $alu model for $macc $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:61$298.
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$535: $auto$alumacc.cc:365:replace_macc$3882
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$561: $auto$alumacc.cc:365:replace_macc$3883
  creating $macc cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:383$244: $auto$alumacc.cc:365:replace_macc$3884
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:314$543: $auto$alumacc.cc:365:replace_macc$3885
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:329$546: $auto$alumacc.cc:365:replace_macc$3886
  creating $macc cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:253$260: $auto$alumacc.cc:365:replace_macc$3887
  creating $macc cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:251$255: $auto$alumacc.cc:365:replace_macc$3888
  creating $macc cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:249$250: $auto$alumacc.cc:365:replace_macc$3889
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:346$549: $auto$alumacc.cc:365:replace_macc$3890
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$540: $auto$alumacc.cc:365:replace_macc$3891
  creating $macc cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:297$530: $auto$alumacc.cc:365:replace_macc$3892
  creating $alu model for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:104$30 ($ge): new $alu
  creating $alu model for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:225$184 ($ge): new $alu
  creating $alu model for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:225$185 ($ge): new $alu
  creating $alu model for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:225$187 ($ge): new $alu
  creating $alu model for $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$31 ($lt): new $alu
  creating $alu model for $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:225$189 ($lt): new $alu
  creating $alu cell for $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:225$189: $auto$alumacc.cc:495:replace_alu$3899
  creating $alu cell for $flatten\pixel_proc.$lt$/home/asic/workspace/lab3/rtl/pixel_processor.sv:114$31: $auto$alumacc.cc:495:replace_alu$3906
  creating $alu cell for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:225$187: $auto$alumacc.cc:495:replace_alu$3911
  creating $alu cell for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:225$185: $auto$alumacc.cc:495:replace_alu$3926
  creating $alu cell for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:225$184: $auto$alumacc.cc:495:replace_alu$3941
  creating $alu cell for $flatten\pixel_proc.$ge$/home/asic/workspace/lab3/rtl/pixel_processor.sv:104$30: $auto$alumacc.cc:495:replace_alu$3956
  creating $alu cell for $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:61$298: $auto$alumacc.cc:495:replace_alu$3969
  creating $alu cell for $flatten\axel_f.$add$/home/asic/workspace/lab3/rtl/axi_fifo.sv:68$301: $auto$alumacc.cc:495:replace_alu$3972
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:245$245: $auto$alumacc.cc:495:replace_alu$3975
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:261$262: $auto$alumacc.cc:495:replace_alu$3978
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:265$263: $auto$alumacc.cc:495:replace_alu$3981
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:267$264: $auto$alumacc.cc:495:replace_alu$3984
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:269$265: $auto$alumacc.cc:495:replace_alu$3987
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:273$266: $auto$alumacc.cc:495:replace_alu$3990
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:306$271: $auto$alumacc.cc:495:replace_alu$3993
  creating $alu cell for $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:308$272: $auto$alumacc.cc:495:replace_alu$3996
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:277$340: $auto$alumacc.cc:495:replace_alu$3999
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:379$557: $auto$alumacc.cc:495:replace_alu$4002
  creating $alu cell for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:305$270: $auto$alumacc.cc:495:replace_alu$4005
  creating $alu cell for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247: $auto$alumacc.cc:495:replace_alu$4008
  creating $alu cell for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252: $auto$alumacc.cc:495:replace_alu$4011
  creating $alu cell for $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257: $auto$alumacc.cc:495:replace_alu$4014
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:378$556: $auto$alumacc.cc:495:replace_alu$4017
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$537: $auto$alumacc.cc:495:replace_alu$4020
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$527: $auto$alumacc.cc:495:replace_alu$4023
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$532: $auto$alumacc.cc:495:replace_alu$4026
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$536: $auto$alumacc.cc:495:replace_alu$4029
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$531: $auto$alumacc.cc:495:replace_alu$4032
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$526: $auto$alumacc.cc:495:replace_alu$4035
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:278$347: $auto$alumacc.cc:495:replace_alu$4038
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:278$344: $auto$alumacc.cc:495:replace_alu$4041
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:278$341: $auto$alumacc.cc:495:replace_alu$4044
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:277$346: $auto$alumacc.cc:495:replace_alu$4047
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:277$343: $auto$alumacc.cc:495:replace_alu$4050
  creating $alu cell for $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$552: $auto$alumacc.cc:495:replace_alu$4053
  creating $alu cell for $flatten\tile_proc.$neg$/home/asic/workspace/lab3/rtl/tile_processor.sv:360$555: $auto$alumacc.cc:495:replace_alu$4056
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:276$339: $auto$alumacc.cc:495:replace_alu$4059
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:276$342: $auto$alumacc.cc:495:replace_alu$4062
  creating $alu cell for $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:276$345: $auto$alumacc.cc:495:replace_alu$4065
  created 39 $alu and 11 $macc cells.

70. Executing SHARE pass (SAT-based resource sharing).
Found 15 cells in module raster that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:381$559 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:381$559
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:380$558 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$560
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:380$558
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:343$548 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:343$548
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:342$547 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:342$547
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:327$545 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:327$545
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:326$544 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:326$544
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:311$542 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:311$542
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:310$541 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:310$541
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$539 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$539
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$534 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$534
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$529 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$529
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$538 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$538
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$533 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$533
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$528 ($mul):
    Found cell that is never activated: $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$528
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:69$302 ($memrd):
    Found 1 activation_patterns using ctrl signal $flatten\axel_f.$logic_and$/home/asic/workspace/lab3/rtl/axi_fifo.sv:67$300_Y.
    No candidates found.
Removing 15 cells in module raster:
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$528 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$533 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:295$538 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$529 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$534 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:296$539 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:310$541 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:311$542 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:326$544 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:327$545 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:342$547 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:343$548 ($mul).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:380$558 ($mul).
  Removing cell $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:384$560 ($sub).
  Removing cell $flatten\tile_proc.$mul$/home/asic/workspace/lab3/rtl/tile_processor.sv:381$559 ($mul).

71. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~11 debug messages>

72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

73. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

74. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

75. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

76. Executing OPT_DFF pass (perform DFF optimizations).

77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 7 unused cells and 43 unused wires.
<suppressed ~11 debug messages>

78. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

79. Rerunning OPT passes. (Maybe there is more to doâ€¦)

80. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~24 debug messages>

81. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

82. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

83. Executing OPT_DFF pass (perform DFF optimizations).

84. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

85. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

86. Executing MEMORY pass.

86.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

86.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

86.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing raster.axel_f.buffer write port 0.

86.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

86.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\axel_f.buffer'[0] in module `\raster': FF found, but with a mux select that doesn't seem to correspond to transparency logic.
Checking read port address `\axel_f.buffer'[0] in module `\raster': no address FF found.

86.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

86.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

86.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

86.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

86.10. Executing MEMORY_COLLECT pass (generating $mem cells).

87. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

88. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~86 debug messages>

89. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

90. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$3836 ($dffe) from module raster (D = $flatten\pixel_proc.$procmux$2033_Y, Q = \pixel_proc.z_buffer_data_out, rval = 2147483647).
Adding SRST signal on $auto$ff.cc:266:slice$3813 ($dffe) from module raster (D = $flatten\pixel_proc.$procmux$1993_Y, Q = \pixel_proc.color_buffer_data_out, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$3775 ($sdffe) from module raster (D = $auto$wreduce.cc:513:run$3872 [3:0], Q = \pixel_proc.prev_coord_position [19:16]).
Adding EN signal on $auto$ff.cc:266:slice$3764 ($sdffe) from module raster (D = $flatten\pixel_proc.$procmux$1873_Y [3:0], Q = \pixel_proc.prev_coord_position [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$3734 ($sdffe) from module raster (D = $flatten\pixel_proc.$procmux$1835_Y [3:0], Q = \pixel_proc.edge_0 [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$3726 ($sdffe) from module raster (D = $flatten\pixel_proc.$procmux$1821_Y [3:0], Q = \pixel_proc.edge_1 [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$3718 ($sdffe) from module raster (D = $flatten\pixel_proc.$procmux$1807_Y [3:0], Q = \pixel_proc.edge_2 [3:0]).
Adding EN signal on $auto$ff.cc:266:slice$3698 ($sdffe) from module raster (D = $flatten\pixel_proc.$procmux$1760_Y [3:0], Q = \pixel_proc.z_current [3:0]).

91. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 22 unused cells and 65 unused wires.
<suppressed ~23 debug messages>

92. Rerunning OPT passes (Removed registers in this run.)

93. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~3 debug messages>

94. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

95. Executing OPT_DFF pass (perform DFF optimizations).

96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

97. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \axel_f.buffer in module \raster:
  created 4 $dff cells and 0 static cells of width 307.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

98. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~4 debug messages>

99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

100. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

101. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4160: { $auto$opt_dff.cc:194:make_patterns_logic$4157 $auto$opt_dff.cc:194:make_patterns_logic$3699 $auto$opt_dff.cc:194:make_patterns_logic$3701 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4148: { $auto$opt_dff.cc:194:make_patterns_logic$4143 $auto$opt_dff.cc:194:make_patterns_logic$4145 $auto$opt_dff.cc:194:make_patterns_logic$3699 $auto$opt_dff.cc:194:make_patterns_logic$3755 $auto$opt_dff.cc:194:make_patterns_logic$3771 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$4154: { $auto$opt_dff.cc:194:make_patterns_logic$4151 $auto$opt_dff.cc:194:make_patterns_logic$3699 $auto$opt_dff.cc:194:make_patterns_logic$3755 $auto$opt_dff.cc:194:make_patterns_logic$3767 $auto$opt_dff.cc:194:make_patterns_logic$3771 }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$1086:
      Old ports: A={ $flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:308$272_Y [15:4] 4'x }, B={ $auto$wreduce.cc:513:run$3874 [15:4] 4'x }, Y=$flatten\pixel_proc.$procmux$1086_Y
      New ports: A=$flatten\pixel_proc.$add$/home/asic/workspace/lab3/rtl/pixel_processor.sv:308$272_Y [15:4], B=$auto$wreduce.cc:513:run$3874 [15:4], Y=$flatten\pixel_proc.$procmux$1086_Y [15:4]
      New connections: $flatten\pixel_proc.$procmux$1086_Y [3:0] = 4'x
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$1873:
      Old ports: A={ 3'000 \pixel_proc.metadata [4:0] 8'00000000 }, B={ $auto$wreduce.cc:513:run$3871 [15:4] 4'x }, Y=$flatten\pixel_proc.$procmux$1873_Y
      New ports: A={ 3'000 \pixel_proc.metadata [4:0] 5'00000 }, B={ $auto$wreduce.cc:513:run$3871 [15:4] 1'x }, Y={ $flatten\pixel_proc.$procmux$1873_Y [15:4] $flatten\pixel_proc.$procmux$1873_Y [0] }
      New connections: $flatten\pixel_proc.$procmux$1873_Y [3:1] = { $flatten\pixel_proc.$procmux$1873_Y [0] $flatten\pixel_proc.$procmux$1873_Y [0] $flatten\pixel_proc.$procmux$1873_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$2055:
      Old ports: A=2'10, B=2'00, Y=$flatten\pixel_proc.$5\next_state[1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\pixel_proc.$5\next_state[1:0] [1]
      New connections: $flatten\pixel_proc.$5\next_state[1:0] [0] = 1'0
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $flatten\pixel_proc.$procmux$1090:
      Old ports: A={ 2'00 \pixel_proc.metadata [10:5] 8'00000000 }, B=$flatten\pixel_proc.$procmux$1086_Y, Y=$auto$wreduce.cc:513:run$3872
      New ports: A={ 2'00 \pixel_proc.metadata [10:5] 5'00000 }, B={ $flatten\pixel_proc.$procmux$1086_Y [15:4] 1'x }, Y={ $auto$wreduce.cc:513:run$3872 [15:4] $auto$wreduce.cc:513:run$3872 [0] }
      New connections: $auto$wreduce.cc:513:run$3872 [3:1] = { $auto$wreduce.cc:513:run$3872 [0] $auto$wreduce.cc:513:run$3872 [0] $auto$wreduce.cc:513:run$3872 [0] }
  Optimizing cells in module \raster.
Performed a total of 7 changes.

102. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

103. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\pixel_proc.$procmux$1086 in front of them:
        $auto$alumacc.cc:495:replace_alu$4005
        $auto$alumacc.cc:495:replace_alu$3996

104. Executing OPT_DFF pass (perform DFF optimizations).

105. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

106. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~3 debug messages>

107. Rerunning OPT passes. (Maybe there is more to doâ€¦)

108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~19 debug messages>

109. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:244:merge_operators$4232:
      Old ports: A=12'111111111111, B=12'000000001111, Y=$auto$rtlil.cc:2874:Mux$4233
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2874:Mux$4233 [4]
      New connections: { $auto$rtlil.cc:2874:Mux$4233 [11:5] $auto$rtlil.cc:2874:Mux$4233 [3:0] } = { $auto$rtlil.cc:2874:Mux$4233 [4] $auto$rtlil.cc:2874:Mux$4233 [4] $auto$rtlil.cc:2874:Mux$4233 [4] $auto$rtlil.cc:2874:Mux$4233 [4] $auto$rtlil.cc:2874:Mux$4233 [4] $auto$rtlil.cc:2874:Mux$4233 [4] $auto$rtlil.cc:2874:Mux$4233 [4] 4'1111 }
  Optimizing cells in module \raster.
Performed a total of 1 changes.

110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

111. Executing OPT_SHARE pass.

112. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\axel_f.buffer[3]$4186 ($dff) from module raster (D = { 2'00 \tile_proc.out_abs_pos_x [13:8] 11'00000000000 \tile_proc.out_abs_pos_y [12:8] 8'00000000 \tile_proc.out_delta_0_x \tile_proc.out_delta_0_y \tile_proc.out_delta_1_x \tile_proc.out_delta_1_y \tile_proc.out_delta_2_x \tile_proc.out_delta_2_y \tile_proc.out_edge_0 \tile_proc.out_edge_1 \tile_proc.out_edge_2 \tile_proc.out_color \tile_proc.out_tile_x \tile_proc.out_tile_y \tile_proc.out_dzdx \tile_proc.out_dzdy \tile_proc.out_z_current }, Q = \axel_f.buffer[3]).
Adding EN signal on $memory\axel_f.buffer[2]$4184 ($dff) from module raster (D = { 2'00 \tile_proc.out_abs_pos_x [13:8] 11'00000000000 \tile_proc.out_abs_pos_y [12:8] 8'00000000 \tile_proc.out_delta_0_x \tile_proc.out_delta_0_y \tile_proc.out_delta_1_x \tile_proc.out_delta_1_y \tile_proc.out_delta_2_x \tile_proc.out_delta_2_y \tile_proc.out_edge_0 \tile_proc.out_edge_1 \tile_proc.out_edge_2 \tile_proc.out_color \tile_proc.out_tile_x \tile_proc.out_tile_y \tile_proc.out_dzdx \tile_proc.out_dzdy \tile_proc.out_z_current }, Q = \axel_f.buffer[2]).
Adding EN signal on $memory\axel_f.buffer[1]$4182 ($dff) from module raster (D = { 2'00 \tile_proc.out_abs_pos_x [13:8] 11'00000000000 \tile_proc.out_abs_pos_y [12:8] 8'00000000 \tile_proc.out_delta_0_x \tile_proc.out_delta_0_y \tile_proc.out_delta_1_x \tile_proc.out_delta_1_y \tile_proc.out_delta_2_x \tile_proc.out_delta_2_y \tile_proc.out_edge_0 \tile_proc.out_edge_1 \tile_proc.out_edge_2 \tile_proc.out_color \tile_proc.out_tile_x \tile_proc.out_tile_y \tile_proc.out_dzdx \tile_proc.out_dzdy \tile_proc.out_z_current }, Q = \axel_f.buffer[1]).
Adding EN signal on $memory\axel_f.buffer[0]$4180 ($dff) from module raster (D = { 2'00 \tile_proc.out_abs_pos_x [13:8] 11'00000000000 \tile_proc.out_abs_pos_y [12:8] 8'00000000 \tile_proc.out_delta_0_x \tile_proc.out_delta_0_y \tile_proc.out_delta_1_x \tile_proc.out_delta_1_y \tile_proc.out_delta_2_x \tile_proc.out_delta_2_y \tile_proc.out_edge_0 \tile_proc.out_edge_1 \tile_proc.out_edge_2 \tile_proc.out_color \tile_proc.out_tile_x \tile_proc.out_tile_y \tile_proc.out_dzdx \tile_proc.out_dzdy \tile_proc.out_z_current }, Q = \axel_f.buffer[0]).
Setting constant 0-bit at position 275 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 276 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 277 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 278 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 279 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 280 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 281 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 282 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 288 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 289 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 290 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 291 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 292 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 293 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 294 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 295 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 296 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 297 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 298 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 305 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 306 on $auto$ff.cc:266:slice$4239 ($dffe) from module raster.
Setting constant 0-bit at position 275 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 276 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 277 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 278 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 279 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 280 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 281 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 282 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 288 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 289 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 290 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 291 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 292 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 293 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 294 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 295 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 296 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 297 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 298 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 305 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 306 on $auto$ff.cc:266:slice$4238 ($dffe) from module raster.
Setting constant 0-bit at position 275 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 276 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 277 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 278 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 279 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 280 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 281 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 282 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 288 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 289 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 290 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 291 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 292 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 293 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 294 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 295 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 296 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 297 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 298 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 305 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 306 on $auto$ff.cc:266:slice$4237 ($dffe) from module raster.
Setting constant 0-bit at position 275 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 276 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 277 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 278 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 279 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 280 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 281 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 282 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 288 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 289 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 290 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 291 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 292 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 293 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 294 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 295 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 296 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 297 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 298 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 305 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.
Setting constant 0-bit at position 306 on $auto$ff.cc:266:slice$4236 ($dffe) from module raster.

113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 4 unused cells and 7 unused wires.
<suppressed ~5 debug messages>

114. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~1 debug messages>

115. Rerunning OPT passes. (Maybe there is more to doâ€¦)

116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

117. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $memory\axel_f.buffer$rdmux[0][1][0]$4191:
      Old ports: A={ 2'00 \axel_f.buffer[0] [304:299] 11'00000000000 \axel_f.buffer[0] [287:283] 8'00000000 \axel_f.buffer[0] [274:0] }, B={ 2'00 \axel_f.buffer[1] [304:299] 11'00000000000 \axel_f.buffer[1] [287:283] 8'00000000 \axel_f.buffer[1] [274:0] }, Y=$memory\axel_f.buffer$rdmux[0][0][0]$a$4189
      New ports: A={ \axel_f.buffer[0] [304:299] \axel_f.buffer[0] [287:283] \axel_f.buffer[0] [274:0] }, B={ \axel_f.buffer[1] [304:299] \axel_f.buffer[1] [287:283] \axel_f.buffer[1] [274:0] }, Y={ $memory\axel_f.buffer$rdmux[0][0][0]$a$4189 [304:299] $memory\axel_f.buffer$rdmux[0][0][0]$a$4189 [287:283] $memory\axel_f.buffer$rdmux[0][0][0]$a$4189 [274:0] }
      New connections: { $memory\axel_f.buffer$rdmux[0][0][0]$a$4189 [306:305] $memory\axel_f.buffer$rdmux[0][0][0]$a$4189 [298:288] $memory\axel_f.buffer$rdmux[0][0][0]$a$4189 [282:275] } = 21'000000000000000000000
    Consolidated identical input bits for $mux cell $memory\axel_f.buffer$rdmux[0][1][1]$4194:
      Old ports: A={ 2'00 \axel_f.buffer[2] [304:299] 11'00000000000 \axel_f.buffer[2] [287:283] 8'00000000 \axel_f.buffer[2] [274:0] }, B={ 2'00 \axel_f.buffer[3] [304:299] 11'00000000000 \axel_f.buffer[3] [287:283] 8'00000000 \axel_f.buffer[3] [274:0] }, Y=$memory\axel_f.buffer$rdmux[0][0][0]$b$4190
      New ports: A={ \axel_f.buffer[2] [304:299] \axel_f.buffer[2] [287:283] \axel_f.buffer[2] [274:0] }, B={ \axel_f.buffer[3] [304:299] \axel_f.buffer[3] [287:283] \axel_f.buffer[3] [274:0] }, Y={ $memory\axel_f.buffer$rdmux[0][0][0]$b$4190 [304:299] $memory\axel_f.buffer$rdmux[0][0][0]$b$4190 [287:283] $memory\axel_f.buffer$rdmux[0][0][0]$b$4190 [274:0] }
      New connections: { $memory\axel_f.buffer$rdmux[0][0][0]$b$4190 [306:305] $memory\axel_f.buffer$rdmux[0][0][0]$b$4190 [298:288] $memory\axel_f.buffer$rdmux[0][0][0]$b$4190 [282:275] } = 21'000000000000000000000
  Optimizing cells in module \raster.
    Consolidated identical input bits for $mux cell $memory\axel_f.buffer$rdmux[0][0][0]$4188:
      Old ports: A=$memory\axel_f.buffer$rdmux[0][0][0]$a$4189, B=$memory\axel_f.buffer$rdmux[0][0][0]$b$4190, Y=$flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:69$302_DATA
      New ports: A={ $memory\axel_f.buffer$rdmux[0][0][0]$a$4189 [304:299] $memory\axel_f.buffer$rdmux[0][0][0]$a$4189 [287:283] $memory\axel_f.buffer$rdmux[0][0][0]$a$4189 [274:0] }, B={ $memory\axel_f.buffer$rdmux[0][0][0]$b$4190 [304:299] $memory\axel_f.buffer$rdmux[0][0][0]$b$4190 [287:283] $memory\axel_f.buffer$rdmux[0][0][0]$b$4190 [274:0] }, Y={ $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:69$302_DATA [304:299] $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:69$302_DATA [287:283] $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:69$302_DATA [274:0] }
      New connections: { $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:69$302_DATA [306:305] $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:69$302_DATA [298:288] $flatten\axel_f.$memrd$\buffer$/home/asic/workspace/lab3/rtl/axi_fifo.sv:69$302_DATA [282:275] } = 21'000000000000000000000
  Optimizing cells in module \raster.
Performed a total of 3 changes.

118. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

119. Executing OPT_SHARE pass.

120. Executing OPT_DFF pass (perform DFF optimizations).

121. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

122. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

123. Rerunning OPT passes. (Maybe there is more to doâ€¦)

124. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

125. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

127. Executing OPT_SHARE pass.

128. Executing OPT_DFF pass (perform DFF optimizations).

129. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

130. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

131. Executing TECHMAP pass (map to technology primitives).

131.1. Executing Verilog-2005 frontend: /foss/tools/yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/foss/tools/yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

131.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $xor.
Using extmapper maccmap for cells of type $macc.
  add $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$531_Y * \tile_proc.temp_delta_1 [31:16] (16x16 bits, signed)
  sub $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$532_Y * \tile_proc.temp_delta_1 [47:32] (16x16 bits, signed)
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $or.
  add { \pixel_proc.dzdy 4'0000 } (20 bits, signed)
  add { \pixel_proc.dzdx 4'0000 } (20 bits, signed)
  sub { \pixel_proc.dzdx 8'00000000 } (24 bits, signed)
Using template $paramod$ee1a6f885509cf323a6820ff1379ff6e5dc2e005\_90_alu for cells of type $alu.
Using template $paramod$0bf04506aae5af81fd59b23c0850afdf0e51a7c4\_90_alu for cells of type $alu.
Using template $paramod$d4c0c20b0ee59f495e14575c4397dc0a6dd9e8e6\_90_alu for cells of type $alu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_div for cells of type $div.
Using template $paramod$c4ef20b21801b37ea2d65c32a05dfe56e84a870d\_90_alu for cells of type $alu.
  add $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$536_Y * \tile_proc.temp_delta_2 [31:16] (16x16 bits, signed)
  sub $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$537_Y * \tile_proc.temp_delta_2 [47:32] (16x16 bits, signed)
  add \pixel_proc.edge_2 (32 bits, signed)
  sub { $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$257_Y [23:4] 4'0000 } (32 bits, unsigned)
  sub { \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31] \pixel_proc.delta_2 [31:16] 4'0000 } (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \tile_proc.delta_0 [47:32] * \tile_proc.delta_2 [15:0] (16x16 bits, signed)
  sub \tile_proc.delta_0 [15:0] * \tile_proc.delta_2 [47:32] (16x16 bits, signed)
  add $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:293$526_Y * \tile_proc.temp_delta_0 [31:16] (16x16 bits, signed)
  sub $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:294$527_Y * \tile_proc.temp_delta_0 [47:32] (16x16 bits, signed)
Using template $paramod$13af8647c77e729ed06865326d92d4fb9a260956\_90_alu for cells of type $alu.
  add { \v0_z 4'0000 } (20 bits, signed)
  sub { $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:379$557_Y [15:8] \v0_y [7:0] } * \tile_proc.dzdy (16x16 bits, signed)
  sub { $flatten\tile_proc.$sub$/home/asic/workspace/lab3/rtl/tile_processor.sv:378$556_Y [15:8] \v0_x [7:0] } * \tile_proc.dzdx (16x16 bits, signed)
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$b72146ddedeedf6b20d77d4e250bab582e4592bc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_90_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$f1def9e1a45bb4620b26357a589500fa7511d189\_90_alu for cells of type $alu.
Using template $paramod$eea143a03ac5270b688996c3540d84e5aabf347e\_90_alu for cells of type $alu.
Using template $paramod$86afc4119e8557777d51ecc17b9144a487c5a6b9\_90_alu for cells of type $alu.
  add \pixel_proc.edge_1 (32 bits, signed)
  sub { $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$252_Y [23:4] 4'0000 } (32 bits, unsigned)
  sub { \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31] \pixel_proc.delta_1 [31:16] 4'0000 } (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod$7428e76e62a73bc15e032afd19bff97c9bfc295a\_90_alu for cells of type $alu.
  add \pixel_proc.edge_0 (32 bits, signed)
  sub { $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247_Y [31] $flatten\pixel_proc.$sub$/home/asic/workspace/lab3/rtl/pixel_processor.sv:355$247_Y [23:4] 4'0000 } (32 bits, unsigned)
  sub { \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31] \pixel_proc.delta_0 [31:16] 4'0000 } (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
  add \tile_proc.delta_0 [31:16] * \tile_proc.delta_2 [47:32] (16x16 bits, signed)
  sub \tile_proc.delta_0 [47:32] * \tile_proc.delta_2 [31:16] (16x16 bits, signed)
  add \tile_proc.delta_0 [15:0] * \tile_proc.delta_2 [31:16] (16x16 bits, signed)
  sub \tile_proc.delta_0 [31:16] * \tile_proc.delta_2 [15:0] (16x16 bits, signed)
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for cells of type $alu.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011000 for cells of type $fa.
Using template $paramod$e82d3fc1811c5751348a3964470632b35a435fc7\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000010100 for cells of type $lcu.
Using template $paramod$2653f68ddb8eab7b1907b4a20767b72a824a7a36\$__div_mod_trunc for cells of type $__div_mod_trunc.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011010 for cells of type $fa.
Using template $paramod$7af98a8d3d01ff58dee4212ab52569c379e064a1\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000011111 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011000 for cells of type $lcu.
Running "alumacc" on wrapper $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:Y_WIDTH=32:A_WIDTH=32:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod\$__div_mod_u\WIDTH=32'00000000000000000000000000100000 for cells of type $__div_mod_u.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000011010 for cells of type $lcu.
Using template $paramod$c6baa65225090ac0a120feab1b920965244aa496\_90_alu for cells of type $alu.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=32:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=32:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=33:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=33:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=34:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=34:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=35:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=35:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=36:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=36:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=37:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=37:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=38:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=38:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=39:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=39:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=40:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=40:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=41:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=41:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=42:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=42:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=43:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=43:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=44:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=44:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=45:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=45:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=46:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=46:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=47:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=47:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=48:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=48:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=49:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=49:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=50:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=50:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=51:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=51:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=52:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=52:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=53:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=53:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=54:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=54:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=55:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=55:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=56:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=56:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=57:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=57:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=58:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=58:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=59:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=59:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=60:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=60:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=61:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=61:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=62:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=62:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$sub:Y_WIDTH=63:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Running "alumacc" on wrapper $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$ge:Y_WIDTH=1:B_WIDTH=63:A_WIDTH=32:B_SIGNED=0:A_SIGNED=0:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$789c344356a154d2afc7b832b41d1067dbc946ba\_90_alu for cells of type $alu.
Using template $paramod$e39069e3f4ee35c1eea86993bd74689959babaab\_90_alu for cells of type $alu.
Using template $paramod$d7aca3dc44b07ff19908fb1a3b606577588c15f1\_90_alu for cells of type $alu.
Using template $paramod$f9e3a3c4b84f99cb56fad07743ec44ad55b11c8b\_90_alu for cells of type $alu.
Using template $paramod$dd5ba471f7dcf35707f23b88cfd15b9582f97277\_90_alu for cells of type $alu.
Using template $paramod$b7531bc0616f8d4cdd8159edd2237c9ddbb2ce01\_90_alu for cells of type $alu.
Using template $paramod$ff8ba121d2f8e85b775c9f35ef677a1a276e7e1b\_90_alu for cells of type $alu.
Using template $paramod$9a66d4bebbc4fab84566caffef9f094a1a467389\_90_alu for cells of type $alu.
Using template $paramod$57bc309a5d8a948cec8981d26d896ee1cbf54d58\_90_alu for cells of type $alu.
Using template $paramod$f94cfdb8ad389f4fc4515bcb65bccd7e2d189e95\_90_alu for cells of type $alu.
Using template $paramod$2a25669ccd39fe7c0fbfb2a4d17416fc78667f00\_90_alu for cells of type $alu.
Using template $paramod$d9397dfdf5f7cf5715aebc9527845402880218a0\_90_alu for cells of type $alu.
Using template $paramod$acc477ace2583cc2ee0cf651c72a385d2bbbe9f1\_90_alu for cells of type $alu.
Using template $paramod$415abdcadc251df4f0f033b62b8f3296b8461b4e\_90_alu for cells of type $alu.
Using template $paramod$6573c1c269218f299badf6e04ca86aa37fdb352c\_90_alu for cells of type $alu.
Using template $paramod$6a21b72c9c0b32e81b169c7e08a4d8b9c462448f\_90_alu for cells of type $alu.
Using template $paramod$324e0706ebb77f1915b22f4a136962ec3fd1d7ff\_90_alu for cells of type $alu.
Using template $paramod$461fc931d630cb01bec1fea87f37fbcc53f6f6a4\_90_alu for cells of type $alu.
Using template $paramod$fe074227b1c5fbaa1ea56076182c29dbcf3a782a\_90_alu for cells of type $alu.
Using template $paramod$85502450775e62e9c6a2fe29020b3433d4335647\_90_alu for cells of type $alu.
Using template $paramod$e32c921f95fe0e2350204f4ecefc9e296355521b\_90_alu for cells of type $alu.
Using template $paramod$05d913fba320393c7e943e625bef3af776153b60\_90_alu for cells of type $alu.
Using template $paramod$8e07e2c0a3efc148d2f3714f3901076678774ed1\_90_alu for cells of type $alu.
Using template $paramod$5b7e592b3c2951af6800b7fd597f66a79b72b91c\_90_alu for cells of type $alu.
Using template $paramod$90182783100594e2dd636a282c4723cfc9adaedd\_90_alu for cells of type $alu.
Using template $paramod$851c5c9b30913ea2deae68e3ca9e9c4e649723bc\_90_alu for cells of type $alu.
Using template $paramod$1445aacdb5f2a1ef9fedf1373097ffa45438211d\_90_alu for cells of type $alu.
Using template $paramod$7add42b712fe5bbbba521e93062103d6bf78a453\_90_alu for cells of type $alu.
Using template $paramod$b6f86f6a0c43c26b22ee55f51e05d5951f0e6562\_90_alu for cells of type $alu.
Using template $paramod$044fdceace8c449ec99f900b42120ac005ff4065\_90_alu for cells of type $alu.
Using template $paramod$b6b58933bcf3c8b9e3e5de18c2637bd0e12c7c47\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000100111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000101111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000110111 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111000 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111001 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111010 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111101 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111110 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000111111 for cells of type $lcu.
No more expansions possible.
<suppressed ~44615 debug messages>

132. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~44456 debug messages>

133. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~84051 debug messages>
Removed a total of 28017 cells.

134. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$8701 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$1760_Y [3], Q = \pixel_proc.z_current [3]).
Adding EN signal on $auto$ff.cc:266:slice$8705 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$1807_Y [3], Q = \pixel_proc.edge_2 [3]).
Adding EN signal on $auto$ff.cc:266:slice$8709 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$1821_Y [3], Q = \pixel_proc.edge_1 [3]).
Adding EN signal on $auto$ff.cc:266:slice$8817 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$1835_Y [3], Q = \pixel_proc.edge_0 [3]).
Adding EN signal on $auto$ff.cc:266:slice$8698 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$1760_Y [0], Q = \pixel_proc.z_current [0]).
Adding EN signal on $auto$ff.cc:266:slice$8699 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$1760_Y [1], Q = \pixel_proc.z_current [1]).
Adding EN signal on $auto$ff.cc:266:slice$8700 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$1760_Y [2], Q = \pixel_proc.z_current [2]).
Adding EN signal on $auto$ff.cc:266:slice$8704 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$1807_Y [2], Q = \pixel_proc.edge_2 [2]).
Adding EN signal on $auto$ff.cc:266:slice$8708 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$1821_Y [2], Q = \pixel_proc.edge_1 [2]).
Adding EN signal on $auto$ff.cc:266:slice$8816 ($_SDFFE_PN0P_) from module raster (D = $flatten\pixel_proc.$procmux$1835_Y [2], Q = \pixel_proc.edge_0 [2]).

135. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 4862 unused cells and 28857 unused wires.
<suppressed ~4863 debug messages>

136. Rerunning OPT passes (Removed registers in this run.)

137. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~30 debug messages>

138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~84 debug messages>
Removed a total of 28 cells.

139. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$8864 ($_DFFE_PP_) from module raster (D = $flatten\pixel_proc.$procmux$2003.Y_B, Q = \pixel_proc.color_buffer_write_en, rval = 1'0).

140. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 1 unused cells and 39 unused wires.
<suppressed ~2 debug messages>

141. Rerunning OPT passes (Removed registers in this run.)

142. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

144. Executing OPT_DFF pass (perform DFF optimizations).

145. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

146. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

148. Executing OPT_DFF pass (perform DFF optimizations).

149. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

150. Executing ABC pass (technology mapping using ABC).

150.1. Extracting gate netlist of module `\raster' to `<abc-temp-dir>/input.blif'..
Replacing 17 occurrences of constant undef bits with constant zero bits
Extracted 48311 gates and 50563 wires to a netlist network with 2250 inputs and 879 outputs.

150.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

150.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:     2153
ABC RESULTS:            ANDNOT cells:    14166
ABC RESULTS:               MUX cells:     2932
ABC RESULTS:              NAND cells:      772
ABC RESULTS:               NOR cells:     4224
ABC RESULTS:               NOT cells:     1562
ABC RESULTS:                OR cells:     5626
ABC RESULTS:             ORNOT cells:      996
ABC RESULTS:              XNOR cells:     4189
ABC RESULTS:               XOR cells:     8564
ABC RESULTS:              ZERO cells:        1
ABC RESULTS:        internal signals:    47434
ABC RESULTS:           input signals:     2250
ABC RESULTS:          output signals:      879
Removing temp directory.

151. Executing OPT pass (performing simple optimizations).

151.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.
<suppressed ~245 debug messages>

151.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~306 debug messages>
Removed a total of 102 cells.

151.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$8862 ($_SDFFE_PN0P_) from module raster.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$4328 ($_SDFFE_PN0P_) from module raster.

151.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 8 unused cells and 11787 unused wires.
<suppressed ~16 debug messages>

151.5. Rerunning OPT passes. (Removed registers in this run.)

151.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

151.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

151.8. Executing OPT_DFF pass (perform DFF optimizations).

151.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

151.10. Finished fast OPT passes.

152. Executing HIERARCHY pass (managing design hierarchy).

152.1. Analyzing design hierarchy..
Top module:  \raster

152.2. Analyzing design hierarchy..
Top module:  \raster
Removed 0 unused modules.

153. Executing CHECK pass (checking for obvious problems).
Checking module raster...
Found and reported 0 problems.

154. Printing statistics.

=== raster ===

   Number of wires:              44925
   Number of wire bits:          51044
   Number of public wires:         198
   Number of public wire bits:    5397
   Number of ports:                 31
   Number of port bits:            323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              47520
     $_ANDNOT_                   14107
     $_AND_                       2153
     $_DFFE_PP_                   1108
     $_DFF_P_                        9
     $_MUX_                       2929
     $_NAND_                       764
     $_NOR_                       4222
     $_NOT_                       1560
     $_ORNOT_                      996
     $_OR_                        5588
     $_SDFFCE_PN0P_                  1
     $_SDFFCE_PP0P_                  9
     $_SDFFCE_PP1P_                 31
     $_SDFFE_PN0N_                  34
     $_SDFFE_PN0P_                1251
     $_SDFFE_PN1N_                   1
     $_SDFFE_PN1P_                   1
     $_XNOR_                      4189
     $_XOR_                       8564
     $scopeinfo                      3

155. Generating Graphviz representation of design.
Writing dot description to `/home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module raster to page 1.

156. Executing OPT pass (performing simple optimizations).

156.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

156.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

156.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \raster..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

156.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \raster.
Performed a total of 0 changes.

156.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\raster'.
Removed a total of 0 cells.

156.6. Executing OPT_DFF pass (perform DFF optimizations).

156.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..

156.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module raster.

156.9. Finished OPT passes. (There is nothing left to do.)

157. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 3 unused cells and 127 unused wires.
<suppressed ~130 debug messages>
{
   "creator": "Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/tmp/e14db5c996ae4127bf879b69e873804d.lib ",
   "modules": {
      "\\raster": {
         "num_wires":         44798,
         "num_wire_bits":     48747,
         "num_pub_wires":     71,
         "num_pub_wire_bits": 3100,
         "num_ports":         31,
         "num_port_bits":     323,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         47517,
         "num_cells_by_type": {
            "$_ANDNOT_": 14107,
            "$_AND_": 2153,
            "$_DFFE_PP_": 1108,
            "$_DFF_P_": 9,
            "$_MUX_": 2929,
            "$_NAND_": 764,
            "$_NOR_": 4222,
            "$_NOT_": 1560,
            "$_ORNOT_": 996,
            "$_OR_": 5588,
            "$_SDFFCE_PN0P_": 1,
            "$_SDFFCE_PP0P_": 9,
            "$_SDFFCE_PP1P_": 31,
            "$_SDFFE_PN0N_": 34,
            "$_SDFFE_PN0P_": 1251,
            "$_SDFFE_PN1N_": 1,
            "$_SDFFE_PN1P_": 1,
            "$_XNOR_": 4189,
            "$_XOR_": 8564
         }
      }
   },
      "design": {
         "num_wires":         44798,
         "num_wire_bits":     48747,
         "num_pub_wires":     71,
         "num_pub_wire_bits": 3100,
         "num_ports":         31,
         "num_port_bits":     323,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         47517,
         "num_cells_by_type": {
            "$_ANDNOT_": 14107,
            "$_AND_": 2153,
            "$_DFFE_PP_": 1108,
            "$_DFF_P_": 9,
            "$_MUX_": 2929,
            "$_NAND_": 764,
            "$_NOR_": 4222,
            "$_NOT_": 1560,
            "$_ORNOT_": 996,
            "$_OR_": 5588,
            "$_SDFFCE_PN0P_": 1,
            "$_SDFFCE_PP0P_": 9,
            "$_SDFFCE_PP1P_": 31,
            "$_SDFFE_PN0N_": 34,
            "$_SDFFE_PN0P_": 1251,
            "$_SDFFE_PN1N_": 1,
            "$_SDFFE_PN1P_": 1,
            "$_XNOR_": 4189,
            "$_XOR_": 8564
         }
      }
}

158. Printing statistics.

=== raster ===

   Number of wires:              44798
   Number of wire bits:          48747
   Number of public wires:          71
   Number of public wire bits:    3100
   Number of ports:                 31
   Number of port bits:            323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              47517
     $_ANDNOT_                   14107
     $_AND_                       2153
     $_DFFE_PP_                   1108
     $_DFF_P_                        9
     $_MUX_                       2929
     $_NAND_                       764
     $_NOR_                       4222
     $_NOT_                       1560
     $_ORNOT_                      996
     $_OR_                        5588
     $_SDFFCE_PN0P_                  1
     $_SDFFCE_PP0P_                  9
     $_SDFFCE_PP1P_                 31
     $_SDFFE_PN0N_                  34
     $_SDFFE_PN0P_                1251
     $_SDFFE_PN1N_                   1
     $_SDFFE_PN1P_                   1
     $_XNOR_                      4189
     $_XOR_                       8564

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_SDFFE_PN0N_ is unknown!
   Area for cell type $_SDFFE_PN0P_ is unknown!
   Area for cell type $_SDFFE_PN1N_ is unknown!
   Area for cell type $_SDFFE_PN1P_ is unknown!
   Area for cell type $_SDFFCE_PN0P_ is unknown!
   Area for cell type $_SDFFCE_PP0P_ is unknown!
   Area for cell type $_SDFFCE_PP1P_ is unknown!

[INFO] Applying tri-state buffer mapping from '/foss/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'â€¦

159. Executing TECHMAP pass (map to technology primitives).

159.1. Executing Verilog-2005 frontend: /foss/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/foss/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

159.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

160. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/foss/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'â€¦

161. Executing TECHMAP pass (map to technology primitives).

161.1. Executing Verilog-2005 frontend: /foss/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/foss/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

161.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

162. Executing SIMPLEMAP pass (map simple cells to gate primitives).

163. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    unmapped dff cell: $_DFFE_NN_
    unmapped dff cell: $_DFFE_NP_
    unmapped dff cell: $_DFFE_PN_
    unmapped dff cell: $_DFFE_PP_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

163.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\raster':
  mapped 2445 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/tmp/e14db5c996ae4127bf879b69e873804d.lib ",
   "modules": {
      "\\raster": {
         "num_wires":         48562,
         "num_wire_bits":     52511,
         "num_pub_wires":     71,
         "num_pub_wire_bits": 3100,
         "num_ports":         31,
         "num_port_bits":     323,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         51281,
         "area":              52006.128000,
         "num_cells_by_type": {
            "$_ANDNOT_": 14107,
            "$_AND_": 2153,
            "$_MUX_": 6693,
            "$_NAND_": 764,
            "$_NOR_": 4222,
            "$_NOT_": 1560,
            "$_ORNOT_": 996,
            "$_OR_": 5588,
            "$_XNOR_": 4189,
            "$_XOR_": 8564,
            "sky130_fd_sc_hd__dfxtp_2": 2445
         }
      }
   },
      "design": {
         "num_wires":         48562,
         "num_wire_bits":     52511,
         "num_pub_wires":     71,
         "num_pub_wire_bits": 3100,
         "num_ports":         31,
         "num_port_bits":     323,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         51281,
         "area":              52006.128000,
         "num_cells_by_type": {
            "$_ANDNOT_": 14107,
            "$_AND_": 2153,
            "$_MUX_": 6693,
            "$_NAND_": 764,
            "$_NOR_": 4222,
            "$_NOT_": 1560,
            "$_ORNOT_": 996,
            "$_OR_": 5588,
            "$_XNOR_": 4189,
            "$_XOR_": 8564,
            "sky130_fd_sc_hd__dfxtp_2": 2445
         }
      }
}

164. Printing statistics.

=== raster ===

   Number of wires:              48562
   Number of wire bits:          52511
   Number of public wires:          71
   Number of public wire bits:    3100
   Number of ports:                 31
   Number of port bits:            323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              51281
     $_ANDNOT_                   14107
     $_AND_                       2153
     $_MUX_                       6693
     $_NAND_                       764
     $_NOR_                       4222
     $_NOT_                       1560
     $_ORNOT_                      996
     $_OR_                        5588
     $_XNOR_                      4189
     $_XOR_                       8564
     sky130_fd_sc_hd__dfxtp_2     2445

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\raster': 52006.128000
     of which used for sequential elements: 52006.128000 (100.00%)

[INFO] Using generated ABC script '/home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/06-yosys-synthesis/AREA_0.abc'â€¦

165. Executing ABC pass (technology mapping using ABC).

165.1. Extracting gate netlist of module `\raster' to `/tmp/yosys-abc-1gkkc9/input.blif'..
Extracted 48836 gates and 51489 wires to a netlist network with 2651 inputs and 2445 outputs.

165.1.1. Executing ABC.
Running ABC command: "/foss/tools/yosys/bin/yosys-abc" -s -f /tmp/yosys-abc-1gkkc9/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-1gkkc9/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-1gkkc9/input.blif 
ABC: + read_lib -w /home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/tmp/e14db5c996ae4127bf879b69e873804d.lib 
ABC: Parsing finished successfully.  Parsing time =     0.06 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/tmp/e14db5c996ae4127bf879b69e873804d.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    9.54 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/06-yosys-synthesis/AREA_0.abc 
ABC: Fanins of node 8672: Vector has 2 entries: { 7301 7301 }
ABC: Abc_NtkFastExtract: Nodes have duplicated fanins. FX is not performed.
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =  39291 (  2.2 %)   Cap = 10.4 ff (  2.8 %)   Area =   363697.56 ( 90.1 %)   Delay = 85373.28 ps  (  3.9 %)               
ABC: Path  0 --    1264 : 0    4 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   7.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --   23770 : 4    6 sky130_fd_sc_hd__or4_2    A =   8.76  Df = 713.6 -581.9 ps  S = 145.3 ps  Cin =  1.5 ff  Cout =  14.8 ff  Cmax = 310.4 ff  G =  924  
ABC: Path  2 --   23772 : 3   10 sky130_fd_sc_hd__or3_2    A =   7.51  Df =1270.5 -954.7 ps  S = 132.6 ps  Cin =  1.5 ff  Cout =  22.4 ff  Cmax = 310.4 ff  G = 1395  
ABC: Path  3 --   23891 : 5    3 sky130_fd_sc_hd__o41a_2   A =  12.51  Df =1796.4-1264.0 ps  S = 124.0 ps  Cin =  2.4 ff  Cout =  21.6 ff  Cmax = 305.8 ff  G =  884  
ABC: Path  4 --   23901 : 2   33 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =3037.9-1973.1 ps  S =1636.5 ps  Cin =  8.5 ff  Cout = 136.6 ff  Cmax = 121.8 ff  G = 1549  
ABC: Path  5 --   23902 : 4    1 sky130_fd_sc_hd__and4_2   A =  10.01  Df =3402.2-1884.5 ps  S =  65.3 ps  Cin =  1.5 ff  Cout =   1.5 ff  Cmax = 300.3 ff  G =   94  
ABC: Path  6 --   23903 : 4    2 sky130_fd_sc_hd__or4b_2   A =  10.01  Df =4003.5-1933.4 ps  S = 113.4 ps  Cin =  1.5 ff  Cout =   6.3 ff  Cmax = 265.5 ff  G =  404  
ABC: Path  7 --   23916 : 4    8 sky130_fd_sc_hd__or4_2    A =   8.76  Df =4735.8-1619.7 ps  S = 172.4 ps  Cin =  1.5 ff  Cout =  26.0 ff  Cmax = 310.4 ff  G = 1641  
ABC: Path  8 --   23932 : 4   14 sky130_fd_sc_hd__or4_2    A =   8.76  Df =5591.5 -806.3 ps  S = 228.9 ps  Cin =  1.5 ff  Cout =  41.1 ff  Cmax = 310.4 ff  G = 2552  
ABC: Path  9 --   28407 : 3   17 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =24159.8 -410.2 ps  S = 642.9 ps  Cin =  4.6 ff  Cout =  53.3 ff  Cmax = 128.2 ff  G = 1110  
ABC: Path 10 --   28421 : 4    4 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =24487.5 -167.8 ps  S = 144.4 ps  Cin =  2.4 ff  Cout =  15.5 ff  Cmax = 268.3 ff  G =  622  
ABC: Path 11 --   28432 : 4    2 sky130_fd_sc_hd__or4b_2   A =  10.01  Df =25157.3 -556.4 ps  S = 103.9 ps  Cin =  1.5 ff  Cout =   4.0 ff  Cmax = 265.5 ff  G =  257  
ABC: Path 12 --   28440 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df =25855.5 -874.5 ps  S = 117.5 ps  Cin =  1.5 ff  Cout =   7.0 ff  Cmax = 310.4 ff  G =  455  
ABC: Path 13 --   28461 : 3    3 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =26087.6 -825.0 ps  S =  61.1 ps  Cin =  2.0 ff  Cout =   8.5 ff  Cmax = 288.4 ff  G =  405  
ABC: Path 14 --   28487 : 3    4 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =26298.4 -724.2 ps  S =  74.2 ps  Cin =  2.4 ff  Cout =  12.1 ff  Cmax = 309.5 ff  G =  493  
ABC: Path 15 --   28493 : 3   15 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =26852.5-1107.2 ps  S = 671.1 ps  Cin =  4.6 ff  Cout =  55.9 ff  Cmax = 128.2 ff  G = 1170  
ABC: Path 16 --   28545 : 3    3 sky130_fd_sc_hd__mux2_1   A =  11.26  Df =27329.2-1169.4 ps  S = 139.3 ps  Cin =  2.3 ff  Cout =  14.0 ff  Cmax = 173.0 ff  G =  583  
ABC: Path 17 --   28547 : 2    2 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =27375.0-1112.9 ps  S = 177.3 ps  Cin =  4.4 ff  Cout =   4.1 ff  Cmax = 141.9 ff  G =   88  
ABC: Path 18 --   28567 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =27737.7 -274.9 ps  S =  60.3 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 325.0 ff  G =  288  
ABC: Path 19 --   28569 : 4    2 sky130_fd_sc_hd__a31o_2   A =   8.76  Df =28016.0 -193.4 ps  S =  96.7 ps  Cin =  2.4 ff  Cout =  14.0 ff  Cmax = 271.9 ff  G =  570  
ABC: Path 20 --   28572 : 3    3 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =28241.5 -328.6 ps  S = 246.8 ps  Cin =  4.6 ff  Cout =  16.2 ff  Cmax = 128.2 ff  G =  338  
ABC: Path 21 --   28579 : 4    3 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =28411.8 -146.5 ps  S = 250.8 ps  Cin =  4.4 ff  Cout =  16.1 ff  Cmax = 133.7 ff  G =  351  
ABC: Path 22 --   28581 : 4    3 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =28778.4 -328.3 ps  S =  58.3 ps  Cin =  2.4 ff  Cout =   6.4 ff  Cmax = 325.0 ff  G =  262  
ABC: Path 23 --   28589 : 5    1 sky130_fd_sc_hd__a41o_2   A =  11.26  Df =29035.9 -410.6 ps  S =  38.9 ps  Cin =  2.3 ff  Cout =   2.4 ff  Cmax = 325.0 ff  G =   99  
ABC: Path 24 --   28590 : 3    6 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =29281.8 -482.9 ps  S = 111.7 ps  Cin =  2.4 ff  Cout =  20.3 ff  Cmax = 309.5 ff  G =  821  
ABC: Path 25 --   28597 : 3   14 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =29604.9 -478.6 ps  S = 285.7 ps  Cin =  2.4 ff  Cout =  54.0 ff  Cmax = 294.8 ff  G = 2182  
ABC: Path 26 --   28607 : 3    5 sky130_fd_sc_hd__mux2_1   A =  11.26  Df =30001.2 -512.3 ps  S = 133.7 ps  Cin =  2.3 ff  Cout =  13.7 ff  Cmax = 173.0 ff  G =  570  
ABC: Path 27 --   28608 : 2    3 sky130_fd_sc_hd__and2_2   A =   7.51  Df =30227.2 -559.6 ps  S = 139.4 ps  Cin =  1.5 ff  Cout =   8.6 ff  Cmax = 303.0 ff  G =  561  
ABC: Path 28 --   28619 : 5    3 sky130_fd_sc_hd__a2111o_2 A =  12.51  Df =30651.3 -294.0 ps  S =  80.6 ps  Cin =  2.4 ff  Cout =   9.0 ff  Cmax = 324.1 ff  G =  358  
ABC: Path 29 --   28645 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =30882.5 -353.0 ps  S =  50.8 ps  Cin =  2.4 ff  Cout =   7.0 ff  Cmax = 309.5 ff  G =  288  
ABC: Path 30 --   28671 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =31074.1 -231.6 ps  S =  46.5 ps  Cin =  2.4 ff  Cout =   6.1 ff  Cmax = 309.5 ff  G =  252  
ABC: Path 31 --   28676 : 3    3 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =31222.0 -325.5 ps  S = 154.7 ps  Cin =  4.6 ff  Cout =   8.0 ff  Cmax = 128.2 ff  G =  165  
ABC: Path 32 --   28681 : 3    3 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df =31314.2 -246.0 ps  S = 177.7 ps  Cin =  4.5 ff  Cout =  11.6 ff  Cmax = 139.2 ff  G =  247  
ABC: Path 33 --   28684 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =31530.6 -290.4 ps  S =  61.9 ps  Cin =  2.4 ff  Cout =   9.5 ff  Cmax = 309.5 ff  G =  389  
ABC: Path 34 --   28697 : 3   15 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =32047.9 -647.5 ps  S = 624.7 ps  Cin =  4.6 ff  Cout =  51.8 ff  Cmax = 128.2 ff  G = 1094  
ABC: Path 35 --   31725 : 4    1 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =84963.2 -611.2 ps  S =  63.6 ps  Cin =  2.4 ff  Cout =   8.4 ff  Cmax = 325.0 ff  G =  351  
ABC: Path 36 --   31726 : 2    1 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =85074.6 -598.0 ps  S =  96.9 ps  Cin =  8.5 ff  Cout =   2.5 ff  Cmax = 121.8 ff  G =   27  
ABC: Path 37 --   31728 : 4    1 sky130_fd_sc_hd__o211a_2  A =  10.01  Df =85373.3 -579.2 ps  S = 204.2 ps  Cin =  2.4 ff  Cout =  33.4 ff  Cmax = 268.3 ff  G = 1415  
ABC: Start-point = pi1263 (\tile_proc.coeff_C [3]).  End-point = po546 ($auto$rtlil.cc:2985:MuxGate$193224).
ABC: netlist                       : i/o = 2651/ 2445  lat =    0  nd = 39291  edge = 103926  area =363780.90  delay =231.00  lev = 231
ABC: + write_blif /tmp/yosys-abc-1gkkc9/output.blif 

165.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      541
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:      351
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:      418
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       86
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:     1591
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:     1756
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       99
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      539
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:      425
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       88
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      322
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:     2432
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      962
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:     1337
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      591
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       47
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       31
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      870
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:     2011
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      157
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     4015
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:      845
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      462
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:      105
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     3930
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      503
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       44
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:     1264
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:      283
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:     1219
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:     1179
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:      269
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:      146
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      192
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      434
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:      116
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:      166
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       51
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:       30
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:     2983
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      784
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:      155
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      310
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       50
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:       15
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:     3560
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:     1055
ABC RESULTS:        internal signals:    46393
ABC RESULTS:           input signals:     2651
ABC RESULTS:          output signals:     2445
Removing temp directory.

166. Executing SETUNDEF pass (replace undef values with defined constants).

167. Executing HILOMAP pass (mapping to constant drivers).

168. Executing SPLITNETS pass (splitting up multi-bit signals).

169. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \raster..
Removed 485 unused cells and 52911 unused wires.
<suppressed ~946 debug messages>

170. Executing INSBUF pass (insert buffer cells for connected wires).
Add raster/$auto$insbuf.cc:97:execute$238855: \pixel_out_x [3] -> \pixel_out_x [0]
Add raster/$auto$insbuf.cc:97:execute$238856: \pixel_out_x [3] -> \pixel_out_x [1]
Add raster/$auto$insbuf.cc:97:execute$238857: \pixel_out_x [3] -> \pixel_out_x [2]
Add raster/$auto$insbuf.cc:97:execute$238858: \pixel_out_x [3] -> \pixel_out_y [0]
Add raster/$auto$insbuf.cc:97:execute$238859: \pixel_out_x [3] -> \pixel_out_y [1]
Add raster/$auto$insbuf.cc:97:execute$238860: \pixel_out_x [3] -> \pixel_out_y [2]
Add raster/$auto$insbuf.cc:97:execute$238861: \pixel_out_x [3] -> \pixel_out_y [3]
Add raster/$auto$insbuf.cc:97:execute$238862: \color_buffer_read_addr [0] -> \z_buffer_read_addr [0]
Add raster/$auto$insbuf.cc:97:execute$238863: \color_buffer_read_addr [1] -> \z_buffer_read_addr [1]
Add raster/$auto$insbuf.cc:97:execute$238864: \color_buffer_read_addr [2] -> \z_buffer_read_addr [2]
Add raster/$auto$insbuf.cc:97:execute$238865: \color_buffer_read_addr [3] -> \z_buffer_read_addr [3]
Add raster/$auto$insbuf.cc:97:execute$238866: \color_buffer_read_addr [4] -> \z_buffer_read_addr [4]
Add raster/$auto$insbuf.cc:97:execute$238867: \color_buffer_read_addr [5] -> \z_buffer_read_addr [5]
Add raster/$auto$insbuf.cc:97:execute$238868: \color_buffer_read_addr [6] -> \z_buffer_read_addr [6]
Add raster/$auto$insbuf.cc:97:execute$238869: \color_buffer_read_addr [7] -> \z_buffer_read_addr [7]
Add raster/$auto$insbuf.cc:97:execute$238870: \color_buffer_write_addr [0] -> \z_buffer_write_addr [0]
Add raster/$auto$insbuf.cc:97:execute$238871: \color_buffer_write_addr [1] -> \z_buffer_write_addr [1]
Add raster/$auto$insbuf.cc:97:execute$238872: \color_buffer_write_addr [2] -> \z_buffer_write_addr [2]
Add raster/$auto$insbuf.cc:97:execute$238873: \color_buffer_write_addr [3] -> \z_buffer_write_addr [3]
Add raster/$auto$insbuf.cc:97:execute$238874: \color_buffer_write_addr [4] -> \z_buffer_write_addr [4]
Add raster/$auto$insbuf.cc:97:execute$238875: \color_buffer_write_addr [5] -> \z_buffer_write_addr [5]
Add raster/$auto$insbuf.cc:97:execute$238876: \color_buffer_write_addr [6] -> \z_buffer_write_addr [6]
Add raster/$auto$insbuf.cc:97:execute$238877: \color_buffer_write_addr [7] -> \z_buffer_write_addr [7]
Add raster/$auto$insbuf.cc:97:execute$238878: \color_buffer_write_en -> \z_buffer_write_en

171. Executing CHECK pass (checking for obvious problems).
Checking module raster...
Found and reported 0 problems.
{
   "creator": "Yosys 0.51 (git sha1 c4b519022, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/asic/workspace/lab3/runs/RUN_2025-05-12_19-01-35/tmp/e14db5c996ae4127bf879b69e873804d.lib ",
   "modules": {
      "\\raster": {
         "num_wires":         41448,
         "num_wire_bits":     41740,
         "num_pub_wires":     2348,
         "num_pub_wire_bits": 2640,
         "num_ports":         31,
         "num_port_bits":     323,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         41473,
         "area":              411881.276800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 23,
            "sky130_fd_sc_hd__a2111oi_2": 9,
            "sky130_fd_sc_hd__a211o_2": 541,
            "sky130_fd_sc_hd__a211oi_2": 351,
            "sky130_fd_sc_hd__a21bo_2": 418,
            "sky130_fd_sc_hd__a21boi_2": 86,
            "sky130_fd_sc_hd__a21o_2": 1584,
            "sky130_fd_sc_hd__a21oi_2": 1756,
            "sky130_fd_sc_hd__a221o_2": 96,
            "sky130_fd_sc_hd__a221oi_2": 13,
            "sky130_fd_sc_hd__a22o_2": 532,
            "sky130_fd_sc_hd__a22oi_2": 425,
            "sky130_fd_sc_hd__a2bb2o_2": 88,
            "sky130_fd_sc_hd__a2bb2oi_2": 1,
            "sky130_fd_sc_hd__a311o_2": 48,
            "sky130_fd_sc_hd__a311oi_2": 18,
            "sky130_fd_sc_hd__a31o_2": 321,
            "sky130_fd_sc_hd__a31oi_2": 43,
            "sky130_fd_sc_hd__a32o_2": 28,
            "sky130_fd_sc_hd__a32oi_2": 7,
            "sky130_fd_sc_hd__a41o_2": 48,
            "sky130_fd_sc_hd__a41oi_2": 3,
            "sky130_fd_sc_hd__and2_2": 2415,
            "sky130_fd_sc_hd__and2b_2": 962,
            "sky130_fd_sc_hd__and3_2": 1337,
            "sky130_fd_sc_hd__and3b_2": 47,
            "sky130_fd_sc_hd__and4_2": 591,
            "sky130_fd_sc_hd__and4b_2": 47,
            "sky130_fd_sc_hd__and4bb_2": 31,
            "sky130_fd_sc_hd__buf_2": 24,
            "sky130_fd_sc_hd__dfxtp_2": 2349,
            "sky130_fd_sc_hd__inv_2": 870,
            "sky130_fd_sc_hd__mux2_1": 1950,
            "sky130_fd_sc_hd__mux4_2": 151,
            "sky130_fd_sc_hd__nand2_2": 4012,
            "sky130_fd_sc_hd__nand2b_2": 845,
            "sky130_fd_sc_hd__nand3_2": 462,
            "sky130_fd_sc_hd__nand3b_2": 10,
            "sky130_fd_sc_hd__nand4_2": 105,
            "sky130_fd_sc_hd__nand4b_2": 3,
            "sky130_fd_sc_hd__nor2_2": 3924,
            "sky130_fd_sc_hd__nor3_2": 503,
            "sky130_fd_sc_hd__nor3b_2": 27,
            "sky130_fd_sc_hd__nor4_2": 44,
            "sky130_fd_sc_hd__nor4b_2": 3,
            "sky130_fd_sc_hd__o2111a_2": 14,
            "sky130_fd_sc_hd__o2111ai_2": 6,
            "sky130_fd_sc_hd__o211a_2": 1234,
            "sky130_fd_sc_hd__o211ai_2": 283,
            "sky130_fd_sc_hd__o21a_2": 1213,
            "sky130_fd_sc_hd__o21ai_2": 1174,
            "sky130_fd_sc_hd__o21ba_2": 269,
            "sky130_fd_sc_hd__o21bai_2": 146,
            "sky130_fd_sc_hd__o221a_2": 186,
            "sky130_fd_sc_hd__o221ai_2": 4,
            "sky130_fd_sc_hd__o22a_2": 426,
            "sky130_fd_sc_hd__o22ai_2": 36,
            "sky130_fd_sc_hd__o2bb2a_2": 116,
            "sky130_fd_sc_hd__o2bb2ai_2": 1,
            "sky130_fd_sc_hd__o311a_2": 43,
            "sky130_fd_sc_hd__o311ai_2": 5,
            "sky130_fd_sc_hd__o31a_2": 166,
            "sky130_fd_sc_hd__o31ai_2": 51,
            "sky130_fd_sc_hd__o32a_2": 25,
            "sky130_fd_sc_hd__o32ai_2": 6,
            "sky130_fd_sc_hd__o41a_2": 30,
            "sky130_fd_sc_hd__o41ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 2960,
            "sky130_fd_sc_hd__or3_2": 784,
            "sky130_fd_sc_hd__or3b_2": 155,
            "sky130_fd_sc_hd__or4_2": 310,
            "sky130_fd_sc_hd__or4b_2": 50,
            "sky130_fd_sc_hd__or4bb_2": 15,
            "sky130_fd_sc_hd__xnor2_2": 3558,
            "sky130_fd_sc_hd__xor2_2": 1055
         }
      }
   },
      "design": {
         "num_wires":         41448,
         "num_wire_bits":     41740,
         "num_pub_wires":     2348,
         "num_pub_wire_bits": 2640,
         "num_ports":         31,
         "num_port_bits":     323,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         41473,
         "area":              411881.276800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 23,
            "sky130_fd_sc_hd__a2111oi_2": 9,
            "sky130_fd_sc_hd__a211o_2": 541,
            "sky130_fd_sc_hd__a211oi_2": 351,
            "sky130_fd_sc_hd__a21bo_2": 418,
            "sky130_fd_sc_hd__a21boi_2": 86,
            "sky130_fd_sc_hd__a21o_2": 1584,
            "sky130_fd_sc_hd__a21oi_2": 1756,
            "sky130_fd_sc_hd__a221o_2": 96,
            "sky130_fd_sc_hd__a221oi_2": 13,
            "sky130_fd_sc_hd__a22o_2": 532,
            "sky130_fd_sc_hd__a22oi_2": 425,
            "sky130_fd_sc_hd__a2bb2o_2": 88,
            "sky130_fd_sc_hd__a2bb2oi_2": 1,
            "sky130_fd_sc_hd__a311o_2": 48,
            "sky130_fd_sc_hd__a311oi_2": 18,
            "sky130_fd_sc_hd__a31o_2": 321,
            "sky130_fd_sc_hd__a31oi_2": 43,
            "sky130_fd_sc_hd__a32o_2": 28,
            "sky130_fd_sc_hd__a32oi_2": 7,
            "sky130_fd_sc_hd__a41o_2": 48,
            "sky130_fd_sc_hd__a41oi_2": 3,
            "sky130_fd_sc_hd__and2_2": 2415,
            "sky130_fd_sc_hd__and2b_2": 962,
            "sky130_fd_sc_hd__and3_2": 1337,
            "sky130_fd_sc_hd__and3b_2": 47,
            "sky130_fd_sc_hd__and4_2": 591,
            "sky130_fd_sc_hd__and4b_2": 47,
            "sky130_fd_sc_hd__and4bb_2": 31,
            "sky130_fd_sc_hd__buf_2": 24,
            "sky130_fd_sc_hd__dfxtp_2": 2349,
            "sky130_fd_sc_hd__inv_2": 870,
            "sky130_fd_sc_hd__mux2_1": 1950,
            "sky130_fd_sc_hd__mux4_2": 151,
            "sky130_fd_sc_hd__nand2_2": 4012,
            "sky130_fd_sc_hd__nand2b_2": 845,
            "sky130_fd_sc_hd__nand3_2": 462,
            "sky130_fd_sc_hd__nand3b_2": 10,
            "sky130_fd_sc_hd__nand4_2": 105,
            "sky130_fd_sc_hd__nand4b_2": 3,
            "sky130_fd_sc_hd__nor2_2": 3924,
            "sky130_fd_sc_hd__nor3_2": 503,
            "sky130_fd_sc_hd__nor3b_2": 27,
            "sky130_fd_sc_hd__nor4_2": 44,
            "sky130_fd_sc_hd__nor4b_2": 3,
            "sky130_fd_sc_hd__o2111a_2": 14,
            "sky130_fd_sc_hd__o2111ai_2": 6,
            "sky130_fd_sc_hd__o211a_2": 1234,
            "sky130_fd_sc_hd__o211ai_2": 283,
            "sky130_fd_sc_hd__o21a_2": 1213,
            "sky130_fd_sc_hd__o21ai_2": 1174,
            "sky130_fd_sc_hd__o21ba_2": 269,
            "sky130_fd_sc_hd__o21bai_2": 146,
            "sky130_fd_sc_hd__o221a_2": 186,
            "sky130_fd_sc_hd__o221ai_2": 4,
            "sky130_fd_sc_hd__o22a_2": 426,
            "sky130_fd_sc_hd__o22ai_2": 36,
            "sky130_fd_sc_hd__o2bb2a_2": 116,
            "sky130_fd_sc_hd__o2bb2ai_2": 1,
            "sky130_fd_sc_hd__o311a_2": 43,
            "sky130_fd_sc_hd__o311ai_2": 5,
            "sky130_fd_sc_hd__o31a_2": 166,
            "sky130_fd_sc_hd__o31ai_2": 51,
            "sky130_fd_sc_hd__o32a_2": 25,
            "sky130_fd_sc_hd__o32ai_2": 6,
            "sky130_fd_sc_hd__o41a_2": 30,
            "sky130_fd_sc_hd__o41ai_2": 1,
            "sky130_fd_sc_hd__or2_2": 2960,
            "sky130_fd_sc_hd__or3_2": 784,
            "sky130_fd_sc_hd__or3b_2": 155,
            "sky130_fd_sc_hd__or4_2": 310,
            "sky130_fd_sc_hd__or4b_2": 50,
            "sky130_fd_sc_hd__or4bb_2": 15,
            "sky130_fd_sc_hd__xnor2_2": 3558,
            "sky130_fd_sc_hd__xor2_2": 1055
         }
      }
}

172. Printing statistics.

=== raster ===

   Number of wires:              41448
   Number of wire bits:          41740
   Number of public wires:        2348
   Number of public wire bits:    2640
   Number of ports:                 31
   Number of port bits:            323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              41473
     sky130_fd_sc_hd__a2111o_2      23
     sky130_fd_sc_hd__a2111oi_2      9
     sky130_fd_sc_hd__a211o_2      541
     sky130_fd_sc_hd__a211oi_2     351
     sky130_fd_sc_hd__a21bo_2      418
     sky130_fd_sc_hd__a21boi_2      86
     sky130_fd_sc_hd__a21o_2      1584
     sky130_fd_sc_hd__a21oi_2     1756
     sky130_fd_sc_hd__a221o_2       96
     sky130_fd_sc_hd__a221oi_2      13
     sky130_fd_sc_hd__a22o_2       532
     sky130_fd_sc_hd__a22oi_2      425
     sky130_fd_sc_hd__a2bb2o_2      88
     sky130_fd_sc_hd__a2bb2oi_2      1
     sky130_fd_sc_hd__a311o_2       48
     sky130_fd_sc_hd__a311oi_2      18
     sky130_fd_sc_hd__a31o_2       321
     sky130_fd_sc_hd__a31oi_2       43
     sky130_fd_sc_hd__a32o_2        28
     sky130_fd_sc_hd__a32oi_2        7
     sky130_fd_sc_hd__a41o_2        48
     sky130_fd_sc_hd__a41oi_2        3
     sky130_fd_sc_hd__and2_2      2415
     sky130_fd_sc_hd__and2b_2      962
     sky130_fd_sc_hd__and3_2      1337
     sky130_fd_sc_hd__and3b_2       47
     sky130_fd_sc_hd__and4_2       591
     sky130_fd_sc_hd__and4b_2       47
     sky130_fd_sc_hd__and4bb_2      31
     sky130_fd_sc_hd__buf_2         24
     sky130_fd_sc_hd__dfxtp_2     2349
     sky130_fd_sc_hd__inv_2        870
     sky130_fd_sc_hd__mux2_1      1950
     sky130_fd_sc_hd__mux4_2       151
     sky130_fd_sc_hd__nand2_2     4012
     sky130_fd_sc_hd__nand2b_2     845
     sky130_fd_sc_hd__nand3_2      462
     sky130_fd_sc_hd__nand3b_2      10
     sky130_fd_sc_hd__nand4_2      105
     sky130_fd_sc_hd__nand4b_2       3
     sky130_fd_sc_hd__nor2_2      3924
     sky130_fd_sc_hd__nor3_2       503
     sky130_fd_sc_hd__nor3b_2       27
     sky130_fd_sc_hd__nor4_2        44
     sky130_fd_sc_hd__nor4b_2        3
     sky130_fd_sc_hd__o2111a_2      14
     sky130_fd_sc_hd__o2111ai_2      6
     sky130_fd_sc_hd__o211a_2     1234
     sky130_fd_sc_hd__o211ai_2     283
     sky130_fd_sc_hd__o21a_2      1213
     sky130_fd_sc_hd__o21ai_2     1174
     sky130_fd_sc_hd__o21ba_2      269
     sky130_fd_sc_hd__o21bai_2     146
     sky130_fd_sc_hd__o221a_2      186
     sky130_fd_sc_hd__o221ai_2       4
     sky130_fd_sc_hd__o22a_2       426
     sky130_fd_sc_hd__o22ai_2       36
     sky130_fd_sc_hd__o2bb2a_2     116
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o311a_2       43
     sky130_fd_sc_hd__o311ai_2       5
     sky130_fd_sc_hd__o31a_2       166
     sky130_fd_sc_hd__o31ai_2       51
     sky130_fd_sc_hd__o32a_2        25
     sky130_fd_sc_hd__o32ai_2        6
     sky130_fd_sc_hd__o41a_2        30
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2       2960
     sky130_fd_sc_hd__or3_2        784
     sky130_fd_sc_hd__or3b_2       155
     sky130_fd_sc_hd__or4_2        310
     sky130_fd_sc_hd__or4b_2        50
     sky130_fd_sc_hd__or4bb_2       15
     sky130_fd_sc_hd__xnor2_2     3558
     sky130_fd_sc_hd__xor2_2      1055

   Chip area for module '\raster': 411881.276800
     of which used for sequential elements: 49964.169600 (12.13%)

173. Executing AUTONAME pass.
Renamed 347080 objects in module raster (134 iterations).
<suppressed ~80573 debug messages>

174. Executing Verilog backend.
Dumping module `\raster'.

175. Executing JSON backend.
