#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 15 02:01:46 2020
# Process ID: 5004
# Current directory: C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13320 C:\Users\Ben\Documents\GitHub\EC311\Lab_1_Full_Adder\full_adder_old_vivado\full_adder_old_vivado.xpr
# Log file: C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/vivado.log
# Journal file: C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: four_bit_adder_subtractor
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1206.676 ; gain = 168.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'four_bit_adder_subtractor' [C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/four_bit_adder_subtractor.v:22]
INFO: [Synth 8-6157] synthesizing module 'one_bit_full' [C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/one_bit_full.v:23]
INFO: [Synth 8-6157] synthesizing module 'one_bit_half' [C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/1_bit_half.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_half' (1#1) [C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/1_bit_half.v:23]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_full' (2#1) [C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/one_bit_full.v:23]
INFO: [Synth 8-6155] done synthesizing module 'four_bit_adder_subtractor' (3#1) [C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/four_bit_adder_subtractor.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.859 ; gain = 213.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.859 ; gain = 213.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.859 ; gain = 213.879
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1372.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1401.352 ; gain = 363.371
10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 1401.352 ; gain = 548.707
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 15 02:03:14 2020...
