- ğŸ‘‹ Hi, Iâ€™m @mankelly
- ğŸ‘€ Iâ€™m interested in Embedded System Design using Verilog/SystemVerilog.
- ğŸŒ± Iâ€™m currently learning CPU design and VHDL to expand my HDL library.
- ğŸ’ï¸ Iâ€™m looking to collaborate on Embedded Systems projects.
- ğŸ“« How to reach me? Contact me on [LinkedIn](https://www.linkedin.com/in/mankelly96/)!

<!---
mankelly/mankelly is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
