command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4264821	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_rlwinm_0.c								
ANR	4264822	Function	gen_rlwinm	1:0:0:1724							
ANR	4264823	FunctionDef	gen_rlwinm (DisasContext * ctx)		4264822	0					
ANR	4264824	CompoundStatement		3:0:43:1724	4264822	0					
ANR	4264825	IdentifierDeclStatement	"uint32_t mb , me , sh ;"	5:4:50:69	4264822	0	True				
ANR	4264826	IdentifierDecl	mb		4264822	0					
ANR	4264827	IdentifierDeclType	uint32_t		4264822	0					
ANR	4264828	Identifier	mb		4264822	1					
ANR	4264829	IdentifierDecl	me		4264822	1					
ANR	4264830	IdentifierDeclType	uint32_t		4264822	0					
ANR	4264831	Identifier	me		4264822	1					
ANR	4264832	IdentifierDecl	sh		4264822	2					
ANR	4264833	IdentifierDeclType	uint32_t		4264822	0					
ANR	4264834	Identifier	sh		4264822	1					
ANR	4264835	ExpressionStatement	sh = SH ( ctx -> opcode )	9:4:78:98	4264822	1	True				
ANR	4264836	AssignmentExpression	sh = SH ( ctx -> opcode )		4264822	0		=			
ANR	4264837	Identifier	sh		4264822	0					
ANR	4264838	CallExpression	SH ( ctx -> opcode )		4264822	1					
ANR	4264839	Callee	SH		4264822	0					
ANR	4264840	Identifier	SH		4264822	0					
ANR	4264841	ArgumentList	ctx -> opcode		4264822	1					
ANR	4264842	Argument	ctx -> opcode		4264822	0					
ANR	4264843	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4264844	Identifier	ctx		4264822	0					
ANR	4264845	Identifier	opcode		4264822	1					
ANR	4264846	ExpressionStatement	mb = MB ( ctx -> opcode )	11:4:105:125	4264822	2	True				
ANR	4264847	AssignmentExpression	mb = MB ( ctx -> opcode )		4264822	0		=			
ANR	4264848	Identifier	mb		4264822	0					
ANR	4264849	CallExpression	MB ( ctx -> opcode )		4264822	1					
ANR	4264850	Callee	MB		4264822	0					
ANR	4264851	Identifier	MB		4264822	0					
ANR	4264852	ArgumentList	ctx -> opcode		4264822	1					
ANR	4264853	Argument	ctx -> opcode		4264822	0					
ANR	4264854	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4264855	Identifier	ctx		4264822	0					
ANR	4264856	Identifier	opcode		4264822	1					
ANR	4264857	ExpressionStatement	me = ME ( ctx -> opcode )	13:4:132:152	4264822	3	True				
ANR	4264858	AssignmentExpression	me = ME ( ctx -> opcode )		4264822	0		=			
ANR	4264859	Identifier	me		4264822	0					
ANR	4264860	CallExpression	ME ( ctx -> opcode )		4264822	1					
ANR	4264861	Callee	ME		4264822	0					
ANR	4264862	Identifier	ME		4264822	0					
ANR	4264863	ArgumentList	ctx -> opcode		4264822	1					
ANR	4264864	Argument	ctx -> opcode		4264822	0					
ANR	4264865	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4264866	Identifier	ctx		4264822	0					
ANR	4264867	Identifier	opcode		4264822	1					
ANR	4264868	IfStatement	if ( likely ( mb == 0 && me == ( 31 - sh ) ) )		4264822	4					
ANR	4264869	Condition	likely ( mb == 0 && me == ( 31 - sh ) )	17:8:165:198	4264822	0	True				
ANR	4264870	CallExpression	likely ( mb == 0 && me == ( 31 - sh ) )		4264822	0					
ANR	4264871	Callee	likely		4264822	0					
ANR	4264872	Identifier	likely		4264822	0					
ANR	4264873	ArgumentList	mb == 0 && me == ( 31 - sh )		4264822	1					
ANR	4264874	Argument	mb == 0 && me == ( 31 - sh )		4264822	0					
ANR	4264875	AndExpression	mb == 0 && me == ( 31 - sh )		4264822	0		&&			
ANR	4264876	EqualityExpression	mb == 0		4264822	0		==			
ANR	4264877	Identifier	mb		4264822	0					
ANR	4264878	PrimaryExpression	0		4264822	1					
ANR	4264879	EqualityExpression	me == ( 31 - sh )		4264822	1		==			
ANR	4264880	Identifier	me		4264822	0					
ANR	4264881	AdditiveExpression	31 - sh		4264822	1		-			
ANR	4264882	PrimaryExpression	31		4264822	0					
ANR	4264883	Identifier	sh		4264822	1					
ANR	4264884	CompoundStatement		15:44:157:157	4264822	1					
ANR	4264885	IfStatement	if ( likely ( sh == 0 ) )		4264822	0					
ANR	4264886	Condition	likely ( sh == 0 )	19:12:216:230	4264822	0	True				
ANR	4264887	CallExpression	likely ( sh == 0 )		4264822	0					
ANR	4264888	Callee	likely		4264822	0					
ANR	4264889	Identifier	likely		4264822	0					
ANR	4264890	ArgumentList	sh == 0		4264822	1					
ANR	4264891	Argument	sh == 0		4264822	0					
ANR	4264892	EqualityExpression	sh == 0		4264822	0		==			
ANR	4264893	Identifier	sh		4264822	0					
ANR	4264894	PrimaryExpression	0		4264822	1					
ANR	4264895	CompoundStatement		17:29:189:189	4264822	1					
ANR	4264896	ExpressionStatement	"tcg_gen_ext32u_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] )"	21:12:248:317	4264822	0	True				
ANR	4264897	CallExpression	"tcg_gen_ext32u_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] )"		4264822	0					
ANR	4264898	Callee	tcg_gen_ext32u_tl		4264822	0					
ANR	4264899	Identifier	tcg_gen_ext32u_tl		4264822	0					
ANR	4264900	ArgumentList	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	1					
ANR	4264901	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	0					
ANR	4264902	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	0					
ANR	4264903	Identifier	cpu_gpr		4264822	0					
ANR	4264904	CallExpression	rA ( ctx -> opcode )		4264822	1					
ANR	4264905	Callee	rA		4264822	0					
ANR	4264906	Identifier	rA		4264822	0					
ANR	4264907	ArgumentList	ctx -> opcode		4264822	1					
ANR	4264908	Argument	ctx -> opcode		4264822	0					
ANR	4264909	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4264910	Identifier	ctx		4264822	0					
ANR	4264911	Identifier	opcode		4264822	1					
ANR	4264912	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	1					
ANR	4264913	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	0					
ANR	4264914	Identifier	cpu_gpr		4264822	0					
ANR	4264915	CallExpression	rS ( ctx -> opcode )		4264822	1					
ANR	4264916	Callee	rS		4264822	0					
ANR	4264917	Identifier	rS		4264822	0					
ANR	4264918	ArgumentList	ctx -> opcode		4264822	1					
ANR	4264919	Argument	ctx -> opcode		4264822	0					
ANR	4264920	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4264921	Identifier	ctx		4264822	0					
ANR	4264922	Identifier	opcode		4264822	1					
ANR	4264923	ElseStatement	else		4264822	0					
ANR	4264924	CompoundStatement		23:12:306:330	4264822	0					
ANR	4264925	IdentifierDeclStatement	TCGv t0 = tcg_temp_new ( ) ;	25:12:350:374	4264822	0	True				
ANR	4264926	IdentifierDecl	t0 = tcg_temp_new ( )		4264822	0					
ANR	4264927	IdentifierDeclType	TCGv		4264822	0					
ANR	4264928	Identifier	t0		4264822	1					
ANR	4264929	AssignmentExpression	t0 = tcg_temp_new ( )		4264822	2		=			
ANR	4264930	Identifier	t0		4264822	0					
ANR	4264931	CallExpression	tcg_temp_new ( )		4264822	1					
ANR	4264932	Callee	tcg_temp_new		4264822	0					
ANR	4264933	Identifier	tcg_temp_new		4264822	0					
ANR	4264934	ArgumentList			4264822	1					
ANR	4264935	ExpressionStatement	"tcg_gen_ext32u_tl ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] )"	27:12:389:436	4264822	1	True				
ANR	4264936	CallExpression	"tcg_gen_ext32u_tl ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] )"		4264822	0					
ANR	4264937	Callee	tcg_gen_ext32u_tl		4264822	0					
ANR	4264938	Identifier	tcg_gen_ext32u_tl		4264822	0					
ANR	4264939	ArgumentList	t0		4264822	1					
ANR	4264940	Argument	t0		4264822	0					
ANR	4264941	Identifier	t0		4264822	0					
ANR	4264942	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	1					
ANR	4264943	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	0					
ANR	4264944	Identifier	cpu_gpr		4264822	0					
ANR	4264945	CallExpression	rS ( ctx -> opcode )		4264822	1					
ANR	4264946	Callee	rS		4264822	0					
ANR	4264947	Identifier	rS		4264822	0					
ANR	4264948	ArgumentList	ctx -> opcode		4264822	1					
ANR	4264949	Argument	ctx -> opcode		4264822	0					
ANR	4264950	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4264951	Identifier	ctx		4264822	0					
ANR	4264952	Identifier	opcode		4264822	1					
ANR	4264953	ExpressionStatement	"tcg_gen_shli_tl ( t0 , t0 , sh )"	29:12:451:478	4264822	2	True				
ANR	4264954	CallExpression	"tcg_gen_shli_tl ( t0 , t0 , sh )"		4264822	0					
ANR	4264955	Callee	tcg_gen_shli_tl		4264822	0					
ANR	4264956	Identifier	tcg_gen_shli_tl		4264822	0					
ANR	4264957	ArgumentList	t0		4264822	1					
ANR	4264958	Argument	t0		4264822	0					
ANR	4264959	Identifier	t0		4264822	0					
ANR	4264960	Argument	t0		4264822	1					
ANR	4264961	Identifier	t0		4264822	0					
ANR	4264962	Argument	sh		4264822	2					
ANR	4264963	Identifier	sh		4264822	0					
ANR	4264964	ExpressionStatement	"tcg_gen_ext32u_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t0 )"	31:12:493:540	4264822	3	True				
ANR	4264965	CallExpression	"tcg_gen_ext32u_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t0 )"		4264822	0					
ANR	4264966	Callee	tcg_gen_ext32u_tl		4264822	0					
ANR	4264967	Identifier	tcg_gen_ext32u_tl		4264822	0					
ANR	4264968	ArgumentList	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	1					
ANR	4264969	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	0					
ANR	4264970	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	0					
ANR	4264971	Identifier	cpu_gpr		4264822	0					
ANR	4264972	CallExpression	rA ( ctx -> opcode )		4264822	1					
ANR	4264973	Callee	rA		4264822	0					
ANR	4264974	Identifier	rA		4264822	0					
ANR	4264975	ArgumentList	ctx -> opcode		4264822	1					
ANR	4264976	Argument	ctx -> opcode		4264822	0					
ANR	4264977	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4264978	Identifier	ctx		4264822	0					
ANR	4264979	Identifier	opcode		4264822	1					
ANR	4264980	Argument	t0		4264822	1					
ANR	4264981	Identifier	t0		4264822	0					
ANR	4264982	ExpressionStatement	tcg_temp_free ( t0 )	33:12:555:572	4264822	4	True				
ANR	4264983	CallExpression	tcg_temp_free ( t0 )		4264822	0					
ANR	4264984	Callee	tcg_temp_free		4264822	0					
ANR	4264985	Identifier	tcg_temp_free		4264822	0					
ANR	4264986	ArgumentList	t0		4264822	1					
ANR	4264987	Argument	t0		4264822	0					
ANR	4264988	Identifier	t0		4264822	0					
ANR	4264989	ElseStatement	else		4264822	0					
ANR	4264990	IfStatement	if ( likely ( sh != 0 && me == 31 && sh == ( 32 - mb ) ) )		4264822	0					
ANR	4264991	Condition	likely ( sh != 0 && me == 31 && sh == ( 32 - mb ) )	37:15:601:646	4264822	0	True				
ANR	4264992	CallExpression	likely ( sh != 0 && me == 31 && sh == ( 32 - mb ) )		4264822	0					
ANR	4264993	Callee	likely		4264822	0					
ANR	4264994	Identifier	likely		4264822	0					
ANR	4264995	ArgumentList	sh != 0 && me == 31 && sh == ( 32 - mb )		4264822	1					
ANR	4264996	Argument	sh != 0 && me == 31 && sh == ( 32 - mb )		4264822	0					
ANR	4264997	AndExpression	sh != 0 && me == 31 && sh == ( 32 - mb )		4264822	0		&&			
ANR	4264998	EqualityExpression	sh != 0		4264822	0		!=			
ANR	4264999	Identifier	sh		4264822	0					
ANR	4265000	PrimaryExpression	0		4264822	1					
ANR	4265001	AndExpression	me == 31 && sh == ( 32 - mb )		4264822	1		&&			
ANR	4265002	EqualityExpression	me == 31		4264822	0		==			
ANR	4265003	Identifier	me		4264822	0					
ANR	4265004	PrimaryExpression	31		4264822	1					
ANR	4265005	EqualityExpression	sh == ( 32 - mb )		4264822	1		==			
ANR	4265006	Identifier	sh		4264822	0					
ANR	4265007	AdditiveExpression	32 - mb		4264822	1		-			
ANR	4265008	PrimaryExpression	32		4264822	0					
ANR	4265009	Identifier	mb		4264822	1					
ANR	4265010	CompoundStatement		37:8:616:640	4264822	1					
ANR	4265011	IdentifierDeclStatement	TCGv t0 = tcg_temp_new ( ) ;	39:8:660:684	4264822	0	True				
ANR	4265012	IdentifierDecl	t0 = tcg_temp_new ( )		4264822	0					
ANR	4265013	IdentifierDeclType	TCGv		4264822	0					
ANR	4265014	Identifier	t0		4264822	1					
ANR	4265015	AssignmentExpression	t0 = tcg_temp_new ( )		4264822	2		=			
ANR	4265016	Identifier	t0		4264822	0					
ANR	4265017	CallExpression	tcg_temp_new ( )		4264822	1					
ANR	4265018	Callee	tcg_temp_new		4264822	0					
ANR	4265019	Identifier	tcg_temp_new		4264822	0					
ANR	4265020	ArgumentList			4264822	1					
ANR	4265021	ExpressionStatement	"tcg_gen_ext32u_tl ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] )"	41:8:695:742	4264822	1	True				
ANR	4265022	CallExpression	"tcg_gen_ext32u_tl ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] )"		4264822	0					
ANR	4265023	Callee	tcg_gen_ext32u_tl		4264822	0					
ANR	4265024	Identifier	tcg_gen_ext32u_tl		4264822	0					
ANR	4265025	ArgumentList	t0		4264822	1					
ANR	4265026	Argument	t0		4264822	0					
ANR	4265027	Identifier	t0		4264822	0					
ANR	4265028	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	1					
ANR	4265029	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	0					
ANR	4265030	Identifier	cpu_gpr		4264822	0					
ANR	4265031	CallExpression	rS ( ctx -> opcode )		4264822	1					
ANR	4265032	Callee	rS		4264822	0					
ANR	4265033	Identifier	rS		4264822	0					
ANR	4265034	ArgumentList	ctx -> opcode		4264822	1					
ANR	4265035	Argument	ctx -> opcode		4264822	0					
ANR	4265036	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4265037	Identifier	ctx		4264822	0					
ANR	4265038	Identifier	opcode		4264822	1					
ANR	4265039	ExpressionStatement	"tcg_gen_shri_tl ( t0 , t0 , mb )"	43:8:753:780	4264822	2	True				
ANR	4265040	CallExpression	"tcg_gen_shri_tl ( t0 , t0 , mb )"		4264822	0					
ANR	4265041	Callee	tcg_gen_shri_tl		4264822	0					
ANR	4265042	Identifier	tcg_gen_shri_tl		4264822	0					
ANR	4265043	ArgumentList	t0		4264822	1					
ANR	4265044	Argument	t0		4264822	0					
ANR	4265045	Identifier	t0		4264822	0					
ANR	4265046	Argument	t0		4264822	1					
ANR	4265047	Identifier	t0		4264822	0					
ANR	4265048	Argument	mb		4264822	2					
ANR	4265049	Identifier	mb		4264822	0					
ANR	4265050	ExpressionStatement	"tcg_gen_ext32u_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t0 )"	45:8:791:838	4264822	3	True				
ANR	4265051	CallExpression	"tcg_gen_ext32u_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t0 )"		4264822	0					
ANR	4265052	Callee	tcg_gen_ext32u_tl		4264822	0					
ANR	4265053	Identifier	tcg_gen_ext32u_tl		4264822	0					
ANR	4265054	ArgumentList	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	1					
ANR	4265055	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	0					
ANR	4265056	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	0					
ANR	4265057	Identifier	cpu_gpr		4264822	0					
ANR	4265058	CallExpression	rA ( ctx -> opcode )		4264822	1					
ANR	4265059	Callee	rA		4264822	0					
ANR	4265060	Identifier	rA		4264822	0					
ANR	4265061	ArgumentList	ctx -> opcode		4264822	1					
ANR	4265062	Argument	ctx -> opcode		4264822	0					
ANR	4265063	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4265064	Identifier	ctx		4264822	0					
ANR	4265065	Identifier	opcode		4264822	1					
ANR	4265066	Argument	t0		4264822	1					
ANR	4265067	Identifier	t0		4264822	0					
ANR	4265068	ExpressionStatement	tcg_temp_free ( t0 )	47:8:849:866	4264822	4	True				
ANR	4265069	CallExpression	tcg_temp_free ( t0 )		4264822	0					
ANR	4265070	Callee	tcg_temp_free		4264822	0					
ANR	4265071	Identifier	tcg_temp_free		4264822	0					
ANR	4265072	ArgumentList	t0		4264822	1					
ANR	4265073	Argument	t0		4264822	0					
ANR	4265074	Identifier	t0		4264822	0					
ANR	4265075	ElseStatement	else		4264822	0					
ANR	4265076	IfStatement	if ( likely ( mb == 0 && me == 31 ) )		4264822	0					
ANR	4265077	Condition	likely ( mb == 0 && me == 31 )	49:15:884:910	4264822	0	True				
ANR	4265078	CallExpression	likely ( mb == 0 && me == 31 )		4264822	0					
ANR	4265079	Callee	likely		4264822	0					
ANR	4265080	Identifier	likely		4264822	0					
ANR	4265081	ArgumentList	mb == 0 && me == 31		4264822	1					
ANR	4265082	Argument	mb == 0 && me == 31		4264822	0					
ANR	4265083	AndExpression	mb == 0 && me == 31		4264822	0		&&			
ANR	4265084	EqualityExpression	mb == 0		4264822	0		==			
ANR	4265085	Identifier	mb		4264822	0					
ANR	4265086	PrimaryExpression	0		4264822	1					
ANR	4265087	EqualityExpression	me == 31		4264822	1		==			
ANR	4265088	Identifier	me		4264822	0					
ANR	4265089	PrimaryExpression	31		4264822	1					
ANR	4265090	CompoundStatement		49:8:880:912	4264822	1					
ANR	4265091	IdentifierDeclStatement	TCGv_i32 t0 = tcg_temp_new_i32 ( ) ;	51:8:924:956	4264822	0	True				
ANR	4265092	IdentifierDecl	t0 = tcg_temp_new_i32 ( )		4264822	0					
ANR	4265093	IdentifierDeclType	TCGv_i32		4264822	0					
ANR	4265094	Identifier	t0		4264822	1					
ANR	4265095	AssignmentExpression	t0 = tcg_temp_new_i32 ( )		4264822	2		=			
ANR	4265096	Identifier	t0		4264822	0					
ANR	4265097	CallExpression	tcg_temp_new_i32 ( )		4264822	1					
ANR	4265098	Callee	tcg_temp_new_i32		4264822	0					
ANR	4265099	Identifier	tcg_temp_new_i32		4264822	0					
ANR	4265100	ArgumentList			4264822	1					
ANR	4265101	ExpressionStatement	"tcg_gen_trunc_tl_i32 ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] )"	53:8:967:1017	4264822	1	True				
ANR	4265102	CallExpression	"tcg_gen_trunc_tl_i32 ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] )"		4264822	0					
ANR	4265103	Callee	tcg_gen_trunc_tl_i32		4264822	0					
ANR	4265104	Identifier	tcg_gen_trunc_tl_i32		4264822	0					
ANR	4265105	ArgumentList	t0		4264822	1					
ANR	4265106	Argument	t0		4264822	0					
ANR	4265107	Identifier	t0		4264822	0					
ANR	4265108	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	1					
ANR	4265109	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	0					
ANR	4265110	Identifier	cpu_gpr		4264822	0					
ANR	4265111	CallExpression	rS ( ctx -> opcode )		4264822	1					
ANR	4265112	Callee	rS		4264822	0					
ANR	4265113	Identifier	rS		4264822	0					
ANR	4265114	ArgumentList	ctx -> opcode		4264822	1					
ANR	4265115	Argument	ctx -> opcode		4264822	0					
ANR	4265116	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4265117	Identifier	ctx		4264822	0					
ANR	4265118	Identifier	opcode		4264822	1					
ANR	4265119	ExpressionStatement	"tcg_gen_rotli_i32 ( t0 , t0 , sh )"	55:8:1028:1057	4264822	2	True				
ANR	4265120	CallExpression	"tcg_gen_rotli_i32 ( t0 , t0 , sh )"		4264822	0					
ANR	4265121	Callee	tcg_gen_rotli_i32		4264822	0					
ANR	4265122	Identifier	tcg_gen_rotli_i32		4264822	0					
ANR	4265123	ArgumentList	t0		4264822	1					
ANR	4265124	Argument	t0		4264822	0					
ANR	4265125	Identifier	t0		4264822	0					
ANR	4265126	Argument	t0		4264822	1					
ANR	4265127	Identifier	t0		4264822	0					
ANR	4265128	Argument	sh		4264822	2					
ANR	4265129	Identifier	sh		4264822	0					
ANR	4265130	ExpressionStatement	"tcg_gen_extu_i32_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t0 )"	57:8:1068:1117	4264822	3	True				
ANR	4265131	CallExpression	"tcg_gen_extu_i32_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t0 )"		4264822	0					
ANR	4265132	Callee	tcg_gen_extu_i32_tl		4264822	0					
ANR	4265133	Identifier	tcg_gen_extu_i32_tl		4264822	0					
ANR	4265134	ArgumentList	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	1					
ANR	4265135	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	0					
ANR	4265136	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	0					
ANR	4265137	Identifier	cpu_gpr		4264822	0					
ANR	4265138	CallExpression	rA ( ctx -> opcode )		4264822	1					
ANR	4265139	Callee	rA		4264822	0					
ANR	4265140	Identifier	rA		4264822	0					
ANR	4265141	ArgumentList	ctx -> opcode		4264822	1					
ANR	4265142	Argument	ctx -> opcode		4264822	0					
ANR	4265143	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4265144	Identifier	ctx		4264822	0					
ANR	4265145	Identifier	opcode		4264822	1					
ANR	4265146	Argument	t0		4264822	1					
ANR	4265147	Identifier	t0		4264822	0					
ANR	4265148	ExpressionStatement	tcg_temp_free_i32 ( t0 )	59:8:1128:1149	4264822	4	True				
ANR	4265149	CallExpression	tcg_temp_free_i32 ( t0 )		4264822	0					
ANR	4265150	Callee	tcg_temp_free_i32		4264822	0					
ANR	4265151	Identifier	tcg_temp_free_i32		4264822	0					
ANR	4265152	ArgumentList	t0		4264822	1					
ANR	4265153	Argument	t0		4264822	0					
ANR	4265154	Identifier	t0		4264822	0					
ANR	4265155	ElseStatement	else		4264822	0					
ANR	4265156	CompoundStatement		61:8:1130:1154	4264822	0					
ANR	4265157	IdentifierDeclStatement	TCGv t0 = tcg_temp_new ( ) ;	63:8:1174:1198	4264822	0	True				
ANR	4265158	IdentifierDecl	t0 = tcg_temp_new ( )		4264822	0					
ANR	4265159	IdentifierDeclType	TCGv		4264822	0					
ANR	4265160	Identifier	t0		4264822	1					
ANR	4265161	AssignmentExpression	t0 = tcg_temp_new ( )		4264822	2		=			
ANR	4265162	Identifier	t0		4264822	0					
ANR	4265163	CallExpression	tcg_temp_new ( )		4264822	1					
ANR	4265164	Callee	tcg_temp_new		4264822	0					
ANR	4265165	Identifier	tcg_temp_new		4264822	0					
ANR	4265166	ArgumentList			4264822	1					
ANR	4265167	ExpressionStatement	"tcg_gen_deposit_i64 ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] , 32 , 32 )"	67:8:1236:1332	4264822	1	True				
ANR	4265168	CallExpression	"tcg_gen_deposit_i64 ( t0 , cpu_gpr [ rS ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] , 32 , 32 )"		4264822	0					
ANR	4265169	Callee	tcg_gen_deposit_i64		4264822	0					
ANR	4265170	Identifier	tcg_gen_deposit_i64		4264822	0					
ANR	4265171	ArgumentList	t0		4264822	1					
ANR	4265172	Argument	t0		4264822	0					
ANR	4265173	Identifier	t0		4264822	0					
ANR	4265174	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	1					
ANR	4265175	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	0					
ANR	4265176	Identifier	cpu_gpr		4264822	0					
ANR	4265177	CallExpression	rS ( ctx -> opcode )		4264822	1					
ANR	4265178	Callee	rS		4264822	0					
ANR	4265179	Identifier	rS		4264822	0					
ANR	4265180	ArgumentList	ctx -> opcode		4264822	1					
ANR	4265181	Argument	ctx -> opcode		4264822	0					
ANR	4265182	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4265183	Identifier	ctx		4264822	0					
ANR	4265184	Identifier	opcode		4264822	1					
ANR	4265185	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	2					
ANR	4265186	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4264822	0					
ANR	4265187	Identifier	cpu_gpr		4264822	0					
ANR	4265188	CallExpression	rS ( ctx -> opcode )		4264822	1					
ANR	4265189	Callee	rS		4264822	0					
ANR	4265190	Identifier	rS		4264822	0					
ANR	4265191	ArgumentList	ctx -> opcode		4264822	1					
ANR	4265192	Argument	ctx -> opcode		4264822	0					
ANR	4265193	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4265194	Identifier	ctx		4264822	0					
ANR	4265195	Identifier	opcode		4264822	1					
ANR	4265196	Argument	32		4264822	3					
ANR	4265197	PrimaryExpression	32		4264822	0					
ANR	4265198	Argument	32		4264822	4					
ANR	4265199	PrimaryExpression	32		4264822	0					
ANR	4265200	ExpressionStatement	"tcg_gen_rotli_i64 ( t0 , t0 , sh )"	71:8:1343:1372	4264822	2	True				
ANR	4265201	CallExpression	"tcg_gen_rotli_i64 ( t0 , t0 , sh )"		4264822	0					
ANR	4265202	Callee	tcg_gen_rotli_i64		4264822	0					
ANR	4265203	Identifier	tcg_gen_rotli_i64		4264822	0					
ANR	4265204	ArgumentList	t0		4264822	1					
ANR	4265205	Argument	t0		4264822	0					
ANR	4265206	Identifier	t0		4264822	0					
ANR	4265207	Argument	t0		4264822	1					
ANR	4265208	Identifier	t0		4264822	0					
ANR	4265209	Argument	sh		4264822	2					
ANR	4265210	Identifier	sh		4264822	0					
ANR	4265211	ExpressionStatement	mb += 32	81:8:1487:1495	4264822	3	True				
ANR	4265212	AssignmentExpression	mb += 32		4264822	0		+=			
ANR	4265213	Identifier	mb		4264822	0					
ANR	4265214	PrimaryExpression	32		4264822	1					
ANR	4265215	ExpressionStatement	me += 32	83:8:1506:1514	4264822	4	True				
ANR	4265216	AssignmentExpression	me += 32		4264822	0		+=			
ANR	4265217	Identifier	me		4264822	0					
ANR	4265218	PrimaryExpression	32		4264822	1					
ANR	4265219	ExpressionStatement	"tcg_gen_andi_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t0 , MASK ( mb , me ) )"	87:8:1533:1592	4264822	5	True				
ANR	4265220	CallExpression	"tcg_gen_andi_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , t0 , MASK ( mb , me ) )"		4264822	0					
ANR	4265221	Callee	tcg_gen_andi_tl		4264822	0					
ANR	4265222	Identifier	tcg_gen_andi_tl		4264822	0					
ANR	4265223	ArgumentList	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	1					
ANR	4265224	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	0					
ANR	4265225	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	0					
ANR	4265226	Identifier	cpu_gpr		4264822	0					
ANR	4265227	CallExpression	rA ( ctx -> opcode )		4264822	1					
ANR	4265228	Callee	rA		4264822	0					
ANR	4265229	Identifier	rA		4264822	0					
ANR	4265230	ArgumentList	ctx -> opcode		4264822	1					
ANR	4265231	Argument	ctx -> opcode		4264822	0					
ANR	4265232	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4265233	Identifier	ctx		4264822	0					
ANR	4265234	Identifier	opcode		4264822	1					
ANR	4265235	Argument	t0		4264822	1					
ANR	4265236	Identifier	t0		4264822	0					
ANR	4265237	Argument	"MASK ( mb , me )"		4264822	2					
ANR	4265238	CallExpression	"MASK ( mb , me )"		4264822	0					
ANR	4265239	Callee	MASK		4264822	0					
ANR	4265240	Identifier	MASK		4264822	0					
ANR	4265241	ArgumentList	mb		4264822	1					
ANR	4265242	Argument	mb		4264822	0					
ANR	4265243	Identifier	mb		4264822	0					
ANR	4265244	Argument	me		4264822	1					
ANR	4265245	Identifier	me		4264822	0					
ANR	4265246	ExpressionStatement	tcg_temp_free ( t0 )	89:8:1603:1620	4264822	6	True				
ANR	4265247	CallExpression	tcg_temp_free ( t0 )		4264822	0					
ANR	4265248	Callee	tcg_temp_free		4264822	0					
ANR	4265249	Identifier	tcg_temp_free		4264822	0					
ANR	4265250	ArgumentList	t0		4264822	1					
ANR	4265251	Argument	t0		4264822	0					
ANR	4265252	Identifier	t0		4264822	0					
ANR	4265253	IfStatement	if ( unlikely ( Rc ( ctx -> opcode ) != 0 ) )		4264822	5					
ANR	4265254	Condition	unlikely ( Rc ( ctx -> opcode ) != 0 )	93:8:1638:1667	4264822	0	True				
ANR	4265255	CallExpression	unlikely ( Rc ( ctx -> opcode ) != 0 )		4264822	0					
ANR	4265256	Callee	unlikely		4264822	0					
ANR	4265257	Identifier	unlikely		4264822	0					
ANR	4265258	ArgumentList	Rc ( ctx -> opcode ) != 0		4264822	1					
ANR	4265259	Argument	Rc ( ctx -> opcode ) != 0		4264822	0					
ANR	4265260	EqualityExpression	Rc ( ctx -> opcode ) != 0		4264822	0		!=			
ANR	4265261	CallExpression	Rc ( ctx -> opcode )		4264822	0					
ANR	4265262	Callee	Rc		4264822	0					
ANR	4265263	Identifier	Rc		4264822	0					
ANR	4265264	ArgumentList	ctx -> opcode		4264822	1					
ANR	4265265	Argument	ctx -> opcode		4264822	0					
ANR	4265266	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4265267	Identifier	ctx		4264822	0					
ANR	4265268	Identifier	opcode		4264822	1					
ANR	4265269	PrimaryExpression	0		4264822	1					
ANR	4265270	ExpressionStatement	"gen_set_Rc0 ( ctx , cpu_gpr [ rA ( ctx -> opcode ) ] )"	95:8:1679:1721	4264822	1	True				
ANR	4265271	CallExpression	"gen_set_Rc0 ( ctx , cpu_gpr [ rA ( ctx -> opcode ) ] )"		4264822	0					
ANR	4265272	Callee	gen_set_Rc0		4264822	0					
ANR	4265273	Identifier	gen_set_Rc0		4264822	0					
ANR	4265274	ArgumentList	ctx		4264822	1					
ANR	4265275	Argument	ctx		4264822	0					
ANR	4265276	Identifier	ctx		4264822	0					
ANR	4265277	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	1					
ANR	4265278	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4264822	0					
ANR	4265279	Identifier	cpu_gpr		4264822	0					
ANR	4265280	CallExpression	rA ( ctx -> opcode )		4264822	1					
ANR	4265281	Callee	rA		4264822	0					
ANR	4265282	Identifier	rA		4264822	0					
ANR	4265283	ArgumentList	ctx -> opcode		4264822	1					
ANR	4265284	Argument	ctx -> opcode		4264822	0					
ANR	4265285	PtrMemberAccess	ctx -> opcode		4264822	0					
ANR	4265286	Identifier	ctx		4264822	0					
ANR	4265287	Identifier	opcode		4264822	1					
ANR	4265288	ReturnType	static void		4264822	1					
ANR	4265289	Identifier	gen_rlwinm		4264822	2					
ANR	4265290	ParameterList	DisasContext * ctx		4264822	3					
ANR	4265291	Parameter	DisasContext * ctx	1:23:23:39	4264822	0	True				
ANR	4265292	ParameterType	DisasContext *		4264822	0					
ANR	4265293	Identifier	ctx		4264822	1					
ANR	4265294	CFGEntryNode	ENTRY		4264822		True				
ANR	4265295	CFGExitNode	EXIT		4264822		True				
ANR	4265296	Symbol	likely		4264822						
ANR	4265297	Symbol	rS		4264822						
ANR	4265298	Symbol	unlikely		4264822						
ANR	4265299	Symbol	ctx -> opcode		4264822						
ANR	4265300	Symbol	* rS		4264822						
ANR	4265301	Symbol	ctx		4264822						
ANR	4265302	Symbol	tcg_temp_new_i32		4264822						
ANR	4265303	Symbol	tcg_temp_new		4264822						
ANR	4265304	Symbol	* ctx		4264822						
ANR	4265305	Symbol	rA		4264822						
ANR	4265306	Symbol	MASK		4264822						
ANR	4265307	Symbol	Rc		4264822						
ANR	4265308	Symbol	sh		4264822						
ANR	4265309	Symbol	mb		4264822						
ANR	4265310	Symbol	SH		4264822						
ANR	4265311	Symbol	MB		4264822						
ANR	4265312	Symbol	* rA		4264822						
ANR	4265313	Symbol	cpu_gpr		4264822						
ANR	4265314	Symbol	me		4264822						
ANR	4265315	Symbol	ME		4264822						
ANR	4265316	Symbol	* cpu_gpr		4264822						
ANR	4265317	Symbol	t0		4264822						
