#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026580f826c0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000265810057a0_0 .net "PC", 31 0, v0000026581000240_0;  1 drivers
v0000026581004ee0_0 .var "clk", 0 0;
v0000026581005160_0 .net "clkout", 0 0, L_00000265810069b0;  1 drivers
v00000265810052a0_0 .net "cycles_consumed", 31 0, v00000265810043a0_0;  1 drivers
v00000265810049e0_0 .var "rst", 0 0;
S_0000026580f829e0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000026580f826c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000026580f9fdf0 .param/l "RType" 0 4 2, C4<000000>;
P_0000026580f9fe28 .param/l "add" 0 4 5, C4<100000>;
P_0000026580f9fe60 .param/l "addi" 0 4 8, C4<001000>;
P_0000026580f9fe98 .param/l "addu" 0 4 5, C4<100001>;
P_0000026580f9fed0 .param/l "and_" 0 4 5, C4<100100>;
P_0000026580f9ff08 .param/l "andi" 0 4 8, C4<001100>;
P_0000026580f9ff40 .param/l "beq" 0 4 10, C4<000100>;
P_0000026580f9ff78 .param/l "bne" 0 4 10, C4<000101>;
P_0000026580f9ffb0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026580f9ffe8 .param/l "j" 0 4 12, C4<000010>;
P_0000026580fa0020 .param/l "jal" 0 4 12, C4<000011>;
P_0000026580fa0058 .param/l "jr" 0 4 6, C4<001000>;
P_0000026580fa0090 .param/l "lw" 0 4 8, C4<100011>;
P_0000026580fa00c8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026580fa0100 .param/l "or_" 0 4 5, C4<100101>;
P_0000026580fa0138 .param/l "ori" 0 4 8, C4<001101>;
P_0000026580fa0170 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026580fa01a8 .param/l "sll" 0 4 6, C4<000000>;
P_0000026580fa01e0 .param/l "slt" 0 4 5, C4<101010>;
P_0000026580fa0218 .param/l "slti" 0 4 8, C4<101010>;
P_0000026580fa0250 .param/l "srl" 0 4 6, C4<000010>;
P_0000026580fa0288 .param/l "sub" 0 4 5, C4<100010>;
P_0000026580fa02c0 .param/l "subu" 0 4 5, C4<100011>;
P_0000026580fa02f8 .param/l "sw" 0 4 8, C4<101011>;
P_0000026580fa0330 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026580fa0368 .param/l "xori" 0 4 8, C4<001110>;
L_0000026581007200 .functor NOT 1, v00000265810049e0_0, C4<0>, C4<0>, C4<0>;
L_0000026581006d30 .functor NOT 1, v00000265810049e0_0, C4<0>, C4<0>, C4<0>;
L_0000026581006cc0 .functor NOT 1, v00000265810049e0_0, C4<0>, C4<0>, C4<0>;
L_0000026581007430 .functor NOT 1, v00000265810049e0_0, C4<0>, C4<0>, C4<0>;
L_0000026581007510 .functor NOT 1, v00000265810049e0_0, C4<0>, C4<0>, C4<0>;
L_00000265810076d0 .functor NOT 1, v00000265810049e0_0, C4<0>, C4<0>, C4<0>;
L_0000026581007740 .functor NOT 1, v00000265810049e0_0, C4<0>, C4<0>, C4<0>;
L_0000026581006f60 .functor NOT 1, v00000265810049e0_0, C4<0>, C4<0>, C4<0>;
L_00000265810069b0 .functor OR 1, v0000026581004ee0_0, v0000026580f8b1d0_0, C4<0>, C4<0>;
L_0000026581006a20 .functor OR 1, L_000002658104fc80, L_000002658104fb40, C4<0>, C4<0>;
L_0000026581007120 .functor AND 1, L_0000026581051800, L_00000265810516c0, C4<1>, C4<1>;
L_0000026581007190 .functor NOT 1, v00000265810049e0_0, C4<0>, C4<0>, C4<0>;
L_0000026581006ef0 .functor OR 1, L_0000026581050180, L_0000026581051620, C4<0>, C4<0>;
L_0000026581007820 .functor OR 1, L_0000026581006ef0, L_00000265810504a0, C4<0>, C4<0>;
L_00000265810072e0 .functor OR 1, L_00000265810502c0, L_00000265810635a0, C4<0>, C4<0>;
L_0000026581007350 .functor AND 1, L_0000026581050040, L_00000265810072e0, C4<1>, C4<1>;
L_0000026581006a90 .functor OR 1, L_0000026581062600, L_00000265810633c0, C4<0>, C4<0>;
L_0000026581006fd0 .functor AND 1, L_0000026581062920, L_0000026581006a90, C4<1>, C4<1>;
L_00000265810074a0 .functor NOT 1, L_00000265810069b0, C4<0>, C4<0>, C4<0>;
v0000026581000560_0 .net "ALUOp", 3 0, v0000026580f8a4b0_0;  1 drivers
v00000265810009c0_0 .net "ALUResult", 31 0, v00000265810015a0_0;  1 drivers
v0000026581000a60_0 .net "ALUSrc", 0 0, v0000026580f8aa50_0;  1 drivers
v0000026580fbd5b0_0 .net "ALUin2", 31 0, L_00000265810622e0;  1 drivers
v0000026580fbecd0_0 .net "MemReadEn", 0 0, v0000026580f8aaf0_0;  1 drivers
v0000026580fbe550_0 .net "MemWriteEn", 0 0, v0000026580f8b090_0;  1 drivers
v0000026580fbec30_0 .net "MemtoReg", 0 0, v0000026580f8b630_0;  1 drivers
v0000026580fbd970_0 .net "PC", 31 0, v0000026581000240_0;  alias, 1 drivers
v0000026580fbe5f0_0 .net "PCPlus1", 31 0, L_0000026581051260;  1 drivers
v0000026580fbdfb0_0 .net "PCsrc", 0 0, v0000026581000e20_0;  1 drivers
v0000026580fbd650_0 .net "RegDst", 0 0, v0000026580f8a690_0;  1 drivers
v0000026580fbeb90_0 .net "RegWriteEn", 0 0, v0000026580f8a870_0;  1 drivers
v0000026580fbdbf0_0 .net "WriteRegister", 4 0, L_0000026581050b80;  1 drivers
v0000026580fbe910_0 .net *"_ivl_0", 0 0, L_0000026581007200;  1 drivers
L_0000026581007950 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026580fbd470_0 .net/2u *"_ivl_10", 4 0, L_0000026581007950;  1 drivers
L_0000026581007d40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026580fbe190_0 .net *"_ivl_101", 15 0, L_0000026581007d40;  1 drivers
v0000026580fbd0b0_0 .net *"_ivl_102", 31 0, L_0000026581051080;  1 drivers
L_0000026581007d88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026580fbe9b0_0 .net *"_ivl_105", 25 0, L_0000026581007d88;  1 drivers
L_0000026581007dd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026580fbe4b0_0 .net/2u *"_ivl_106", 31 0, L_0000026581007dd0;  1 drivers
v0000026580fbda10_0 .net *"_ivl_108", 0 0, L_0000026581051800;  1 drivers
L_0000026581007e18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000026580fbd6f0_0 .net/2u *"_ivl_110", 5 0, L_0000026581007e18;  1 drivers
v0000026580fbe050_0 .net *"_ivl_112", 0 0, L_00000265810516c0;  1 drivers
v0000026580fbd150_0 .net *"_ivl_115", 0 0, L_0000026581007120;  1 drivers
v0000026580fbe0f0_0 .net *"_ivl_116", 47 0, L_0000026581050fe0;  1 drivers
L_0000026581007e60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026580fbed70_0 .net *"_ivl_119", 15 0, L_0000026581007e60;  1 drivers
L_0000026581007998 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026580fbe690_0 .net/2u *"_ivl_12", 5 0, L_0000026581007998;  1 drivers
v0000026580fbea50_0 .net *"_ivl_120", 47 0, L_0000026581050400;  1 drivers
L_0000026581007ea8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026580fbd3d0_0 .net *"_ivl_123", 15 0, L_0000026581007ea8;  1 drivers
v0000026580fbe730_0 .net *"_ivl_125", 0 0, L_000002658104ff00;  1 drivers
v0000026580fbe370_0 .net *"_ivl_126", 31 0, L_0000026581050680;  1 drivers
v0000026580fbe230_0 .net *"_ivl_128", 47 0, L_0000026581050cc0;  1 drivers
v0000026580fbe2d0_0 .net *"_ivl_130", 47 0, L_00000265810500e0;  1 drivers
v0000026580fbe410_0 .net *"_ivl_132", 47 0, L_000002658104fbe0;  1 drivers
v0000026580fbeaf0_0 .net *"_ivl_134", 47 0, L_000002658104faa0;  1 drivers
v0000026580fbd510_0 .net *"_ivl_14", 0 0, L_0000026581005340;  1 drivers
v0000026580fbe7d0_0 .net *"_ivl_140", 0 0, L_0000026581007190;  1 drivers
L_0000026581007f38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026580fbe870_0 .net/2u *"_ivl_142", 31 0, L_0000026581007f38;  1 drivers
L_0000026581008010 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000026580fbee10_0 .net/2u *"_ivl_146", 5 0, L_0000026581008010;  1 drivers
v0000026580fbeeb0_0 .net *"_ivl_148", 0 0, L_0000026581050180;  1 drivers
L_0000026581008058 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000026580fbd010_0 .net/2u *"_ivl_150", 5 0, L_0000026581008058;  1 drivers
v0000026580fbd1f0_0 .net *"_ivl_152", 0 0, L_0000026581051620;  1 drivers
v0000026580fbd330_0 .net *"_ivl_155", 0 0, L_0000026581006ef0;  1 drivers
L_00000265810080a0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000026580fbd290_0 .net/2u *"_ivl_156", 5 0, L_00000265810080a0;  1 drivers
v0000026580fbd790_0 .net *"_ivl_158", 0 0, L_00000265810504a0;  1 drivers
L_00000265810079e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000026580fbd830_0 .net/2u *"_ivl_16", 4 0, L_00000265810079e0;  1 drivers
v0000026580fbd8d0_0 .net *"_ivl_161", 0 0, L_0000026581007820;  1 drivers
L_00000265810080e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026580fbdab0_0 .net/2u *"_ivl_162", 15 0, L_00000265810080e8;  1 drivers
v0000026580fbdb50_0 .net *"_ivl_164", 31 0, L_000002658104fdc0;  1 drivers
v0000026580fbdc90_0 .net *"_ivl_167", 0 0, L_000002658104f960;  1 drivers
v0000026580fbdd30_0 .net *"_ivl_168", 15 0, L_0000026581050220;  1 drivers
v0000026580fbddd0_0 .net *"_ivl_170", 31 0, L_000002658104fa00;  1 drivers
v0000026580fbde70_0 .net *"_ivl_174", 31 0, L_000002658104ffa0;  1 drivers
L_0000026581008130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026580fbdf10_0 .net *"_ivl_177", 25 0, L_0000026581008130;  1 drivers
L_0000026581008178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026581003510_0 .net/2u *"_ivl_178", 31 0, L_0000026581008178;  1 drivers
v0000026581003650_0 .net *"_ivl_180", 0 0, L_0000026581050040;  1 drivers
L_00000265810081c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026581002930_0 .net/2u *"_ivl_182", 5 0, L_00000265810081c0;  1 drivers
v00000265810038d0_0 .net *"_ivl_184", 0 0, L_00000265810502c0;  1 drivers
L_0000026581008208 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026581003ab0_0 .net/2u *"_ivl_186", 5 0, L_0000026581008208;  1 drivers
v0000026581002cf0_0 .net *"_ivl_188", 0 0, L_00000265810635a0;  1 drivers
v0000026581003fb0_0 .net *"_ivl_19", 4 0, L_0000026581004620;  1 drivers
v00000265810033d0_0 .net *"_ivl_191", 0 0, L_00000265810072e0;  1 drivers
v0000026581002b10_0 .net *"_ivl_193", 0 0, L_0000026581007350;  1 drivers
L_0000026581008250 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026581003290_0 .net/2u *"_ivl_194", 5 0, L_0000026581008250;  1 drivers
v00000265810021b0_0 .net *"_ivl_196", 0 0, L_00000265810636e0;  1 drivers
L_0000026581008298 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026581003010_0 .net/2u *"_ivl_198", 31 0, L_0000026581008298;  1 drivers
L_0000026581007908 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026581002570_0 .net/2u *"_ivl_2", 5 0, L_0000026581007908;  1 drivers
v00000265810030b0_0 .net *"_ivl_20", 4 0, L_0000026581004120;  1 drivers
v00000265810026b0_0 .net *"_ivl_200", 31 0, L_0000026581062240;  1 drivers
v00000265810035b0_0 .net *"_ivl_204", 31 0, L_0000026581063780;  1 drivers
L_00000265810082e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026581002250_0 .net *"_ivl_207", 25 0, L_00000265810082e0;  1 drivers
L_0000026581008328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026581003dd0_0 .net/2u *"_ivl_208", 31 0, L_0000026581008328;  1 drivers
v00000265810031f0_0 .net *"_ivl_210", 0 0, L_0000026581062920;  1 drivers
L_0000026581008370 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000265810036f0_0 .net/2u *"_ivl_212", 5 0, L_0000026581008370;  1 drivers
v0000026581003b50_0 .net *"_ivl_214", 0 0, L_0000026581062600;  1 drivers
L_00000265810083b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026581003150_0 .net/2u *"_ivl_216", 5 0, L_00000265810083b8;  1 drivers
v0000026581003330_0 .net *"_ivl_218", 0 0, L_00000265810633c0;  1 drivers
v0000026581002d90_0 .net *"_ivl_221", 0 0, L_0000026581006a90;  1 drivers
v0000026581003470_0 .net *"_ivl_223", 0 0, L_0000026581006fd0;  1 drivers
L_0000026581008400 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026581002bb0_0 .net/2u *"_ivl_224", 5 0, L_0000026581008400;  1 drivers
v0000026581002390_0 .net *"_ivl_226", 0 0, L_00000265810631e0;  1 drivers
v0000026581003790_0 .net *"_ivl_228", 31 0, L_0000026581063320;  1 drivers
v0000026581003830_0 .net *"_ivl_24", 0 0, L_0000026581006cc0;  1 drivers
L_0000026581007a28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026581003bf0_0 .net/2u *"_ivl_26", 4 0, L_0000026581007a28;  1 drivers
v0000026581003970_0 .net *"_ivl_29", 4 0, L_00000265810055c0;  1 drivers
v0000026581002750_0 .net *"_ivl_32", 0 0, L_0000026581007430;  1 drivers
L_0000026581007a70 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026581003a10_0 .net/2u *"_ivl_34", 4 0, L_0000026581007a70;  1 drivers
v0000026581002c50_0 .net *"_ivl_37", 4 0, L_0000026581005d40;  1 drivers
v0000026581003c90_0 .net *"_ivl_40", 0 0, L_0000026581007510;  1 drivers
L_0000026581007ab8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026581003d30_0 .net/2u *"_ivl_42", 15 0, L_0000026581007ab8;  1 drivers
v0000026581003e70_0 .net *"_ivl_45", 15 0, L_00000265810511c0;  1 drivers
v00000265810022f0_0 .net *"_ivl_48", 0 0, L_00000265810076d0;  1 drivers
v0000026581002110_0 .net *"_ivl_5", 5 0, L_0000026581005480;  1 drivers
L_0000026581007b00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026581002e30_0 .net/2u *"_ivl_50", 36 0, L_0000026581007b00;  1 drivers
L_0000026581007b48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026581003f10_0 .net/2u *"_ivl_52", 31 0, L_0000026581007b48;  1 drivers
v0000026581002430_0 .net *"_ivl_55", 4 0, L_0000026581050d60;  1 drivers
v00000265810024d0_0 .net *"_ivl_56", 36 0, L_0000026581050720;  1 drivers
v0000026581002610_0 .net *"_ivl_58", 36 0, L_0000026581050540;  1 drivers
v0000026581002ed0_0 .net *"_ivl_62", 0 0, L_0000026581007740;  1 drivers
L_0000026581007b90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000265810027f0_0 .net/2u *"_ivl_64", 5 0, L_0000026581007b90;  1 drivers
v0000026581002890_0 .net *"_ivl_67", 5 0, L_0000026581050f40;  1 drivers
v0000026581002a70_0 .net *"_ivl_70", 0 0, L_0000026581006f60;  1 drivers
L_0000026581007bd8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000265810029d0_0 .net/2u *"_ivl_72", 57 0, L_0000026581007bd8;  1 drivers
L_0000026581007c20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026581002f70_0 .net/2u *"_ivl_74", 31 0, L_0000026581007c20;  1 drivers
v0000026581004b20_0 .net *"_ivl_77", 25 0, L_00000265810507c0;  1 drivers
v0000026581005980_0 .net *"_ivl_78", 57 0, L_0000026581050360;  1 drivers
v0000026581005ac0_0 .net *"_ivl_8", 0 0, L_0000026581006d30;  1 drivers
v0000026581004d00_0 .net *"_ivl_80", 57 0, L_0000026581051300;  1 drivers
L_0000026581007c68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000265810048a0_0 .net/2u *"_ivl_84", 31 0, L_0000026581007c68;  1 drivers
L_0000026581007cb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026581004440_0 .net/2u *"_ivl_88", 5 0, L_0000026581007cb0;  1 drivers
v0000026581005de0_0 .net *"_ivl_90", 0 0, L_000002658104fc80;  1 drivers
L_0000026581007cf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000265810058e0_0 .net/2u *"_ivl_92", 5 0, L_0000026581007cf8;  1 drivers
v0000026581005a20_0 .net *"_ivl_94", 0 0, L_000002658104fb40;  1 drivers
v00000265810053e0_0 .net *"_ivl_97", 0 0, L_0000026581006a20;  1 drivers
v0000026581004940_0 .net *"_ivl_98", 47 0, L_0000026581050860;  1 drivers
v0000026581004f80_0 .net "adderResult", 31 0, L_0000026581051120;  1 drivers
v0000026581004300_0 .net "address", 31 0, L_0000026581050e00;  1 drivers
v00000265810041c0_0 .net "clk", 0 0, L_00000265810069b0;  alias, 1 drivers
v00000265810043a0_0 .var "cycles_consumed", 31 0;
v0000026581005b60_0 .net "extImm", 31 0, L_000002658104fd20;  1 drivers
v0000026581004760_0 .net "funct", 5 0, L_00000265810505e0;  1 drivers
v00000265810044e0_0 .net "hlt", 0 0, v0000026580f8b1d0_0;  1 drivers
v0000026581004bc0_0 .net "imm", 15 0, L_0000026581050ae0;  1 drivers
v0000026581005e80_0 .net "immediate", 31 0, L_0000026581061a20;  1 drivers
v0000026581005fc0_0 .net "input_clk", 0 0, v0000026581004ee0_0;  1 drivers
v0000026581005660_0 .net "instruction", 31 0, L_0000026581050a40;  1 drivers
v0000026581005f20_0 .net "memoryReadData", 31 0, v0000026581001be0_0;  1 drivers
v0000026581005c00_0 .net "nextPC", 31 0, L_00000265810513a0;  1 drivers
v0000026581005700_0 .net "opcode", 5 0, L_0000026581005ca0;  1 drivers
v0000026581004a80_0 .net "rd", 4 0, L_0000026581005520;  1 drivers
v0000026581005020_0 .net "readData1", 31 0, L_00000265810077b0;  1 drivers
v0000026581004c60_0 .net "readData1_w", 31 0, L_0000026581063460;  1 drivers
v0000026581004da0_0 .net "readData2", 31 0, L_00000265810075f0;  1 drivers
v00000265810046c0_0 .net "rs", 4 0, L_0000026581004260;  1 drivers
v0000026581004e40_0 .net "rst", 0 0, v00000265810049e0_0;  1 drivers
v00000265810050c0_0 .net "rt", 4 0, L_0000026581050ea0;  1 drivers
v0000026581004580_0 .net "shamt", 31 0, L_0000026581051760;  1 drivers
v0000026581005200_0 .net "wire_instruction", 31 0, L_0000026581007270;  1 drivers
v0000026581004800_0 .net "writeData", 31 0, L_0000026581062100;  1 drivers
v0000026581005840_0 .net "zero", 0 0, L_0000026581061ac0;  1 drivers
L_0000026581005480 .part L_0000026581050a40, 26, 6;
L_0000026581005ca0 .functor MUXZ 6, L_0000026581005480, L_0000026581007908, L_0000026581007200, C4<>;
L_0000026581005340 .cmp/eq 6, L_0000026581005ca0, L_0000026581007998;
L_0000026581004620 .part L_0000026581050a40, 11, 5;
L_0000026581004120 .functor MUXZ 5, L_0000026581004620, L_00000265810079e0, L_0000026581005340, C4<>;
L_0000026581005520 .functor MUXZ 5, L_0000026581004120, L_0000026581007950, L_0000026581006d30, C4<>;
L_00000265810055c0 .part L_0000026581050a40, 21, 5;
L_0000026581004260 .functor MUXZ 5, L_00000265810055c0, L_0000026581007a28, L_0000026581006cc0, C4<>;
L_0000026581005d40 .part L_0000026581050a40, 16, 5;
L_0000026581050ea0 .functor MUXZ 5, L_0000026581005d40, L_0000026581007a70, L_0000026581007430, C4<>;
L_00000265810511c0 .part L_0000026581050a40, 0, 16;
L_0000026581050ae0 .functor MUXZ 16, L_00000265810511c0, L_0000026581007ab8, L_0000026581007510, C4<>;
L_0000026581050d60 .part L_0000026581050a40, 6, 5;
L_0000026581050720 .concat [ 5 32 0 0], L_0000026581050d60, L_0000026581007b48;
L_0000026581050540 .functor MUXZ 37, L_0000026581050720, L_0000026581007b00, L_00000265810076d0, C4<>;
L_0000026581051760 .part L_0000026581050540, 0, 32;
L_0000026581050f40 .part L_0000026581050a40, 0, 6;
L_00000265810505e0 .functor MUXZ 6, L_0000026581050f40, L_0000026581007b90, L_0000026581007740, C4<>;
L_00000265810507c0 .part L_0000026581050a40, 0, 26;
L_0000026581050360 .concat [ 26 32 0 0], L_00000265810507c0, L_0000026581007c20;
L_0000026581051300 .functor MUXZ 58, L_0000026581050360, L_0000026581007bd8, L_0000026581006f60, C4<>;
L_0000026581050e00 .part L_0000026581051300, 0, 32;
L_0000026581051260 .arith/sum 32, v0000026581000240_0, L_0000026581007c68;
L_000002658104fc80 .cmp/eq 6, L_0000026581005ca0, L_0000026581007cb0;
L_000002658104fb40 .cmp/eq 6, L_0000026581005ca0, L_0000026581007cf8;
L_0000026581050860 .concat [ 32 16 0 0], L_0000026581050e00, L_0000026581007d40;
L_0000026581051080 .concat [ 6 26 0 0], L_0000026581005ca0, L_0000026581007d88;
L_0000026581051800 .cmp/eq 32, L_0000026581051080, L_0000026581007dd0;
L_00000265810516c0 .cmp/eq 6, L_00000265810505e0, L_0000026581007e18;
L_0000026581050fe0 .concat [ 32 16 0 0], L_00000265810077b0, L_0000026581007e60;
L_0000026581050400 .concat [ 32 16 0 0], v0000026581000240_0, L_0000026581007ea8;
L_000002658104ff00 .part L_0000026581050ae0, 15, 1;
LS_0000026581050680_0_0 .concat [ 1 1 1 1], L_000002658104ff00, L_000002658104ff00, L_000002658104ff00, L_000002658104ff00;
LS_0000026581050680_0_4 .concat [ 1 1 1 1], L_000002658104ff00, L_000002658104ff00, L_000002658104ff00, L_000002658104ff00;
LS_0000026581050680_0_8 .concat [ 1 1 1 1], L_000002658104ff00, L_000002658104ff00, L_000002658104ff00, L_000002658104ff00;
LS_0000026581050680_0_12 .concat [ 1 1 1 1], L_000002658104ff00, L_000002658104ff00, L_000002658104ff00, L_000002658104ff00;
LS_0000026581050680_0_16 .concat [ 1 1 1 1], L_000002658104ff00, L_000002658104ff00, L_000002658104ff00, L_000002658104ff00;
LS_0000026581050680_0_20 .concat [ 1 1 1 1], L_000002658104ff00, L_000002658104ff00, L_000002658104ff00, L_000002658104ff00;
LS_0000026581050680_0_24 .concat [ 1 1 1 1], L_000002658104ff00, L_000002658104ff00, L_000002658104ff00, L_000002658104ff00;
LS_0000026581050680_0_28 .concat [ 1 1 1 1], L_000002658104ff00, L_000002658104ff00, L_000002658104ff00, L_000002658104ff00;
LS_0000026581050680_1_0 .concat [ 4 4 4 4], LS_0000026581050680_0_0, LS_0000026581050680_0_4, LS_0000026581050680_0_8, LS_0000026581050680_0_12;
LS_0000026581050680_1_4 .concat [ 4 4 4 4], LS_0000026581050680_0_16, LS_0000026581050680_0_20, LS_0000026581050680_0_24, LS_0000026581050680_0_28;
L_0000026581050680 .concat [ 16 16 0 0], LS_0000026581050680_1_0, LS_0000026581050680_1_4;
L_0000026581050cc0 .concat [ 16 32 0 0], L_0000026581050ae0, L_0000026581050680;
L_00000265810500e0 .arith/sum 48, L_0000026581050400, L_0000026581050cc0;
L_000002658104fbe0 .functor MUXZ 48, L_00000265810500e0, L_0000026581050fe0, L_0000026581007120, C4<>;
L_000002658104faa0 .functor MUXZ 48, L_000002658104fbe0, L_0000026581050860, L_0000026581006a20, C4<>;
L_0000026581051120 .part L_000002658104faa0, 0, 32;
L_00000265810513a0 .functor MUXZ 32, L_0000026581051260, L_0000026581051120, v0000026581000e20_0, C4<>;
L_0000026581050a40 .functor MUXZ 32, L_0000026581007270, L_0000026581007f38, L_0000026581007190, C4<>;
L_0000026581050180 .cmp/eq 6, L_0000026581005ca0, L_0000026581008010;
L_0000026581051620 .cmp/eq 6, L_0000026581005ca0, L_0000026581008058;
L_00000265810504a0 .cmp/eq 6, L_0000026581005ca0, L_00000265810080a0;
L_000002658104fdc0 .concat [ 16 16 0 0], L_0000026581050ae0, L_00000265810080e8;
L_000002658104f960 .part L_0000026581050ae0, 15, 1;
LS_0000026581050220_0_0 .concat [ 1 1 1 1], L_000002658104f960, L_000002658104f960, L_000002658104f960, L_000002658104f960;
LS_0000026581050220_0_4 .concat [ 1 1 1 1], L_000002658104f960, L_000002658104f960, L_000002658104f960, L_000002658104f960;
LS_0000026581050220_0_8 .concat [ 1 1 1 1], L_000002658104f960, L_000002658104f960, L_000002658104f960, L_000002658104f960;
LS_0000026581050220_0_12 .concat [ 1 1 1 1], L_000002658104f960, L_000002658104f960, L_000002658104f960, L_000002658104f960;
L_0000026581050220 .concat [ 4 4 4 4], LS_0000026581050220_0_0, LS_0000026581050220_0_4, LS_0000026581050220_0_8, LS_0000026581050220_0_12;
L_000002658104fa00 .concat [ 16 16 0 0], L_0000026581050ae0, L_0000026581050220;
L_000002658104fd20 .functor MUXZ 32, L_000002658104fa00, L_000002658104fdc0, L_0000026581007820, C4<>;
L_000002658104ffa0 .concat [ 6 26 0 0], L_0000026581005ca0, L_0000026581008130;
L_0000026581050040 .cmp/eq 32, L_000002658104ffa0, L_0000026581008178;
L_00000265810502c0 .cmp/eq 6, L_00000265810505e0, L_00000265810081c0;
L_00000265810635a0 .cmp/eq 6, L_00000265810505e0, L_0000026581008208;
L_00000265810636e0 .cmp/eq 6, L_0000026581005ca0, L_0000026581008250;
L_0000026581062240 .functor MUXZ 32, L_000002658104fd20, L_0000026581008298, L_00000265810636e0, C4<>;
L_0000026581061a20 .functor MUXZ 32, L_0000026581062240, L_0000026581051760, L_0000026581007350, C4<>;
L_0000026581063780 .concat [ 6 26 0 0], L_0000026581005ca0, L_00000265810082e0;
L_0000026581062920 .cmp/eq 32, L_0000026581063780, L_0000026581008328;
L_0000026581062600 .cmp/eq 6, L_00000265810505e0, L_0000026581008370;
L_00000265810633c0 .cmp/eq 6, L_00000265810505e0, L_00000265810083b8;
L_00000265810631e0 .cmp/eq 6, L_0000026581005ca0, L_0000026581008400;
L_0000026581063320 .functor MUXZ 32, L_00000265810077b0, v0000026581000240_0, L_00000265810631e0, C4<>;
L_0000026581063460 .functor MUXZ 32, L_0000026581063320, L_00000265810075f0, L_0000026581006fd0, C4<>;
S_0000026580f82b70 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000026580f829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026580f93e30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000265810073c0 .functor NOT 1, v0000026580f8aa50_0, C4<0>, C4<0>, C4<0>;
v0000026580f89e70_0 .net *"_ivl_0", 0 0, L_00000265810073c0;  1 drivers
v0000026580f8aff0_0 .net "in1", 31 0, L_00000265810075f0;  alias, 1 drivers
v0000026580f8a410_0 .net "in2", 31 0, L_0000026581061a20;  alias, 1 drivers
v0000026580f8a190_0 .net "out", 31 0, L_00000265810622e0;  alias, 1 drivers
v0000026580f8b950_0 .net "s", 0 0, v0000026580f8aa50_0;  alias, 1 drivers
L_00000265810622e0 .functor MUXZ 32, L_0000026581061a20, L_00000265810075f0, L_00000265810073c0, C4<>;
S_0000026580f24190 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000026580f829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000026580fb8430 .param/l "RType" 0 4 2, C4<000000>;
P_0000026580fb8468 .param/l "add" 0 4 5, C4<100000>;
P_0000026580fb84a0 .param/l "addi" 0 4 8, C4<001000>;
P_0000026580fb84d8 .param/l "addu" 0 4 5, C4<100001>;
P_0000026580fb8510 .param/l "and_" 0 4 5, C4<100100>;
P_0000026580fb8548 .param/l "andi" 0 4 8, C4<001100>;
P_0000026580fb8580 .param/l "beq" 0 4 10, C4<000100>;
P_0000026580fb85b8 .param/l "bne" 0 4 10, C4<000101>;
P_0000026580fb85f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026580fb8628 .param/l "j" 0 4 12, C4<000010>;
P_0000026580fb8660 .param/l "jal" 0 4 12, C4<000011>;
P_0000026580fb8698 .param/l "jr" 0 4 6, C4<001000>;
P_0000026580fb86d0 .param/l "lw" 0 4 8, C4<100011>;
P_0000026580fb8708 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026580fb8740 .param/l "or_" 0 4 5, C4<100101>;
P_0000026580fb8778 .param/l "ori" 0 4 8, C4<001101>;
P_0000026580fb87b0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026580fb87e8 .param/l "sll" 0 4 6, C4<000000>;
P_0000026580fb8820 .param/l "slt" 0 4 5, C4<101010>;
P_0000026580fb8858 .param/l "slti" 0 4 8, C4<101010>;
P_0000026580fb8890 .param/l "srl" 0 4 6, C4<000010>;
P_0000026580fb88c8 .param/l "sub" 0 4 5, C4<100010>;
P_0000026580fb8900 .param/l "subu" 0 4 5, C4<100011>;
P_0000026580fb8938 .param/l "sw" 0 4 8, C4<101011>;
P_0000026580fb8970 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026580fb89a8 .param/l "xori" 0 4 8, C4<001110>;
v0000026580f8a4b0_0 .var "ALUOp", 3 0;
v0000026580f8aa50_0 .var "ALUSrc", 0 0;
v0000026580f8aaf0_0 .var "MemReadEn", 0 0;
v0000026580f8b090_0 .var "MemWriteEn", 0 0;
v0000026580f8b630_0 .var "MemtoReg", 0 0;
v0000026580f8a690_0 .var "RegDst", 0 0;
v0000026580f8a870_0 .var "RegWriteEn", 0 0;
v0000026580f8ab90_0 .net "funct", 5 0, L_00000265810505e0;  alias, 1 drivers
v0000026580f8b1d0_0 .var "hlt", 0 0;
v0000026580f89d30_0 .net "opcode", 5 0, L_0000026581005ca0;  alias, 1 drivers
v0000026580f8b310_0 .net "rst", 0 0, v00000265810049e0_0;  alias, 1 drivers
E_0000026580f93f30 .event anyedge, v0000026580f8b310_0, v0000026580f89d30_0, v0000026580f8ab90_0;
S_0000026580f243e0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000026580f829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000026580f93670 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000026581007270 .functor BUFZ 32, L_000002658104fe60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026580f89fb0_0 .net "Data_Out", 31 0, L_0000026581007270;  alias, 1 drivers
v0000026580f8a050 .array "InstMem", 0 1023, 31 0;
v0000026580f8a7d0_0 .net *"_ivl_0", 31 0, L_000002658104fe60;  1 drivers
v0000026580f8a0f0_0 .net *"_ivl_3", 9 0, L_0000026581050900;  1 drivers
v0000026580f8a370_0 .net *"_ivl_4", 11 0, L_00000265810509a0;  1 drivers
L_0000026581007ef0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026580f8b3b0_0 .net *"_ivl_7", 1 0, L_0000026581007ef0;  1 drivers
v0000026580f89bf0_0 .net "addr", 31 0, v0000026581000240_0;  alias, 1 drivers
v0000026580f8b450_0 .var/i "i", 31 0;
L_000002658104fe60 .array/port v0000026580f8a050, L_00000265810509a0;
L_0000026581050900 .part v0000026581000240_0, 0, 10;
L_00000265810509a0 .concat [ 10 2 0 0], L_0000026581050900, L_0000026581007ef0;
S_0000026580ed29c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000026580f829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000265810077b0 .functor BUFZ 32, L_0000026581050c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000265810075f0 .functor BUFZ 32, L_00000265810514e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026580f8ba90_0 .net *"_ivl_0", 31 0, L_0000026581050c20;  1 drivers
v0000026580f89dd0_0 .net *"_ivl_10", 6 0, L_0000026581051580;  1 drivers
L_0000026581007fc8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026580f67350_0 .net *"_ivl_13", 1 0, L_0000026581007fc8;  1 drivers
v0000026580f66770_0 .net *"_ivl_2", 6 0, L_0000026581051440;  1 drivers
L_0000026581007f80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026581000f60_0 .net *"_ivl_5", 1 0, L_0000026581007f80;  1 drivers
v0000026581000d80_0 .net *"_ivl_8", 31 0, L_00000265810514e0;  1 drivers
v0000026581001140_0 .net "clk", 0 0, L_00000265810069b0;  alias, 1 drivers
v00000265810010a0_0 .var/i "i", 31 0;
v00000265810001a0_0 .net "readData1", 31 0, L_00000265810077b0;  alias, 1 drivers
v0000026581001e60_0 .net "readData2", 31 0, L_00000265810075f0;  alias, 1 drivers
v0000026581000380_0 .net "readRegister1", 4 0, L_0000026581004260;  alias, 1 drivers
v0000026581000600_0 .net "readRegister2", 4 0, L_0000026581050ea0;  alias, 1 drivers
v00000265810006a0 .array "registers", 31 0, 31 0;
v0000026581001320_0 .net "rst", 0 0, v00000265810049e0_0;  alias, 1 drivers
v0000026581000ba0_0 .net "we", 0 0, v0000026580f8a870_0;  alias, 1 drivers
v0000026581000ce0_0 .net "writeData", 31 0, L_0000026581062100;  alias, 1 drivers
v0000026581000880_0 .net "writeRegister", 4 0, L_0000026581050b80;  alias, 1 drivers
E_0000026580f94030/0 .event negedge, v0000026580f8b310_0;
E_0000026580f94030/1 .event posedge, v0000026581001140_0;
E_0000026580f94030 .event/or E_0000026580f94030/0, E_0000026580f94030/1;
L_0000026581050c20 .array/port v00000265810006a0, L_0000026581051440;
L_0000026581051440 .concat [ 5 2 0 0], L_0000026581004260, L_0000026581007f80;
L_00000265810514e0 .array/port v00000265810006a0, L_0000026581051580;
L_0000026581051580 .concat [ 5 2 0 0], L_0000026581050ea0, L_0000026581007fc8;
S_0000026580ed2b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000026580ed29c0;
 .timescale 0 0;
v0000026580f8b6d0_0 .var/i "i", 31 0;
S_0000026580f21830 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000026580f829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000026580f93470 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000265810070b0 .functor NOT 1, v0000026580f8a690_0, C4<0>, C4<0>, C4<0>;
v00000265810011e0_0 .net *"_ivl_0", 0 0, L_00000265810070b0;  1 drivers
v00000265810002e0_0 .net "in1", 4 0, L_0000026581050ea0;  alias, 1 drivers
v0000026581001000_0 .net "in2", 4 0, L_0000026581005520;  alias, 1 drivers
v0000026581001500_0 .net "out", 4 0, L_0000026581050b80;  alias, 1 drivers
v0000026581000b00_0 .net "s", 0 0, v0000026580f8a690_0;  alias, 1 drivers
L_0000026581050b80 .functor MUXZ 5, L_0000026581005520, L_0000026581050ea0, L_00000265810070b0, C4<>;
S_0000026580f219c0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000026580f829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026580f937f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026581007580 .functor NOT 1, v0000026580f8b630_0, C4<0>, C4<0>, C4<0>;
v0000026581001280_0 .net *"_ivl_0", 0 0, L_0000026581007580;  1 drivers
v00000265810013c0_0 .net "in1", 31 0, v00000265810015a0_0;  alias, 1 drivers
v0000026581001460_0 .net "in2", 31 0, v0000026581001be0_0;  alias, 1 drivers
v0000026581001640_0 .net "out", 31 0, L_0000026581062100;  alias, 1 drivers
v0000026581000420_0 .net "s", 0 0, v0000026580f8b630_0;  alias, 1 drivers
L_0000026581062100 .functor MUXZ 32, v0000026581001be0_0, v00000265810015a0_0, L_0000026581007580, C4<>;
S_0000026580f0d9d0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000026580f829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000026580f0db60 .param/l "ADD" 0 9 12, C4<0000>;
P_0000026580f0db98 .param/l "AND" 0 9 12, C4<0010>;
P_0000026580f0dbd0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000026580f0dc08 .param/l "OR" 0 9 12, C4<0011>;
P_0000026580f0dc40 .param/l "SGT" 0 9 12, C4<0111>;
P_0000026580f0dc78 .param/l "SLL" 0 9 12, C4<1000>;
P_0000026580f0dcb0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000026580f0dce8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000026580f0dd20 .param/l "SUB" 0 9 12, C4<0001>;
P_0000026580f0dd58 .param/l "XOR" 0 9 12, C4<0100>;
P_0000026580f0dd90 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000026580f0ddc8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000026581008448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026581001d20_0 .net/2u *"_ivl_0", 31 0, L_0000026581008448;  1 drivers
v0000026581001a00_0 .net "opSel", 3 0, v0000026580f8a4b0_0;  alias, 1 drivers
v0000026581000c40_0 .net "operand1", 31 0, L_0000026581063460;  alias, 1 drivers
v0000026581000740_0 .net "operand2", 31 0, L_00000265810622e0;  alias, 1 drivers
v00000265810015a0_0 .var "result", 31 0;
v00000265810016e0_0 .net "zero", 0 0, L_0000026581061ac0;  alias, 1 drivers
E_0000026580f93370 .event anyedge, v0000026580f8a4b0_0, v0000026581000c40_0, v0000026580f8a190_0;
L_0000026581061ac0 .cmp/eq 32, v00000265810015a0_0, L_0000026581008448;
S_0000026580f54eb0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000026580f829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000026580fb89f0 .param/l "RType" 0 4 2, C4<000000>;
P_0000026580fb8a28 .param/l "add" 0 4 5, C4<100000>;
P_0000026580fb8a60 .param/l "addi" 0 4 8, C4<001000>;
P_0000026580fb8a98 .param/l "addu" 0 4 5, C4<100001>;
P_0000026580fb8ad0 .param/l "and_" 0 4 5, C4<100100>;
P_0000026580fb8b08 .param/l "andi" 0 4 8, C4<001100>;
P_0000026580fb8b40 .param/l "beq" 0 4 10, C4<000100>;
P_0000026580fb8b78 .param/l "bne" 0 4 10, C4<000101>;
P_0000026580fb8bb0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026580fb8be8 .param/l "j" 0 4 12, C4<000010>;
P_0000026580fb8c20 .param/l "jal" 0 4 12, C4<000011>;
P_0000026580fb8c58 .param/l "jr" 0 4 6, C4<001000>;
P_0000026580fb8c90 .param/l "lw" 0 4 8, C4<100011>;
P_0000026580fb8cc8 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026580fb8d00 .param/l "or_" 0 4 5, C4<100101>;
P_0000026580fb8d38 .param/l "ori" 0 4 8, C4<001101>;
P_0000026580fb8d70 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026580fb8da8 .param/l "sll" 0 4 6, C4<000000>;
P_0000026580fb8de0 .param/l "slt" 0 4 5, C4<101010>;
P_0000026580fb8e18 .param/l "slti" 0 4 8, C4<101010>;
P_0000026580fb8e50 .param/l "srl" 0 4 6, C4<000010>;
P_0000026580fb8e88 .param/l "sub" 0 4 5, C4<100010>;
P_0000026580fb8ec0 .param/l "subu" 0 4 5, C4<100011>;
P_0000026580fb8ef8 .param/l "sw" 0 4 8, C4<101011>;
P_0000026580fb8f30 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026580fb8f68 .param/l "xori" 0 4 8, C4<001110>;
v0000026581000e20_0 .var "PCsrc", 0 0;
v0000026581001b40_0 .net "funct", 5 0, L_00000265810505e0;  alias, 1 drivers
v0000026581000ec0_0 .net "opcode", 5 0, L_0000026581005ca0;  alias, 1 drivers
v0000026581001dc0_0 .net "operand1", 31 0, L_00000265810077b0;  alias, 1 drivers
v0000026581001780_0 .net "operand2", 31 0, L_00000265810622e0;  alias, 1 drivers
v0000026581001820_0 .net "rst", 0 0, v00000265810049e0_0;  alias, 1 drivers
E_0000026580f936f0/0 .event anyedge, v0000026580f8b310_0, v0000026580f89d30_0, v00000265810001a0_0, v0000026580f8a190_0;
E_0000026580f936f0/1 .event anyedge, v0000026580f8ab90_0;
E_0000026580f936f0 .event/or E_0000026580f936f0/0, E_0000026580f936f0/1;
S_0000026580f55040 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000026580f829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000265810018c0 .array "DataMem", 0 1023, 31 0;
v0000026581001960_0 .net "address", 31 0, v00000265810015a0_0;  alias, 1 drivers
v0000026581001aa0_0 .net "clock", 0 0, L_00000265810074a0;  1 drivers
v0000026581001f00_0 .net "data", 31 0, L_00000265810075f0;  alias, 1 drivers
v0000026581001fa0_0 .var/i "i", 31 0;
v0000026581001be0_0 .var "q", 31 0;
v0000026581001c80_0 .net "rden", 0 0, v0000026580f8aaf0_0;  alias, 1 drivers
v0000026581000100_0 .net "wren", 0 0, v0000026580f8b090_0;  alias, 1 drivers
E_0000026580f93130 .event posedge, v0000026581001aa0_0;
S_0000026580f06ac0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000026580f829e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000026580f93b30 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000265810007e0_0 .net "PCin", 31 0, L_00000265810513a0;  alias, 1 drivers
v0000026581000240_0 .var "PCout", 31 0;
v0000026581000920_0 .net "clk", 0 0, L_00000265810069b0;  alias, 1 drivers
v00000265810004c0_0 .net "rst", 0 0, v00000265810049e0_0;  alias, 1 drivers
    .scope S_0000026580f54eb0;
T_0 ;
    %wait E_0000026580f936f0;
    %load/vec4 v0000026581001820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026581000e20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026581000ec0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000026581001dc0_0;
    %load/vec4 v0000026581001780_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000026581000ec0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000026581001dc0_0;
    %load/vec4 v0000026581001780_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000026581000ec0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000026581000ec0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000026581000ec0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000026581001b40_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000026581000e20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026580f06ac0;
T_1 ;
    %wait E_0000026580f94030;
    %load/vec4 v00000265810004c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026581000240_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000265810007e0_0;
    %assign/vec4 v0000026581000240_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026580f243e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026580f8b450_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000026580f8b450_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026580f8b450_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %load/vec4 v0000026580f8b450_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026580f8b450_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026580f8a050, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000026580f24190;
T_3 ;
    %wait E_0000026580f93f30;
    %load/vec4 v0000026580f8b310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000026580f8b1d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026580f8aa50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026580f8a870_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026580f8b090_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026580f8b630_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026580f8aaf0_0, 0;
    %assign/vec4 v0000026580f8a690_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000026580f8b1d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000026580f8a4b0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000026580f8aa50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026580f8a870_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026580f8b090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026580f8b630_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026580f8aaf0_0, 0, 1;
    %store/vec4 v0000026580f8a690_0, 0, 1;
    %load/vec4 v0000026580f89d30_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8b1d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8a690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8a870_0, 0;
    %load/vec4 v0000026580f8ab90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8aa50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8aa50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8a870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8a690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8aa50_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8a870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026580f8a690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8aa50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8a870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8aa50_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8a870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8aa50_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8a870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8aa50_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8a870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8aa50_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8aaf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8a870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8aa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8b630_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8b090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026580f8aa50_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026580f8a4b0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026580ed29c0;
T_4 ;
    %wait E_0000026580f94030;
    %fork t_1, S_0000026580ed2b50;
    %jmp t_0;
    .scope S_0000026580ed2b50;
t_1 ;
    %load/vec4 v0000026581001320_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026580f8b6d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000026580f8b6d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026580f8b6d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810006a0, 0, 4;
    %load/vec4 v0000026580f8b6d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026580f8b6d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026581000ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000026581000ce0_0;
    %load/vec4 v0000026581000880_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810006a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810006a0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000026580ed29c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026580ed29c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000265810010a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000265810010a0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000265810010a0_0;
    %ix/getv/s 4, v00000265810010a0_0;
    %load/vec4a v00000265810006a0, 4;
    %ix/getv/s 4, v00000265810010a0_0;
    %load/vec4a v00000265810006a0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000265810010a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000265810010a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000026580f0d9d0;
T_6 ;
    %wait E_0000026580f93370;
    %load/vec4 v0000026581001a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000265810015a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000026581000c40_0;
    %load/vec4 v0000026581000740_0;
    %add;
    %assign/vec4 v00000265810015a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000026581000c40_0;
    %load/vec4 v0000026581000740_0;
    %sub;
    %assign/vec4 v00000265810015a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000026581000c40_0;
    %load/vec4 v0000026581000740_0;
    %and;
    %assign/vec4 v00000265810015a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000026581000c40_0;
    %load/vec4 v0000026581000740_0;
    %or;
    %assign/vec4 v00000265810015a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000026581000c40_0;
    %load/vec4 v0000026581000740_0;
    %xor;
    %assign/vec4 v00000265810015a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000026581000c40_0;
    %load/vec4 v0000026581000740_0;
    %or;
    %inv;
    %assign/vec4 v00000265810015a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000026581000c40_0;
    %load/vec4 v0000026581000740_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000265810015a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000026581000740_0;
    %load/vec4 v0000026581000c40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000265810015a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000026581000c40_0;
    %ix/getv 4, v0000026581000740_0;
    %shiftl 4;
    %assign/vec4 v00000265810015a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000026581000c40_0;
    %ix/getv 4, v0000026581000740_0;
    %shiftr 4;
    %assign/vec4 v00000265810015a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026580f55040;
T_7 ;
    %wait E_0000026580f93130;
    %load/vec4 v0000026581001c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026581001960_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000265810018c0, 4;
    %assign/vec4 v0000026581001be0_0, 0;
T_7.0 ;
    %load/vec4 v0000026581000100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000026581001f00_0;
    %ix/getv 3, v0000026581001960_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026580f55040;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026581001fa0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000026581001fa0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026581001fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %load/vec4 v0000026581001fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026581001fa0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000265810018c0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000026580f55040;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026581001fa0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000026581001fa0_0;
    %cmpi/s 1023, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000026581001fa0_0;
    %load/vec4a v00000265810018c0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000026581001fa0_0, 0, 10>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026581001fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026581001fa0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000026580f829e0;
T_10 ;
    %wait E_0000026580f94030;
    %load/vec4 v0000026581004e40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000265810043a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000265810043a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000265810043a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026580f826c0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026581004ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265810049e0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000026580f826c0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000026581004ee0_0;
    %inv;
    %assign/vec4 v0000026581004ee0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026580f826c0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000265810049e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000265810049e0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000265810052a0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
