/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 160 176)
	(text "b2seg" (rect 5 0 58 23)(font "Intel Clear" (font_size 6)))
	(text "inst" (rect 8 133 38 156)(font "Intel Clear" (font_size 6)))
	(port
		(pt 0 32)
		(input)
		(text "is_shw" (rect 0 0 75 30)(font "Intel Clear" (font_size 8)))
		(text "is_shw" (rect 21 27 96 57)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "rst" (rect 0 0 29 30)(font "Intel Clear" (font_size 8)))
		(text "rst" (rect 21 43 50 73)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Din" (rect 0 0 37 30)(font "Intel Clear" (font_size 8)))
		(text "Din" (rect 21 59 58 89)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 144 32)
		(output)
		(text "a" (rect 0 0 12 30)(font "Intel Clear" (font_size 8)))
		(text "a" (rect 111 27 123 57)(font "Intel Clear" (font_size 8)))
		(line (pt 144 32)(pt 128 32))
	)
	(port
		(pt 144 48)
		(output)
		(text "b" (rect 0 0 15 30)(font "Intel Clear" (font_size 8)))
		(text "b" (rect 108 43 123 73)(font "Intel Clear" (font_size 8)))
		(line (pt 144 48)(pt 128 48))
	)
	(port
		(pt 144 64)
		(output)
		(text "c" (rect 0 0 11 30)(font "Intel Clear" (font_size 8)))
		(text "c" (rect 112 59 123 89)(font "Intel Clear" (font_size 8)))
		(line (pt 144 64)(pt 128 64))
	)
	(port
		(pt 144 80)
		(output)
		(text "d" (rect 0 0 15 30)(font "Intel Clear" (font_size 8)))
		(text "d" (rect 108 75 123 105)(font "Intel Clear" (font_size 8)))
		(line (pt 144 80)(pt 128 80))
	)
	(port
		(pt 144 96)
		(output)
		(text "e" (rect 0 0 12 30)(font "Intel Clear" (font_size 8)))
		(text "e" (rect 111 91 123 121)(font "Intel Clear" (font_size 8)))
		(line (pt 144 96)(pt 128 96))
	)
	(port
		(pt 144 112)
		(output)
		(text "f" (rect 0 0 8 30)(font "Intel Clear" (font_size 8)))
		(text "f" (rect 115 107 123 137)(font "Intel Clear" (font_size 8)))
		(line (pt 144 112)(pt 128 112))
	)
	(port
		(pt 144 128)
		(output)
		(text "g" (rect 0 0 14 30)(font "Intel Clear" (font_size 8)))
		(text "g" (rect 109 123 123 153)(font "Intel Clear" (font_size 8)))
		(line (pt 144 128)(pt 128 128))
	)
	(drawing
		(rectangle (rect 16 16 128 144))
	)
)
