[ CacheGeometry l1i ]
Sets = 128
Assoc = 4
BlockSize = 64
Latency = 2
Ports = 2
Policy = LRU

[ CacheGeometry l1d ]
Sets = 128
Assoc = 4
BlockSize = 64
Latency = 2
Ports = 2
Policy = LRU

[ CacheGeometry l2 ]
Sets = 256
Assoc = 8
BlockSize = 64
Latency = 5
Ports = 2
Policy = LRU

[ CacheGeometry l3 ]
Sets = 8192
Assoc = 16
BlockSize = 64
Latency = 20
Ports = 2
Policy = LRU


#
# Level 1 Caches
#
[ Module dl1-0 ]
Type = Cache
Geometry = l1d
LowNetwork =  net-l1-l2
LowModules = l2-0 

[ Module il1-0 ]
Type = Cache
Geometry = l1i
LowNetwork = net-l1-l2
LowModules = l2-0 



# Level 2 Caches

[ Module l2-0 ]
Type = Cache
Geometry = l2
HighNetwork = net-l1-l2
LowNetwork = net-l2-l3
LowModules = l3-0


# Level 3 Caches
#
[ Module l3-0 ]
Type = Cache
Geometry = l3
HighNetwork = net-l2-l3
LowNetwork = net-l3-mm
LowModules = mod-mm-0

#
# DRAM System
#
[ DRAMSystem mms-0 ]
SystemDescription = /home/student/configuraciones-sample/dramsim/systemDDR4.ini
DeviceDescription = /home/student/configuraciones-sample/dramsim/DDR4_micron_8Gb_x8_512.ini
MB = 4096



#
# Main memory
#
[ Module mod-mm-0 ]
Type = MainMemory
DRAMSystem = mms-0
HighNetwork = net-l3-mm
Latency = 120
BlockSize = 64
DirectorySize = 65536
DirectoryAssoc = 65536


#
# Nodes
#
[ Entry core-0-th0 ]
Arch = x86
Core = 0
Thread = 0
InstModule = il1-0
DataModule = dl1-0

[ Entry core-0-th1 ]
Arch = x86
Core = 0
Thread = 1
InstModule = il1-0
DataModule = dl1-0


# Interconnects

[ Network net-l1-l2 ]
DefaultBandWidth = 512
DefaultInputBufferSize = 4096
DefaultOutputBufferSize = 4096

[ Network net-l2-l3 ]
DefaultBandWidth = 512
DefaultInputBufferSize = 4096
DefaultOutputBufferSize = 4096

[ Network net-l3-mm ]
DefaultBandWidth = 512
DefaultInputBufferSize = 4096
DefaultOutputBufferSize = 4096

