{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1479151566610 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1479151566611 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 14:26:06 2016 " "Processing started: Mon Nov 14 14:26:06 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1479151566611 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479151566611 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SpeedAndAccelerationTest -c SpeedAndAccelerationTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off SpeedAndAccelerationTest -c SpeedAndAccelerationTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479151566611 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1479151567004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1479151567005 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SpeedAndAccelerationTest.v(311) " "Verilog HDL information at SpeedAndAccelerationTest.v(311): always construct contains both blocking and non-blocking assignments" {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 311 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1479151576445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speedandaccelerationtest.v 4 4 " "Found 4 design units, including 4 entities, in source file speedandaccelerationtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 SpeedAndAccelerationTest " "Found entity 1: SpeedAndAccelerationTest" {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479151576447 ""} { "Info" "ISGN_ENTITY_NAME" "2 speedX " "Found entity 2: speedX" {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479151576447 ""} { "Info" "ISGN_ENTITY_NAME" "3 speedY " "Found entity 3: speedY" {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 176 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479151576447 ""} { "Info" "ISGN_ENTITY_NAME" "4 changePosition " "Found entity 4: changePosition" {  } { { "SpeedAndAccelerationTest.v" "" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1479151576447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479151576447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SpeedAndAccelerationTest " "Elaborating entity \"SpeedAndAccelerationTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1479151576529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speedX speedX:xDirection " "Elaborating entity \"speedX\" for hierarchy \"speedX:xDirection\"" {  } { { "SpeedAndAccelerationTest.v" "xDirection" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479151576558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speedY speedY:yDirection " "Elaborating entity \"speedY\" for hierarchy \"speedY:yDirection\"" {  } { { "SpeedAndAccelerationTest.v" "yDirection" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479151576589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changePosition changePosition:changeXPosition " "Elaborating entity \"changePosition\" for hierarchy \"changePosition:changeXPosition\"" {  } { { "SpeedAndAccelerationTest.v" "changeXPosition" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479151576619 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speedYOut\[4\] " "Net \"speedYOut\[4\]\" is missing source, defaulting to GND" {  } { { "SpeedAndAccelerationTest.v" "speedYOut\[4\]" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1479151576740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speedYOut\[3\] " "Net \"speedYOut\[3\]\" is missing source, defaulting to GND" {  } { { "SpeedAndAccelerationTest.v" "speedYOut\[3\]" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1479151576740 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1479151576740 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speedXOut\[4\] " "Net \"speedXOut\[4\]\" is missing source, defaulting to GND" {  } { { "SpeedAndAccelerationTest.v" "speedXOut\[4\]" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1479151576740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speedXOut\[3\] " "Net \"speedXOut\[3\]\" is missing source, defaulting to GND" {  } { { "SpeedAndAccelerationTest.v" "speedXOut\[3\]" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1479151576740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speedYOut\[4\] " "Net \"speedYOut\[4\]\" is missing source, defaulting to GND" {  } { { "SpeedAndAccelerationTest.v" "speedYOut\[4\]" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1479151576740 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "speedYOut\[3\] " "Net \"speedYOut\[3\]\" is missing source, defaulting to GND" {  } { { "SpeedAndAccelerationTest.v" "speedYOut\[3\]" { Text "W:/ECE241/Final Project/Test1/SpeedAndAccelerationTest.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1479151576740 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1479151576740 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1479151577354 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1479151577495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "W:/ECE241/Final Project/Test1/output_files/SpeedAndAccelerationTest.map.smsg " "Generated suppressed messages file W:/ECE241/Final Project/Test1/output_files/SpeedAndAccelerationTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1479151577827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1479151578055 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1479151578055 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1479151578208 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1479151578208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1479151578208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1479151578208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "890 " "Peak virtual memory: 890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1479151578263 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 14:26:18 2016 " "Processing ended: Mon Nov 14 14:26:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1479151578263 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1479151578263 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1479151578263 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1479151578263 ""}
