
AlejoPrecioso.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035f8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  08003780  08003780  00013780  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003844  08003844  00013844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003848  08003848  00013848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000068  20000000  0800384c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
  7 .bss          00000084  20000068  20000068  00020068  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200000ec  200000ec  00020068  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000c3ce  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000019d2  00000000  00000000  0002c466  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000570  00000000  00000000  0002de38  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000004b8  00000000  00000000  0002e3a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003b51  00000000  00000000  0002e860  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000021e0  00000000  00000000  000323b1  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00034591  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001a7c  00000000  00000000  00034610  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stab         0000009c  00000000  00000000  0003608c  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stabstr      0000014d  00000000  00000000  00036128  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000068 	.word	0x20000068
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003768 	.word	0x08003768

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000006c 	.word	0x2000006c
 80001c4:	08003768 	.word	0x08003768

080001c8 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80001cc:	4a08      	ldr	r2, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001ce:	4b08      	ldr	r3, [pc, #32]	; (80001f0 <HAL_Init+0x28>)
 80001d0:	681b      	ldr	r3, [r3, #0]
 80001d2:	f043 0310 	orr.w	r3, r3, #16
 80001d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001d8:	2003      	movs	r0, #3
 80001da:	f000 fe89 	bl	8000ef0 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 f808 	bl	80001f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80001e4:	f002 fcde 	bl	8002ba4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80001e8:	2300      	movs	r3, #0
}
 80001ea:	4618      	mov	r0, r3
 80001ec:	bd80      	pop	{r7, pc}
 80001ee:	bf00      	nop
 80001f0:	40022000 	.word	0x40022000

080001f4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b082      	sub	sp, #8
 80001f8:	af00      	add	r7, sp, #0
 80001fa:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 80001fc:	4b09      	ldr	r3, [pc, #36]	; (8000224 <HAL_InitTick+0x30>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a09      	ldr	r2, [pc, #36]	; (8000228 <HAL_InitTick+0x34>)
 8000202:	fba2 2303 	umull	r2, r3, r2, r3
 8000206:	099b      	lsrs	r3, r3, #6
 8000208:	4618      	mov	r0, r3
 800020a:	f000 fea6 	bl	8000f5a <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800020e:	2200      	movs	r2, #0
 8000210:	6879      	ldr	r1, [r7, #4]
 8000212:	f04f 30ff 	mov.w	r0, #4294967295
 8000216:	f000 fe76 	bl	8000f06 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 800021a:	2300      	movs	r3, #0
}
 800021c:	4618      	mov	r0, r3
 800021e:	3708      	adds	r7, #8
 8000220:	46bd      	mov	sp, r7
 8000222:	bd80      	pop	{r7, pc}
 8000224:	20000000 	.word	0x20000000
 8000228:	10624dd3 	.word	0x10624dd3

0800022c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800022c:	b480      	push	{r7}
 800022e:	af00      	add	r7, sp, #0
  uwTick++;
 8000230:	4b04      	ldr	r3, [pc, #16]	; (8000244 <HAL_IncTick+0x18>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	3301      	adds	r3, #1
 8000236:	4a03      	ldr	r2, [pc, #12]	; (8000244 <HAL_IncTick+0x18>)
 8000238:	6013      	str	r3, [r2, #0]
}
 800023a:	bf00      	nop
 800023c:	46bd      	mov	sp, r7
 800023e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000242:	4770      	bx	lr
 8000244:	20000090 	.word	0x20000090

08000248 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000248:	b480      	push	{r7}
 800024a:	af00      	add	r7, sp, #0
  return uwTick;  
 800024c:	4b03      	ldr	r3, [pc, #12]	; (800025c <HAL_GetTick+0x14>)
 800024e:	681b      	ldr	r3, [r3, #0]
}
 8000250:	4618      	mov	r0, r3
 8000252:	46bd      	mov	sp, r7
 8000254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000258:	4770      	bx	lr
 800025a:	bf00      	nop
 800025c:	20000090 	.word	0x20000090

08000260 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000260:	b580      	push	{r7, lr}
 8000262:	b09c      	sub	sp, #112	; 0x70
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000268:	2300      	movs	r3, #0
 800026a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800026e:	2300      	movs	r3, #0
 8000270:	66bb      	str	r3, [r7, #104]	; 0x68
  __IO uint32_t wait_loop_index = 0U;
 8000272:	2300      	movs	r3, #0
 8000274:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	2b00      	cmp	r3, #0
 800027a:	d101      	bne.n	8000280 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 800027c:	2301      	movs	r3, #1
 800027e:	e16f      	b.n	8000560 <HAL_ADC_Init+0x300>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000280:	687b      	ldr	r3, [r7, #4]
 8000282:	691b      	ldr	r3, [r3, #16]
 8000284:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800028a:	f003 0310 	and.w	r3, r3, #16
 800028e:	2b00      	cmp	r3, #0
 8000290:	d175      	bne.n	800037e <HAL_ADC_Init+0x11e>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000296:	2b00      	cmp	r3, #0
 8000298:	d152      	bne.n	8000340 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	2200      	movs	r2, #0
 800029e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	2200      	movs	r2, #0
 80002a4:	651a      	str	r2, [r3, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	2200      	movs	r2, #0
 80002aa:	64da      	str	r2, [r3, #76]	; 0x4c
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	2200      	movs	r2, #0
 80002b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      
      /* Init the low level hardware */
      HAL_ADC_MspInit(hadc);
 80002b4:	6878      	ldr	r0, [r7, #4]
 80002b6:	f002 fcb7 	bl	8002c28 <HAL_ADC_MspInit>
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	689b      	ldr	r3, [r3, #8]
 80002c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d13b      	bne.n	8000340 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 80002c8:	6878      	ldr	r0, [r7, #4]
 80002ca:	f000 fce7 	bl	8000c9c <ADC_Disable>
 80002ce:	4603      	mov	r3, r0
 80002d0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002d8:	f003 0310 	and.w	r3, r3, #16
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d12f      	bne.n	8000340 <HAL_ADC_Init+0xe0>
 80002e0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d12b      	bne.n	8000340 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002ec:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80002f0:	f023 0302 	bic.w	r3, r3, #2
 80002f4:	f043 0202 	orr.w	r2, r3, #2
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	645a      	str	r2, [r3, #68]	; 0x44
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	687a      	ldr	r2, [r7, #4]
 8000302:	6812      	ldr	r2, [r2, #0]
 8000304:	6892      	ldr	r2, [r2, #8]
 8000306:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800030a:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	681b      	ldr	r3, [r3, #0]
 8000310:	687a      	ldr	r2, [r7, #4]
 8000312:	6812      	ldr	r2, [r2, #0]
 8000314:	6892      	ldr	r2, [r2, #8]
 8000316:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800031a:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800031c:	4b92      	ldr	r3, [pc, #584]	; (8000568 <HAL_ADC_Init+0x308>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4a92      	ldr	r2, [pc, #584]	; (800056c <HAL_ADC_Init+0x30c>)
 8000322:	fba2 2303 	umull	r2, r3, r2, r3
 8000326:	0c9a      	lsrs	r2, r3, #18
 8000328:	4613      	mov	r3, r2
 800032a:	009b      	lsls	r3, r3, #2
 800032c:	4413      	add	r3, r2
 800032e:	005b      	lsls	r3, r3, #1
 8000330:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8000332:	e002      	b.n	800033a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000334:	68fb      	ldr	r3, [r7, #12]
 8000336:	3b01      	subs	r3, #1
 8000338:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 800033a:	68fb      	ldr	r3, [r7, #12]
 800033c:	2b00      	cmp	r3, #0
 800033e:	d1f9      	bne.n	8000334 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	689b      	ldr	r3, [r3, #8]
 8000346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800034a:	2b00      	cmp	r3, #0
 800034c:	d006      	beq.n	800035c <HAL_ADC_Init+0xfc>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	681b      	ldr	r3, [r3, #0]
 8000352:	689b      	ldr	r3, [r3, #8]
 8000354:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000358:	2b00      	cmp	r3, #0
 800035a:	d010      	beq.n	800037e <HAL_ADC_Init+0x11e>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000360:	f023 0312 	bic.w	r3, r3, #18
 8000364:	f043 0210 	orr.w	r2, r3, #16
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000370:	f043 0201 	orr.w	r2, r3, #1
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 8000378:	2301      	movs	r3, #1
 800037a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000382:	f003 0310 	and.w	r3, r3, #16
 8000386:	2b00      	cmp	r3, #0
 8000388:	f040 80dd 	bne.w	8000546 <HAL_ADC_Init+0x2e6>
 800038c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8000390:	2b00      	cmp	r3, #0
 8000392:	f040 80d8 	bne.w	8000546 <HAL_ADC_Init+0x2e6>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	689b      	ldr	r3, [r3, #8]
 800039c:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	f040 80d0 	bne.w	8000546 <HAL_ADC_Init+0x2e6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80003aa:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80003ae:	f043 0202 	orr.w	r2, r3, #2
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80003b6:	4b6e      	ldr	r3, [pc, #440]	; (8000570 <HAL_ADC_Init+0x310>)
 80003b8:	667b      	str	r3, [r7, #100]	; 0x64
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80003c2:	d102      	bne.n	80003ca <HAL_ADC_Init+0x16a>
 80003c4:	4b6b      	ldr	r3, [pc, #428]	; (8000574 <HAL_ADC_Init+0x314>)
 80003c6:	613b      	str	r3, [r7, #16]
 80003c8:	e002      	b.n	80003d0 <HAL_ADC_Init+0x170>
 80003ca:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80003ce:	613b      	str	r3, [r7, #16]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	689b      	ldr	r3, [r3, #8]
 80003d6:	f003 0303 	and.w	r3, r3, #3
 80003da:	2b01      	cmp	r3, #1
 80003dc:	d108      	bne.n	80003f0 <HAL_ADC_Init+0x190>
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	f003 0301 	and.w	r3, r3, #1
 80003e8:	2b01      	cmp	r3, #1
 80003ea:	d101      	bne.n	80003f0 <HAL_ADC_Init+0x190>
 80003ec:	2301      	movs	r3, #1
 80003ee:	e000      	b.n	80003f2 <HAL_ADC_Init+0x192>
 80003f0:	2300      	movs	r3, #0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d11c      	bne.n	8000430 <HAL_ADC_Init+0x1d0>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80003f6:	693b      	ldr	r3, [r7, #16]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d010      	beq.n	800041e <HAL_ADC_Init+0x1be>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80003fc:	693b      	ldr	r3, [r7, #16]
 80003fe:	689b      	ldr	r3, [r3, #8]
 8000400:	f003 0303 	and.w	r3, r3, #3
 8000404:	2b01      	cmp	r3, #1
 8000406:	d107      	bne.n	8000418 <HAL_ADC_Init+0x1b8>
 8000408:	693b      	ldr	r3, [r7, #16]
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	f003 0301 	and.w	r3, r3, #1
 8000410:	2b01      	cmp	r3, #1
 8000412:	d101      	bne.n	8000418 <HAL_ADC_Init+0x1b8>
 8000414:	2301      	movs	r3, #1
 8000416:	e000      	b.n	800041a <HAL_ADC_Init+0x1ba>
 8000418:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800041a:	2b00      	cmp	r3, #0
 800041c:	d108      	bne.n	8000430 <HAL_ADC_Init+0x1d0>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 800041e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000420:	689b      	ldr	r3, [r3, #8]
 8000422:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	685b      	ldr	r3, [r3, #4]
 800042a:	431a      	orrs	r2, r3
 800042c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800042e:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8000430:	687b      	ldr	r3, [r7, #4]
 8000432:	69db      	ldr	r3, [r3, #28]
 8000434:	035a      	lsls	r2, r3, #13
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800043a:	2b01      	cmp	r3, #1
 800043c:	d002      	beq.n	8000444 <HAL_ADC_Init+0x1e4>
 800043e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000442:	e000      	b.n	8000446 <HAL_ADC_Init+0x1e6>
 8000444:	2300      	movs	r3, #0
 8000446:	431a      	orrs	r2, r3
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	68db      	ldr	r3, [r3, #12]
 800044c:	431a      	orrs	r2, r3
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	689b      	ldr	r3, [r3, #8]
 8000452:	4313      	orrs	r3, r2
 8000454:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8000456:	4313      	orrs	r3, r2
 8000458:	66bb      	str	r3, [r7, #104]	; 0x68
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800045e:	2b01      	cmp	r3, #1
 8000460:	d11b      	bne.n	800049a <HAL_ADC_Init+0x23a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000462:	687b      	ldr	r3, [r7, #4]
 8000464:	69db      	ldr	r3, [r3, #28]
 8000466:	2b00      	cmp	r3, #0
 8000468:	d109      	bne.n	800047e <HAL_ADC_Init+0x21e>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800046e:	3b01      	subs	r3, #1
 8000470:	045a      	lsls	r2, r3, #17
 8000472:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000474:	4313      	orrs	r3, r2
 8000476:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800047a:	66bb      	str	r3, [r7, #104]	; 0x68
 800047c:	e00d      	b.n	800049a <HAL_ADC_Init+0x23a>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000482:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8000486:	f043 0220 	orr.w	r2, r3, #32
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000492:	f043 0201 	orr.w	r2, r3, #1
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800049e:	2b01      	cmp	r3, #1
 80004a0:	d007      	beq.n	80004b2 <HAL_ADC_Init+0x252>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004aa:	4313      	orrs	r3, r2
 80004ac:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80004ae:	4313      	orrs	r3, r2
 80004b0:	66bb      	str	r3, [r7, #104]	; 0x68
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	681b      	ldr	r3, [r3, #0]
 80004b6:	689b      	ldr	r3, [r3, #8]
 80004b8:	f003 030c 	and.w	r3, r3, #12
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d113      	bne.n	80004e8 <HAL_ADC_Init+0x288>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681a      	ldr	r2, [r3, #0]
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	68db      	ldr	r3, [r3, #12]
 80004ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80004ce:	f023 0302 	bic.w	r3, r3, #2
 80004d2:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	699b      	ldr	r3, [r3, #24]
 80004d8:	039a      	lsls	r2, r3, #14
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80004de:	005b      	lsls	r3, r3, #1
 80004e0:	4313      	orrs	r3, r2
 80004e2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80004e4:	4313      	orrs	r3, r2
 80004e6:	66bb      	str	r3, [r7, #104]	; 0x68
                       ADC_CFGR_DMACONTREQ(hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	681a      	ldr	r2, [r3, #0]
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	68d9      	ldr	r1, [r3, #12]
 80004f2:	4b21      	ldr	r3, [pc, #132]	; (8000578 <HAL_ADC_Init+0x318>)
 80004f4:	400b      	ands	r3, r1
 80004f6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80004f8:	430b      	orrs	r3, r1
 80004fa:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	691b      	ldr	r3, [r3, #16]
 8000500:	2b01      	cmp	r3, #1
 8000502:	d10c      	bne.n	800051e <HAL_ADC_Init+0x2be>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	687a      	ldr	r2, [r7, #4]
 800050a:	6812      	ldr	r2, [r2, #0]
 800050c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800050e:	f022 010f 	bic.w	r1, r2, #15
 8000512:	687a      	ldr	r2, [r7, #4]
 8000514:	6a12      	ldr	r2, [r2, #32]
 8000516:	3a01      	subs	r2, #1
 8000518:	430a      	orrs	r2, r1
 800051a:	631a      	str	r2, [r3, #48]	; 0x30
 800051c:	e007      	b.n	800052e <HAL_ADC_Init+0x2ce>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	687a      	ldr	r2, [r7, #4]
 8000524:	6812      	ldr	r2, [r2, #0]
 8000526:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8000528:	f022 020f 	bic.w	r2, r2, #15
 800052c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	2200      	movs	r2, #0
 8000532:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000538:	f023 0303 	bic.w	r3, r3, #3
 800053c:	f043 0201 	orr.w	r2, r3, #1
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	645a      	str	r2, [r3, #68]	; 0x44
 8000544:	e00a      	b.n	800055c <HAL_ADC_Init+0x2fc>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800054a:	f023 0312 	bic.w	r3, r3, #18
 800054e:	f043 0210 	orr.w	r2, r3, #16
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	645a      	str	r2, [r3, #68]	; 0x44
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000556:	2301      	movs	r3, #1
 8000558:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 800055c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8000560:	4618      	mov	r0, r3
 8000562:	3770      	adds	r7, #112	; 0x70
 8000564:	46bd      	mov	sp, r7
 8000566:	bd80      	pop	{r7, pc}
 8000568:	20000000 	.word	0x20000000
 800056c:	431bde83 	.word	0x431bde83
 8000570:	50000300 	.word	0x50000300
 8000574:	50000100 	.word	0x50000100
 8000578:	fff0c007 	.word	0xfff0c007

0800057c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800058a:	4618      	mov	r0, r3
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
	...

08000598 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000598:	b490      	push	{r4, r7}
 800059a:	b09c      	sub	sp, #112	; 0x70
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
 80005a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80005a2:	2300      	movs	r3, #0
 80005a4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80005a8:	2300      	movs	r3, #0
 80005aa:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80005b2:	2b01      	cmp	r3, #1
 80005b4:	d101      	bne.n	80005ba <HAL_ADC_ConfigChannel+0x22>
 80005b6:	2302      	movs	r3, #2
 80005b8:	e2a3      	b.n	8000b02 <HAL_ADC_ConfigChannel+0x56a>
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	2201      	movs	r2, #1
 80005be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	689b      	ldr	r3, [r3, #8]
 80005c8:	f003 0304 	and.w	r3, r3, #4
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	f040 8287 	bne.w	8000ae0 <HAL_ADC_ConfigChannel+0x548>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	685b      	ldr	r3, [r3, #4]
 80005d6:	2b04      	cmp	r3, #4
 80005d8:	d81c      	bhi.n	8000614 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	6819      	ldr	r1, [r3, #0]
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80005e4:	683b      	ldr	r3, [r7, #0]
 80005e6:	685a      	ldr	r2, [r3, #4]
 80005e8:	4613      	mov	r3, r2
 80005ea:	005b      	lsls	r3, r3, #1
 80005ec:	4413      	add	r3, r2
 80005ee:	005b      	lsls	r3, r3, #1
 80005f0:	461a      	mov	r2, r3
 80005f2:	231f      	movs	r3, #31
 80005f4:	4093      	lsls	r3, r2
 80005f6:	43db      	mvns	r3, r3
 80005f8:	4018      	ands	r0, r3
 80005fa:	683b      	ldr	r3, [r7, #0]
 80005fc:	681c      	ldr	r4, [r3, #0]
 80005fe:	683b      	ldr	r3, [r7, #0]
 8000600:	685a      	ldr	r2, [r3, #4]
 8000602:	4613      	mov	r3, r2
 8000604:	005b      	lsls	r3, r3, #1
 8000606:	4413      	add	r3, r2
 8000608:	005b      	lsls	r3, r3, #1
 800060a:	fa04 f303 	lsl.w	r3, r4, r3
 800060e:	4303      	orrs	r3, r0
 8000610:	630b      	str	r3, [r1, #48]	; 0x30
 8000612:	e063      	b.n	80006dc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8000614:	683b      	ldr	r3, [r7, #0]
 8000616:	685b      	ldr	r3, [r3, #4]
 8000618:	2b09      	cmp	r3, #9
 800061a:	d81e      	bhi.n	800065a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	6819      	ldr	r1, [r3, #0]
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	685a      	ldr	r2, [r3, #4]
 800062a:	4613      	mov	r3, r2
 800062c:	005b      	lsls	r3, r3, #1
 800062e:	4413      	add	r3, r2
 8000630:	005b      	lsls	r3, r3, #1
 8000632:	3b1e      	subs	r3, #30
 8000634:	221f      	movs	r2, #31
 8000636:	fa02 f303 	lsl.w	r3, r2, r3
 800063a:	43db      	mvns	r3, r3
 800063c:	4018      	ands	r0, r3
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	681c      	ldr	r4, [r3, #0]
 8000642:	683b      	ldr	r3, [r7, #0]
 8000644:	685a      	ldr	r2, [r3, #4]
 8000646:	4613      	mov	r3, r2
 8000648:	005b      	lsls	r3, r3, #1
 800064a:	4413      	add	r3, r2
 800064c:	005b      	lsls	r3, r3, #1
 800064e:	3b1e      	subs	r3, #30
 8000650:	fa04 f303 	lsl.w	r3, r4, r3
 8000654:	4303      	orrs	r3, r0
 8000656:	634b      	str	r3, [r1, #52]	; 0x34
 8000658:	e040      	b.n	80006dc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	685b      	ldr	r3, [r3, #4]
 800065e:	2b0e      	cmp	r3, #14
 8000660:	d81e      	bhi.n	80006a0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	6819      	ldr	r1, [r3, #0]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	685a      	ldr	r2, [r3, #4]
 8000670:	4613      	mov	r3, r2
 8000672:	005b      	lsls	r3, r3, #1
 8000674:	4413      	add	r3, r2
 8000676:	005b      	lsls	r3, r3, #1
 8000678:	3b3c      	subs	r3, #60	; 0x3c
 800067a:	221f      	movs	r2, #31
 800067c:	fa02 f303 	lsl.w	r3, r2, r3
 8000680:	43db      	mvns	r3, r3
 8000682:	4018      	ands	r0, r3
 8000684:	683b      	ldr	r3, [r7, #0]
 8000686:	681c      	ldr	r4, [r3, #0]
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	685a      	ldr	r2, [r3, #4]
 800068c:	4613      	mov	r3, r2
 800068e:	005b      	lsls	r3, r3, #1
 8000690:	4413      	add	r3, r2
 8000692:	005b      	lsls	r3, r3, #1
 8000694:	3b3c      	subs	r3, #60	; 0x3c
 8000696:	fa04 f303 	lsl.w	r3, r4, r3
 800069a:	4303      	orrs	r3, r0
 800069c:	638b      	str	r3, [r1, #56]	; 0x38
 800069e:	e01d      	b.n	80006dc <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	6819      	ldr	r1, [r3, #0]
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	685a      	ldr	r2, [r3, #4]
 80006ae:	4613      	mov	r3, r2
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	4413      	add	r3, r2
 80006b4:	005b      	lsls	r3, r3, #1
 80006b6:	3b5a      	subs	r3, #90	; 0x5a
 80006b8:	221f      	movs	r2, #31
 80006ba:	fa02 f303 	lsl.w	r3, r2, r3
 80006be:	43db      	mvns	r3, r3
 80006c0:	4018      	ands	r0, r3
 80006c2:	683b      	ldr	r3, [r7, #0]
 80006c4:	681c      	ldr	r4, [r3, #0]
 80006c6:	683b      	ldr	r3, [r7, #0]
 80006c8:	685a      	ldr	r2, [r3, #4]
 80006ca:	4613      	mov	r3, r2
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	4413      	add	r3, r2
 80006d0:	005b      	lsls	r3, r3, #1
 80006d2:	3b5a      	subs	r3, #90	; 0x5a
 80006d4:	fa04 f303 	lsl.w	r3, r4, r3
 80006d8:	4303      	orrs	r3, r0
 80006da:	63cb      	str	r3, [r1, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	689b      	ldr	r3, [r3, #8]
 80006e2:	f003 030c 	and.w	r3, r3, #12
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	f040 80e5 	bne.w	80008b6 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2b09      	cmp	r3, #9
 80006f2:	d91c      	bls.n	800072e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	6819      	ldr	r1, [r3, #0]
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	6998      	ldr	r0, [r3, #24]
 80006fe:	683b      	ldr	r3, [r7, #0]
 8000700:	681a      	ldr	r2, [r3, #0]
 8000702:	4613      	mov	r3, r2
 8000704:	005b      	lsls	r3, r3, #1
 8000706:	4413      	add	r3, r2
 8000708:	3b1e      	subs	r3, #30
 800070a:	2207      	movs	r2, #7
 800070c:	fa02 f303 	lsl.w	r3, r2, r3
 8000710:	43db      	mvns	r3, r3
 8000712:	4018      	ands	r0, r3
 8000714:	683b      	ldr	r3, [r7, #0]
 8000716:	689c      	ldr	r4, [r3, #8]
 8000718:	683b      	ldr	r3, [r7, #0]
 800071a:	681a      	ldr	r2, [r3, #0]
 800071c:	4613      	mov	r3, r2
 800071e:	005b      	lsls	r3, r3, #1
 8000720:	4413      	add	r3, r2
 8000722:	3b1e      	subs	r3, #30
 8000724:	fa04 f303 	lsl.w	r3, r4, r3
 8000728:	4303      	orrs	r3, r0
 800072a:	618b      	str	r3, [r1, #24]
 800072c:	e019      	b.n	8000762 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	6819      	ldr	r1, [r3, #0]
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	6958      	ldr	r0, [r3, #20]
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	681a      	ldr	r2, [r3, #0]
 800073c:	4613      	mov	r3, r2
 800073e:	005b      	lsls	r3, r3, #1
 8000740:	4413      	add	r3, r2
 8000742:	2207      	movs	r2, #7
 8000744:	fa02 f303 	lsl.w	r3, r2, r3
 8000748:	43db      	mvns	r3, r3
 800074a:	4018      	ands	r0, r3
 800074c:	683b      	ldr	r3, [r7, #0]
 800074e:	689c      	ldr	r4, [r3, #8]
 8000750:	683b      	ldr	r3, [r7, #0]
 8000752:	681a      	ldr	r2, [r3, #0]
 8000754:	4613      	mov	r3, r2
 8000756:	005b      	lsls	r3, r3, #1
 8000758:	4413      	add	r3, r2
 800075a:	fa04 f303 	lsl.w	r3, r4, r3
 800075e:	4303      	orrs	r3, r0
 8000760:	614b      	str	r3, [r1, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	695a      	ldr	r2, [r3, #20]
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	68db      	ldr	r3, [r3, #12]
 800076c:	08db      	lsrs	r3, r3, #3
 800076e:	f003 0303 	and.w	r3, r3, #3
 8000772:	005b      	lsls	r3, r3, #1
 8000774:	fa02 f303 	lsl.w	r3, r2, r3
 8000778:	66bb      	str	r3, [r7, #104]	; 0x68
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800077a:	683b      	ldr	r3, [r7, #0]
 800077c:	691b      	ldr	r3, [r3, #16]
 800077e:	3b01      	subs	r3, #1
 8000780:	2b03      	cmp	r3, #3
 8000782:	d84f      	bhi.n	8000824 <HAL_ADC_ConfigChannel+0x28c>
 8000784:	a201      	add	r2, pc, #4	; (adr r2, 800078c <HAL_ADC_ConfigChannel+0x1f4>)
 8000786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800078a:	bf00      	nop
 800078c:	0800079d 	.word	0x0800079d
 8000790:	080007bf 	.word	0x080007bf
 8000794:	080007e1 	.word	0x080007e1
 8000798:	08000803 	.word	0x08000803
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681a      	ldr	r2, [r3, #0]
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	6e19      	ldr	r1, [r3, #96]	; 0x60
 80007a6:	4b9c      	ldr	r3, [pc, #624]	; (8000a18 <HAL_ADC_ConfigChannel+0x480>)
 80007a8:	400b      	ands	r3, r1
 80007aa:	6839      	ldr	r1, [r7, #0]
 80007ac:	6809      	ldr	r1, [r1, #0]
 80007ae:	0688      	lsls	r0, r1, #26
 80007b0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80007b2:	4301      	orrs	r1, r0
 80007b4:	430b      	orrs	r3, r1
 80007b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007ba:	6613      	str	r3, [r2, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80007bc:	e07b      	b.n	80008b6 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	6e59      	ldr	r1, [r3, #100]	; 0x64
 80007c8:	4b93      	ldr	r3, [pc, #588]	; (8000a18 <HAL_ADC_ConfigChannel+0x480>)
 80007ca:	400b      	ands	r3, r1
 80007cc:	6839      	ldr	r1, [r7, #0]
 80007ce:	6809      	ldr	r1, [r1, #0]
 80007d0:	0688      	lsls	r0, r1, #26
 80007d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80007d4:	4301      	orrs	r1, r0
 80007d6:	430b      	orrs	r3, r1
 80007d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007dc:	6653      	str	r3, [r2, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80007de:	e06a      	b.n	80008b6 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80007ea:	4b8b      	ldr	r3, [pc, #556]	; (8000a18 <HAL_ADC_ConfigChannel+0x480>)
 80007ec:	400b      	ands	r3, r1
 80007ee:	6839      	ldr	r1, [r7, #0]
 80007f0:	6809      	ldr	r1, [r1, #0]
 80007f2:	0688      	lsls	r0, r1, #26
 80007f4:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80007f6:	4301      	orrs	r1, r0
 80007f8:	430b      	orrs	r3, r1
 80007fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80007fe:	6693      	str	r3, [r2, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000800:	e059      	b.n	80008b6 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 800080c:	4b82      	ldr	r3, [pc, #520]	; (8000a18 <HAL_ADC_ConfigChannel+0x480>)
 800080e:	400b      	ands	r3, r1
 8000810:	6839      	ldr	r1, [r7, #0]
 8000812:	6809      	ldr	r1, [r1, #0]
 8000814:	0688      	lsls	r0, r1, #26
 8000816:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8000818:	4301      	orrs	r1, r0
 800081a:	430b      	orrs	r3, r1
 800081c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000820:	66d3      	str	r3, [r2, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8000822:	e048      	b.n	80008b6 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800082a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	069b      	lsls	r3, r3, #26
 8000834:	429a      	cmp	r2, r3
 8000836:	d107      	bne.n	8000848 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	687a      	ldr	r2, [r7, #4]
 800083e:	6812      	ldr	r2, [r2, #0]
 8000840:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8000842:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000846:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800084e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	069b      	lsls	r3, r3, #26
 8000858:	429a      	cmp	r2, r3
 800085a:	d107      	bne.n	800086c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	687a      	ldr	r2, [r7, #4]
 8000862:	6812      	ldr	r2, [r2, #0]
 8000864:	6e52      	ldr	r2, [r2, #100]	; 0x64
 8000866:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800086a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000872:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	069b      	lsls	r3, r3, #26
 800087c:	429a      	cmp	r2, r3
 800087e:	d107      	bne.n	8000890 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	687a      	ldr	r2, [r7, #4]
 8000886:	6812      	ldr	r2, [r2, #0]
 8000888:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800088a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800088e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8000896:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	069b      	lsls	r3, r3, #26
 80008a0:	429a      	cmp	r2, r3
 80008a2:	d107      	bne.n	80008b4 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	6812      	ldr	r2, [r2, #0]
 80008ac:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80008ae:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80008b2:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80008b4:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	689b      	ldr	r3, [r3, #8]
 80008bc:	f003 0303 	and.w	r3, r3, #3
 80008c0:	2b01      	cmp	r3, #1
 80008c2:	d108      	bne.n	80008d6 <HAL_ADC_ConfigChannel+0x33e>
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	2b01      	cmp	r3, #1
 80008d0:	d101      	bne.n	80008d6 <HAL_ADC_ConfigChannel+0x33e>
 80008d2:	2301      	movs	r3, #1
 80008d4:	e000      	b.n	80008d8 <HAL_ADC_ConfigChannel+0x340>
 80008d6:	2300      	movs	r3, #0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	f040 810c 	bne.w	8000af6 <HAL_ADC_ConfigChannel+0x55e>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	68db      	ldr	r3, [r3, #12]
 80008e2:	2b01      	cmp	r3, #1
 80008e4:	d00f      	beq.n	8000906 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	6812      	ldr	r2, [r2, #0]
 80008ee:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 80008f2:	683a      	ldr	r2, [r7, #0]
 80008f4:	6812      	ldr	r2, [r2, #0]
 80008f6:	2001      	movs	r0, #1
 80008f8:	fa00 f202 	lsl.w	r2, r0, r2
 80008fc:	43d2      	mvns	r2, r2
 80008fe:	400a      	ands	r2, r1
 8000900:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8000904:	e04a      	b.n	800099c <HAL_ADC_ConfigChannel+0x404>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	687a      	ldr	r2, [r7, #4]
 800090c:	6812      	ldr	r2, [r2, #0]
 800090e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8000912:	683a      	ldr	r2, [r7, #0]
 8000914:	6812      	ldr	r2, [r2, #0]
 8000916:	2001      	movs	r0, #1
 8000918:	fa00 f202 	lsl.w	r2, r0, r2
 800091c:	430a      	orrs	r2, r1
 800091e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8000922:	683b      	ldr	r3, [r7, #0]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	2b09      	cmp	r3, #9
 8000928:	d91c      	bls.n	8000964 <HAL_ADC_ConfigChannel+0x3cc>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	6819      	ldr	r1, [r3, #0]
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	6998      	ldr	r0, [r3, #24]
 8000934:	683b      	ldr	r3, [r7, #0]
 8000936:	681a      	ldr	r2, [r3, #0]
 8000938:	4613      	mov	r3, r2
 800093a:	005b      	lsls	r3, r3, #1
 800093c:	4413      	add	r3, r2
 800093e:	3b1b      	subs	r3, #27
 8000940:	2207      	movs	r2, #7
 8000942:	fa02 f303 	lsl.w	r3, r2, r3
 8000946:	43db      	mvns	r3, r3
 8000948:	4018      	ands	r0, r3
 800094a:	683b      	ldr	r3, [r7, #0]
 800094c:	689c      	ldr	r4, [r3, #8]
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	4613      	mov	r3, r2
 8000954:	005b      	lsls	r3, r3, #1
 8000956:	4413      	add	r3, r2
 8000958:	3b1b      	subs	r3, #27
 800095a:	fa04 f303 	lsl.w	r3, r4, r3
 800095e:	4303      	orrs	r3, r0
 8000960:	618b      	str	r3, [r1, #24]
 8000962:	e01b      	b.n	800099c <HAL_ADC_ConfigChannel+0x404>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	6819      	ldr	r1, [r3, #0]
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	6958      	ldr	r0, [r3, #20]
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	1c5a      	adds	r2, r3, #1
 8000974:	4613      	mov	r3, r2
 8000976:	005b      	lsls	r3, r3, #1
 8000978:	4413      	add	r3, r2
 800097a:	2207      	movs	r2, #7
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	43db      	mvns	r3, r3
 8000982:	4018      	ands	r0, r3
 8000984:	683b      	ldr	r3, [r7, #0]
 8000986:	689c      	ldr	r4, [r3, #8]
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	1c5a      	adds	r2, r3, #1
 800098e:	4613      	mov	r3, r2
 8000990:	005b      	lsls	r3, r3, #1
 8000992:	4413      	add	r3, r2
 8000994:	fa04 f303 	lsl.w	r3, r4, r3
 8000998:	4303      	orrs	r3, r0
 800099a:	614b      	str	r3, [r1, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800099c:	4b1f      	ldr	r3, [pc, #124]	; (8000a1c <HAL_ADC_ConfigChannel+0x484>)
 800099e:	667b      	str	r3, [r7, #100]	; 0x64
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2b10      	cmp	r3, #16
 80009a6:	d105      	bne.n	80009b4 <HAL_ADC_ConfigChannel+0x41c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80009a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009aa:	689b      	ldr	r3, [r3, #8]
 80009ac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d015      	beq.n	80009e0 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80009b8:	2b11      	cmp	r3, #17
 80009ba:	d105      	bne.n	80009c8 <HAL_ADC_ConfigChannel+0x430>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80009bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009be:	689b      	ldr	r3, [r3, #8]
 80009c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d00b      	beq.n	80009e0 <HAL_ADC_ConfigChannel+0x448>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80009cc:	2b12      	cmp	r3, #18
 80009ce:	f040 8092 	bne.w	8000af6 <HAL_ADC_ConfigChannel+0x55e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80009d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80009d4:	689b      	ldr	r3, [r3, #8]
 80009d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80009da:	2b00      	cmp	r3, #0
 80009dc:	f040 808b 	bne.w	8000af6 <HAL_ADC_ConfigChannel+0x55e>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80009e8:	d102      	bne.n	80009f0 <HAL_ADC_ConfigChannel+0x458>
 80009ea:	4b0d      	ldr	r3, [pc, #52]	; (8000a20 <HAL_ADC_ConfigChannel+0x488>)
 80009ec:	613b      	str	r3, [r7, #16]
 80009ee:	e002      	b.n	80009f6 <HAL_ADC_ConfigChannel+0x45e>
 80009f0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80009f4:	613b      	str	r3, [r7, #16]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	689b      	ldr	r3, [r3, #8]
 80009fc:	f003 0303 	and.w	r3, r3, #3
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d10f      	bne.n	8000a24 <HAL_ADC_ConfigChannel+0x48c>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	f003 0301 	and.w	r3, r3, #1
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d108      	bne.n	8000a24 <HAL_ADC_ConfigChannel+0x48c>
 8000a12:	2301      	movs	r3, #1
 8000a14:	e007      	b.n	8000a26 <HAL_ADC_ConfigChannel+0x48e>
 8000a16:	bf00      	nop
 8000a18:	83fff000 	.word	0x83fff000
 8000a1c:	50000300 	.word	0x50000300
 8000a20:	50000100 	.word	0x50000100
 8000a24:	2300      	movs	r3, #0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d150      	bne.n	8000acc <HAL_ADC_ConfigChannel+0x534>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000a2a:	693b      	ldr	r3, [r7, #16]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d010      	beq.n	8000a52 <HAL_ADC_ConfigChannel+0x4ba>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000a30:	693b      	ldr	r3, [r7, #16]
 8000a32:	689b      	ldr	r3, [r3, #8]
 8000a34:	f003 0303 	and.w	r3, r3, #3
 8000a38:	2b01      	cmp	r3, #1
 8000a3a:	d107      	bne.n	8000a4c <HAL_ADC_ConfigChannel+0x4b4>
 8000a3c:	693b      	ldr	r3, [r7, #16]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	f003 0301 	and.w	r3, r3, #1
 8000a44:	2b01      	cmp	r3, #1
 8000a46:	d101      	bne.n	8000a4c <HAL_ADC_ConfigChannel+0x4b4>
 8000a48:	2301      	movs	r3, #1
 8000a4a:	e000      	b.n	8000a4e <HAL_ADC_ConfigChannel+0x4b6>
 8000a4c:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d13c      	bne.n	8000acc <HAL_ADC_ConfigChannel+0x534>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	2b10      	cmp	r3, #16
 8000a58:	d11d      	bne.n	8000a96 <HAL_ADC_ConfigChannel+0x4fe>
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000a62:	d118      	bne.n	8000a96 <HAL_ADC_ConfigChannel+0x4fe>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8000a64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a66:	689b      	ldr	r3, [r3, #8]
 8000a68:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8000a6c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000a6e:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000a70:	4b26      	ldr	r3, [pc, #152]	; (8000b0c <HAL_ADC_ConfigChannel+0x574>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a26      	ldr	r2, [pc, #152]	; (8000b10 <HAL_ADC_ConfigChannel+0x578>)
 8000a76:	fba2 2303 	umull	r2, r3, r2, r3
 8000a7a:	0c9a      	lsrs	r2, r3, #18
 8000a7c:	4613      	mov	r3, r2
 8000a7e:	009b      	lsls	r3, r3, #2
 8000a80:	4413      	add	r3, r2
 8000a82:	005b      	lsls	r3, r3, #1
 8000a84:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8000a86:	e002      	b.n	8000a8e <HAL_ADC_ConfigChannel+0x4f6>
          {
            wait_loop_index--;
 8000a88:	68fb      	ldr	r3, [r7, #12]
 8000a8a:	3b01      	subs	r3, #1
 8000a8c:	60fb      	str	r3, [r7, #12]
          while(wait_loop_index != 0U)
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d1f9      	bne.n	8000a88 <HAL_ADC_ConfigChannel+0x4f0>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000a94:	e02e      	b.n	8000af4 <HAL_ADC_ConfigChannel+0x55c>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	2b11      	cmp	r3, #17
 8000a9c:	d10b      	bne.n	8000ab6 <HAL_ADC_ConfigChannel+0x51e>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000aa6:	d106      	bne.n	8000ab6 <HAL_ADC_ConfigChannel+0x51e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8000aa8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000aaa:	689b      	ldr	r3, [r3, #8]
 8000aac:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8000ab0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ab2:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000ab4:	e01e      	b.n	8000af4 <HAL_ADC_ConfigChannel+0x55c>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	2b12      	cmp	r3, #18
 8000abc:	d11a      	bne.n	8000af4 <HAL_ADC_ConfigChannel+0x55c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8000abe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ac0:	689b      	ldr	r3, [r3, #8]
 8000ac2:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8000ac6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ac8:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000aca:	e013      	b.n	8000af4 <HAL_ADC_ConfigChannel+0x55c>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ad0:	f043 0220 	orr.w	r2, r3, #32
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	645a      	str	r2, [r3, #68]	; 0x44
        
        tmp_hal_status = HAL_ERROR;
 8000ad8:	2301      	movs	r3, #1
 8000ada:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8000ade:	e00a      	b.n	8000af6 <HAL_ADC_ConfigChannel+0x55e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ae4:	f043 0220 	orr.w	r2, r3, #32
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8000aec:	2301      	movs	r3, #1
 8000aee:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 8000af2:	e000      	b.n	8000af6 <HAL_ADC_ConfigChannel+0x55e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000af4:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2200      	movs	r2, #0
 8000afa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 8000afe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3770      	adds	r7, #112	; 0x70
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc90      	pop	{r4, r7}
 8000b0a:	4770      	bx	lr
 8000b0c:	20000000 	.word	0x20000000
 8000b10:	431bde83 	.word	0x431bde83

08000b14 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b09b      	sub	sp, #108	; 0x6c
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000b2c:	d102      	bne.n	8000b34 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8000b2e:	4b59      	ldr	r3, [pc, #356]	; (8000c94 <HAL_ADCEx_MultiModeConfigChannel+0x180>)
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	e002      	b.n	8000b3a <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8000b34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000b38:	60fb      	str	r3, [r7, #12]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d101      	bne.n	8000b44 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8000b40:	2301      	movs	r3, #1
 8000b42:	e0a1      	b.n	8000c88 <HAL_ADCEx_MultiModeConfigChannel+0x174>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8000b4a:	2b01      	cmp	r3, #1
 8000b4c:	d101      	bne.n	8000b52 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8000b4e:	2302      	movs	r3, #2
 8000b50:	e09a      	b.n	8000c88 <HAL_ADCEx_MultiModeConfigChannel+0x174>
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	2201      	movs	r2, #1
 8000b56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	689b      	ldr	r3, [r3, #8]
 8000b60:	f003 0304 	and.w	r3, r3, #4
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d17e      	bne.n	8000c66 <HAL_ADCEx_MultiModeConfigChannel+0x152>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	689b      	ldr	r3, [r3, #8]
 8000b6c:	f003 0304 	and.w	r3, r3, #4
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d178      	bne.n	8000c66 <HAL_ADCEx_MultiModeConfigChannel+0x152>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b74:	4b48      	ldr	r3, [pc, #288]	; (8000c98 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8000b76:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d03f      	beq.n	8000c00 <HAL_ADCEx_MultiModeConfigChannel+0xec>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8000b80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000b82:	689b      	ldr	r3, [r3, #8]
 8000b84:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	6859      	ldr	r1, [r3, #4]
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b90:	035b      	lsls	r3, r3, #13
 8000b92:	430b      	orrs	r3, r1
 8000b94:	431a      	orrs	r2, r3
 8000b96:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000b98:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	689b      	ldr	r3, [r3, #8]
 8000ba0:	f003 0303 	and.w	r3, r3, #3
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d108      	bne.n	8000bba <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f003 0301 	and.w	r3, r3, #1
 8000bb2:	2b01      	cmp	r3, #1
 8000bb4:	d101      	bne.n	8000bba <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	e000      	b.n	8000bbc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8000bba:	2300      	movs	r3, #0
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d15c      	bne.n	8000c7a <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	689b      	ldr	r3, [r3, #8]
 8000bc4:	f003 0303 	and.w	r3, r3, #3
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d107      	bne.n	8000bdc <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f003 0301 	and.w	r3, r3, #1
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d101      	bne.n	8000bdc <HAL_ADCEx_MultiModeConfigChannel+0xc8>
 8000bd8:	2301      	movs	r3, #1
 8000bda:	e000      	b.n	8000bde <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8000bdc:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d14b      	bne.n	8000c7a <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8000be2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000be4:	689b      	ldr	r3, [r3, #8]
 8000be6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8000bea:	f023 030f 	bic.w	r3, r3, #15
 8000bee:	683a      	ldr	r2, [r7, #0]
 8000bf0:	6811      	ldr	r1, [r2, #0]
 8000bf2:	683a      	ldr	r2, [r7, #0]
 8000bf4:	6892      	ldr	r2, [r2, #8]
 8000bf6:	430a      	orrs	r2, r1
 8000bf8:	431a      	orrs	r2, r3
 8000bfa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000bfc:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000bfe:	e03c      	b.n	8000c7a <HAL_ADCEx_MultiModeConfigChannel+0x166>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000c00:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000c02:	689b      	ldr	r3, [r3, #8]
 8000c04:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000c08:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000c0a:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	f003 0303 	and.w	r3, r3, #3
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d108      	bne.n	8000c2c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f003 0301 	and.w	r3, r3, #1
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d101      	bne.n	8000c2c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8000c28:	2301      	movs	r3, #1
 8000c2a:	e000      	b.n	8000c2e <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d123      	bne.n	8000c7a <HAL_ADCEx_MultiModeConfigChannel+0x166>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	689b      	ldr	r3, [r3, #8]
 8000c36:	f003 0303 	and.w	r3, r3, #3
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d107      	bne.n	8000c4e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f003 0301 	and.w	r3, r3, #1
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d101      	bne.n	8000c4e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	e000      	b.n	8000c50 <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8000c4e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d112      	bne.n	8000c7a <HAL_ADCEx_MultiModeConfigChannel+0x166>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8000c54:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8000c56:	689b      	ldr	r3, [r3, #8]
 8000c58:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8000c5c:	f023 030f 	bic.w	r3, r3, #15
 8000c60:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8000c62:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000c64:	e009      	b.n	8000c7a <HAL_ADCEx_MultiModeConfigChannel+0x166>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c6a:	f043 0220 	orr.w	r2, r3, #32
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8000c72:	2301      	movs	r3, #1
 8000c74:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8000c78:	e000      	b.n	8000c7c <HAL_ADCEx_MultiModeConfigChannel+0x168>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000c7a:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Return function status */
  return tmp_hal_status;
 8000c84:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
} 
 8000c88:	4618      	mov	r0, r3
 8000c8a:	376c      	adds	r7, #108	; 0x6c
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c92:	4770      	bx	lr
 8000c94:	50000100 	.word	0x50000100
 8000c98:	50000300 	.word	0x50000300

08000c9c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b084      	sub	sp, #16
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	689b      	ldr	r3, [r3, #8]
 8000cae:	f003 0303 	and.w	r3, r3, #3
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	d108      	bne.n	8000cc8 <ADC_Disable+0x2c>
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f003 0301 	and.w	r3, r3, #1
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d101      	bne.n	8000cc8 <ADC_Disable+0x2c>
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	e000      	b.n	8000cca <ADC_Disable+0x2e>
 8000cc8:	2300      	movs	r3, #0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d040      	beq.n	8000d50 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	f003 030d 	and.w	r3, r3, #13
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d10f      	bne.n	8000cfc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	6812      	ldr	r2, [r2, #0]
 8000ce4:	6892      	ldr	r2, [r2, #8]
 8000ce6:	f042 0202 	orr.w	r2, r2, #2
 8000cea:	609a      	str	r2, [r3, #8]
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	2203      	movs	r2, #3
 8000cf2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8000cf4:	f7ff faa8 	bl	8000248 <HAL_GetTick>
 8000cf8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000cfa:	e022      	b.n	8000d42 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d00:	f043 0210 	orr.w	r2, r3, #16
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	645a      	str	r2, [r3, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d0c:	f043 0201 	orr.w	r2, r3, #1
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	649a      	str	r2, [r3, #72]	; 0x48
      return HAL_ERROR;
 8000d14:	2301      	movs	r3, #1
 8000d16:	e01c      	b.n	8000d52 <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000d18:	f7ff fa96 	bl	8000248 <HAL_GetTick>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d90d      	bls.n	8000d42 <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d2a:	f043 0210 	orr.w	r2, r3, #16
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d36:	f043 0201 	orr.w	r2, r3, #1
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	649a      	str	r2, [r3, #72]	; 0x48
        
        return HAL_ERROR;
 8000d3e:	2301      	movs	r3, #1
 8000d40:	e007      	b.n	8000d52 <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	689b      	ldr	r3, [r3, #8]
 8000d48:	f003 0301 	and.w	r3, r3, #1
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d1e3      	bne.n	8000d18 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000d50:	2300      	movs	r3, #0
}
 8000d52:	4618      	mov	r0, r3
 8000d54:	3710      	adds	r7, #16
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
	...

08000d5c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b085      	sub	sp, #20
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	f003 0307 	and.w	r3, r3, #7
 8000d6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d6c:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <NVIC_SetPriorityGrouping+0x44>)
 8000d6e:	68db      	ldr	r3, [r3, #12]
 8000d70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d72:	68ba      	ldr	r2, [r7, #8]
 8000d74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d78:	4013      	ands	r3, r2
 8000d7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d80:	68bb      	ldr	r3, [r7, #8]
 8000d82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d8e:	4a04      	ldr	r2, [pc, #16]	; (8000da0 <NVIC_SetPriorityGrouping+0x44>)
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	60d3      	str	r3, [r2, #12]
}
 8000d94:	bf00      	nop
 8000d96:	3714      	adds	r7, #20
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000da8:	4b04      	ldr	r3, [pc, #16]	; (8000dbc <NVIC_GetPriorityGrouping+0x18>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	0a1b      	lsrs	r3, r3, #8
 8000dae:	f003 0307 	and.w	r3, r3, #7
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000dca:	4909      	ldr	r1, [pc, #36]	; (8000df0 <NVIC_EnableIRQ+0x30>)
 8000dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dd0:	095b      	lsrs	r3, r3, #5
 8000dd2:	79fa      	ldrb	r2, [r7, #7]
 8000dd4:	f002 021f 	and.w	r2, r2, #31
 8000dd8:	2001      	movs	r0, #1
 8000dda:	fa00 f202 	lsl.w	r2, r0, r2
 8000dde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000de2:	bf00      	nop
 8000de4:	370c      	adds	r7, #12
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	e000e100 	.word	0xe000e100

08000df4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000df4:	b480      	push	{r7}
 8000df6:	b083      	sub	sp, #12
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	6039      	str	r1, [r7, #0]
 8000dfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	da0b      	bge.n	8000e20 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e08:	490d      	ldr	r1, [pc, #52]	; (8000e40 <NVIC_SetPriority+0x4c>)
 8000e0a:	79fb      	ldrb	r3, [r7, #7]
 8000e0c:	f003 030f 	and.w	r3, r3, #15
 8000e10:	3b04      	subs	r3, #4
 8000e12:	683a      	ldr	r2, [r7, #0]
 8000e14:	b2d2      	uxtb	r2, r2
 8000e16:	0112      	lsls	r2, r2, #4
 8000e18:	b2d2      	uxtb	r2, r2
 8000e1a:	440b      	add	r3, r1
 8000e1c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e1e:	e009      	b.n	8000e34 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e20:	4908      	ldr	r1, [pc, #32]	; (8000e44 <NVIC_SetPriority+0x50>)
 8000e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e26:	683a      	ldr	r2, [r7, #0]
 8000e28:	b2d2      	uxtb	r2, r2
 8000e2a:	0112      	lsls	r2, r2, #4
 8000e2c:	b2d2      	uxtb	r2, r2
 8000e2e:	440b      	add	r3, r1
 8000e30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e34:	bf00      	nop
 8000e36:	370c      	adds	r7, #12
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	e000ed00 	.word	0xe000ed00
 8000e44:	e000e100 	.word	0xe000e100

08000e48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	b089      	sub	sp, #36	; 0x24
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	60f8      	str	r0, [r7, #12]
 8000e50:	60b9      	str	r1, [r7, #8]
 8000e52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	f003 0307 	and.w	r3, r3, #7
 8000e5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e5c:	69fb      	ldr	r3, [r7, #28]
 8000e5e:	f1c3 0307 	rsb	r3, r3, #7
 8000e62:	2b04      	cmp	r3, #4
 8000e64:	bf28      	it	cs
 8000e66:	2304      	movcs	r3, #4
 8000e68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	3304      	adds	r3, #4
 8000e6e:	2b06      	cmp	r3, #6
 8000e70:	d902      	bls.n	8000e78 <NVIC_EncodePriority+0x30>
 8000e72:	69fb      	ldr	r3, [r7, #28]
 8000e74:	3b03      	subs	r3, #3
 8000e76:	e000      	b.n	8000e7a <NVIC_EncodePriority+0x32>
 8000e78:	2300      	movs	r3, #0
 8000e7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	69bb      	ldr	r3, [r7, #24]
 8000e80:	fa02 f303 	lsl.w	r3, r2, r3
 8000e84:	1e5a      	subs	r2, r3, #1
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	401a      	ands	r2, r3
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e8e:	2101      	movs	r1, #1
 8000e90:	697b      	ldr	r3, [r7, #20]
 8000e92:	fa01 f303 	lsl.w	r3, r1, r3
 8000e96:	1e59      	subs	r1, r3, #1
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e9c:	4313      	orrs	r3, r2
         );
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3724      	adds	r7, #36	; 0x24
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
	...

08000eac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ebc:	d301      	bcc.n	8000ec2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	e00f      	b.n	8000ee2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ec2:	4a0a      	ldr	r2, [pc, #40]	; (8000eec <SysTick_Config+0x40>)
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eca:	210f      	movs	r1, #15
 8000ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ed0:	f7ff ff90 	bl	8000df4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ed4:	4b05      	ldr	r3, [pc, #20]	; (8000eec <SysTick_Config+0x40>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eda:	4b04      	ldr	r3, [pc, #16]	; (8000eec <SysTick_Config+0x40>)
 8000edc:	2207      	movs	r2, #7
 8000ede:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ee0:	2300      	movs	r3, #0
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3708      	adds	r7, #8
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	e000e010 	.word	0xe000e010

08000ef0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b082      	sub	sp, #8
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ef8:	6878      	ldr	r0, [r7, #4]
 8000efa:	f7ff ff2f 	bl	8000d5c <NVIC_SetPriorityGrouping>
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f06:	b580      	push	{r7, lr}
 8000f08:	b086      	sub	sp, #24
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	60b9      	str	r1, [r7, #8]
 8000f10:	607a      	str	r2, [r7, #4]
 8000f12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f18:	f7ff ff44 	bl	8000da4 <NVIC_GetPriorityGrouping>
 8000f1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	68b9      	ldr	r1, [r7, #8]
 8000f22:	6978      	ldr	r0, [r7, #20]
 8000f24:	f7ff ff90 	bl	8000e48 <NVIC_EncodePriority>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f2e:	4611      	mov	r1, r2
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff ff5f 	bl	8000df4 <NVIC_SetPriority>
}
 8000f36:	bf00      	nop
 8000f38:	3718      	adds	r7, #24
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}

08000f3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f3e:	b580      	push	{r7, lr}
 8000f40:	b082      	sub	sp, #8
 8000f42:	af00      	add	r7, sp, #0
 8000f44:	4603      	mov	r3, r0
 8000f46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff ff37 	bl	8000dc0 <NVIC_EnableIRQ>
}
 8000f52:	bf00      	nop
 8000f54:	3708      	adds	r7, #8
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b082      	sub	sp, #8
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f62:	6878      	ldr	r0, [r7, #4]
 8000f64:	f7ff ffa2 	bl	8000eac <SysTick_Config>
 8000f68:	4603      	mov	r3, r0
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
	...

08000f74 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2b04      	cmp	r3, #4
 8000f80:	d106      	bne.n	8000f90 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000f82:	4a09      	ldr	r2, [pc, #36]	; (8000fa8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f84:	4b08      	ldr	r3, [pc, #32]	; (8000fa8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f043 0304 	orr.w	r3, r3, #4
 8000f8c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000f8e:	e005      	b.n	8000f9c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000f90:	4a05      	ldr	r2, [pc, #20]	; (8000fa8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f92:	4b05      	ldr	r3, [pc, #20]	; (8000fa8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f023 0304 	bic.w	r3, r3, #4
 8000f9a:	6013      	str	r3, [r2, #0]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	e000e010 	.word	0xe000e010

08000fac <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000fb0:	f000 f802 	bl	8000fb8 <HAL_SYSTICK_Callback>
}
 8000fb4:	bf00      	nop
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
	...

08000fc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b087      	sub	sp, #28
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
 8000fd0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000fde:	e14e      	b.n	800127e <HAL_GPIO_Init+0x2b6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	2101      	movs	r1, #1
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8000fec:	4013      	ands	r3, r2
 8000fee:	60fb      	str	r3, [r7, #12]

    if(iocurrent)
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	f000 8140 	beq.w	8001278 <HAL_GPIO_Init+0x2b0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d003      	beq.n	8001008 <HAL_GPIO_Init+0x40>
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685b      	ldr	r3, [r3, #4]
 8001004:	2b12      	cmp	r3, #18
 8001006:	d123      	bne.n	8001050 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	08da      	lsrs	r2, r3, #3
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	3208      	adds	r2, #8
 8001010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001014:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	f003 0307 	and.w	r3, r3, #7
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	220f      	movs	r2, #15
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	43db      	mvns	r3, r3
 8001026:	693a      	ldr	r2, [r7, #16]
 8001028:	4013      	ands	r3, r2
 800102a:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	691a      	ldr	r2, [r3, #16]
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	f003 0307 	and.w	r3, r3, #7
 8001036:	009b      	lsls	r3, r3, #2
 8001038:	fa02 f303 	lsl.w	r3, r2, r3
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	4313      	orrs	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001042:	697b      	ldr	r3, [r7, #20]
 8001044:	08da      	lsrs	r2, r3, #3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	3208      	adds	r2, #8
 800104a:	6939      	ldr	r1, [r7, #16]
 800104c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001056:	697b      	ldr	r3, [r7, #20]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	2203      	movs	r2, #3
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	43db      	mvns	r3, r3
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	4013      	ands	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	f003 0203 	and.w	r2, r3, #3
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	fa02 f303 	lsl.w	r3, r2, r3
 8001078:	693a      	ldr	r2, [r7, #16]
 800107a:	4313      	orrs	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d00b      	beq.n	80010a4 <HAL_GPIO_Init+0xdc>
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	2b02      	cmp	r3, #2
 8001092:	d007      	beq.n	80010a4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001098:	2b11      	cmp	r3, #17
 800109a:	d003      	beq.n	80010a4 <HAL_GPIO_Init+0xdc>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	2b12      	cmp	r3, #18
 80010a2:	d130      	bne.n	8001106 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	005b      	lsls	r3, r3, #1
 80010ae:	2203      	movs	r2, #3
 80010b0:	fa02 f303 	lsl.w	r3, r2, r3
 80010b4:	43db      	mvns	r3, r3
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	68da      	ldr	r2, [r3, #12]
 80010c0:	697b      	ldr	r3, [r7, #20]
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	693a      	ldr	r2, [r7, #16]
 80010ca:	4313      	orrs	r3, r2
 80010cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	693a      	ldr	r2, [r7, #16]
 80010d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	685b      	ldr	r3, [r3, #4]
 80010d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010da:	2201      	movs	r2, #1
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	fa02 f303 	lsl.w	r3, r2, r3
 80010e2:	43db      	mvns	r3, r3
 80010e4:	693a      	ldr	r2, [r7, #16]
 80010e6:	4013      	ands	r3, r2
 80010e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	091b      	lsrs	r3, r3, #4
 80010f0:	f003 0201 	and.w	r2, r3, #1
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	4313      	orrs	r3, r2
 80010fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	693a      	ldr	r2, [r7, #16]
 8001104:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	2203      	movs	r2, #3
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	693a      	ldr	r2, [r7, #16]
 800111a:	4013      	ands	r3, r2
 800111c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	689a      	ldr	r2, [r3, #8]
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	fa02 f303 	lsl.w	r3, r2, r3
 800112a:	693a      	ldr	r2, [r7, #16]
 800112c:	4313      	orrs	r3, r2
 800112e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	693a      	ldr	r2, [r7, #16]
 8001134:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800113e:	2b00      	cmp	r3, #0
 8001140:	f000 809a 	beq.w	8001278 <HAL_GPIO_Init+0x2b0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001144:	4a55      	ldr	r2, [pc, #340]	; (800129c <HAL_GPIO_Init+0x2d4>)
 8001146:	4b55      	ldr	r3, [pc, #340]	; (800129c <HAL_GPIO_Init+0x2d4>)
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	f043 0301 	orr.w	r3, r3, #1
 800114e:	6193      	str	r3, [r2, #24]
 8001150:	4b52      	ldr	r3, [pc, #328]	; (800129c <HAL_GPIO_Init+0x2d4>)
 8001152:	699b      	ldr	r3, [r3, #24]
 8001154:	f003 0301 	and.w	r3, r3, #1
 8001158:	60bb      	str	r3, [r7, #8]
 800115a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 800115c:	4a50      	ldr	r2, [pc, #320]	; (80012a0 <HAL_GPIO_Init+0x2d8>)
 800115e:	697b      	ldr	r3, [r7, #20]
 8001160:	089b      	lsrs	r3, r3, #2
 8001162:	3302      	adds	r3, #2
 8001164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001168:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800116a:	697b      	ldr	r3, [r7, #20]
 800116c:	f003 0303 	and.w	r3, r3, #3
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	220f      	movs	r2, #15
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	43db      	mvns	r3, r3
 800117a:	693a      	ldr	r2, [r7, #16]
 800117c:	4013      	ands	r3, r2
 800117e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001186:	d013      	beq.n	80011b0 <HAL_GPIO_Init+0x1e8>
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	4a46      	ldr	r2, [pc, #280]	; (80012a4 <HAL_GPIO_Init+0x2dc>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d00d      	beq.n	80011ac <HAL_GPIO_Init+0x1e4>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	4a45      	ldr	r2, [pc, #276]	; (80012a8 <HAL_GPIO_Init+0x2e0>)
 8001194:	4293      	cmp	r3, r2
 8001196:	d007      	beq.n	80011a8 <HAL_GPIO_Init+0x1e0>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	4a44      	ldr	r2, [pc, #272]	; (80012ac <HAL_GPIO_Init+0x2e4>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d101      	bne.n	80011a4 <HAL_GPIO_Init+0x1dc>
 80011a0:	2303      	movs	r3, #3
 80011a2:	e006      	b.n	80011b2 <HAL_GPIO_Init+0x1ea>
 80011a4:	2305      	movs	r3, #5
 80011a6:	e004      	b.n	80011b2 <HAL_GPIO_Init+0x1ea>
 80011a8:	2302      	movs	r3, #2
 80011aa:	e002      	b.n	80011b2 <HAL_GPIO_Init+0x1ea>
 80011ac:	2301      	movs	r3, #1
 80011ae:	e000      	b.n	80011b2 <HAL_GPIO_Init+0x1ea>
 80011b0:	2300      	movs	r3, #0
 80011b2:	697a      	ldr	r2, [r7, #20]
 80011b4:	f002 0203 	and.w	r2, r2, #3
 80011b8:	0092      	lsls	r2, r2, #2
 80011ba:	4093      	lsls	r3, r2
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	4313      	orrs	r3, r2
 80011c0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80011c2:	4937      	ldr	r1, [pc, #220]	; (80012a0 <HAL_GPIO_Init+0x2d8>)
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	089b      	lsrs	r3, r3, #2
 80011c8:	3302      	adds	r3, #2
 80011ca:	693a      	ldr	r2, [r7, #16]
 80011cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011d0:	4b37      	ldr	r3, [pc, #220]	; (80012b0 <HAL_GPIO_Init+0x2e8>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	43db      	mvns	r3, r3
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	4013      	ands	r3, r2
 80011de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011e0:	683b      	ldr	r3, [r7, #0]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d003      	beq.n	80011f4 <HAL_GPIO_Init+0x22c>
        {
          temp |= iocurrent;
 80011ec:	693a      	ldr	r2, [r7, #16]
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	4313      	orrs	r3, r2
 80011f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80011f4:	4a2e      	ldr	r2, [pc, #184]	; (80012b0 <HAL_GPIO_Init+0x2e8>)
 80011f6:	693b      	ldr	r3, [r7, #16]
 80011f8:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80011fa:	4b2d      	ldr	r3, [pc, #180]	; (80012b0 <HAL_GPIO_Init+0x2e8>)
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	43db      	mvns	r3, r3
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	4013      	ands	r3, r2
 8001208:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d003      	beq.n	800121e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	4313      	orrs	r3, r2
 800121c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800121e:	4a24      	ldr	r2, [pc, #144]	; (80012b0 <HAL_GPIO_Init+0x2e8>)
 8001220:	693b      	ldr	r3, [r7, #16]
 8001222:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001224:	4b22      	ldr	r3, [pc, #136]	; (80012b0 <HAL_GPIO_Init+0x2e8>)
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	43db      	mvns	r3, r3
 800122e:	693a      	ldr	r2, [r7, #16]
 8001230:	4013      	ands	r3, r2
 8001232:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800123c:	2b00      	cmp	r3, #0
 800123e:	d003      	beq.n	8001248 <HAL_GPIO_Init+0x280>
        {
          temp |= iocurrent;
 8001240:	693a      	ldr	r2, [r7, #16]
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	4313      	orrs	r3, r2
 8001246:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001248:	4a19      	ldr	r2, [pc, #100]	; (80012b0 <HAL_GPIO_Init+0x2e8>)
 800124a:	693b      	ldr	r3, [r7, #16]
 800124c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800124e:	4b18      	ldr	r3, [pc, #96]	; (80012b0 <HAL_GPIO_Init+0x2e8>)
 8001250:	68db      	ldr	r3, [r3, #12]
 8001252:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	43db      	mvns	r3, r3
 8001258:	693a      	ldr	r2, [r7, #16]
 800125a:	4013      	ands	r3, r2
 800125c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d003      	beq.n	8001272 <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	4313      	orrs	r3, r2
 8001270:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001272:	4a0f      	ldr	r2, [pc, #60]	; (80012b0 <HAL_GPIO_Init+0x2e8>)
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	3301      	adds	r3, #1
 800127c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	681a      	ldr	r2, [r3, #0]
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	fa22 f303 	lsr.w	r3, r2, r3
 8001288:	2b00      	cmp	r3, #0
 800128a:	f47f aea9 	bne.w	8000fe0 <HAL_GPIO_Init+0x18>
  }
}
 800128e:	bf00      	nop
 8001290:	371c      	adds	r7, #28
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	40021000 	.word	0x40021000
 80012a0:	40010000 	.word	0x40010000
 80012a4:	48000400 	.word	0x48000400
 80012a8:	48000800 	.word	0x48000800
 80012ac:	48000c00 	.word	0x48000c00
 80012b0:	40010400 	.word	0x40010400

080012b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b083      	sub	sp, #12
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	460b      	mov	r3, r1
 80012be:	807b      	strh	r3, [r7, #2]
 80012c0:	4613      	mov	r3, r2
 80012c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012c4:	787b      	ldrb	r3, [r7, #1]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012ca:	887a      	ldrh	r2, [r7, #2]
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80012d0:	e002      	b.n	80012d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012d2:	887a      	ldrh	r2, [r7, #2]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80012d8:	bf00      	nop
 80012da:	370c      	adds	r7, #12
 80012dc:	46bd      	mov	sp, r7
 80012de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e2:	4770      	bx	lr

080012e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b082      	sub	sp, #8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	4603      	mov	r3, r0
 80012ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80012ee:	4b08      	ldr	r3, [pc, #32]	; (8001310 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012f0:	695a      	ldr	r2, [r3, #20]
 80012f2:	88fb      	ldrh	r3, [r7, #6]
 80012f4:	4013      	ands	r3, r2
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d006      	beq.n	8001308 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80012fa:	4a05      	ldr	r2, [pc, #20]	; (8001310 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80012fc:	88fb      	ldrh	r3, [r7, #6]
 80012fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001300:	88fb      	ldrh	r3, [r7, #6]
 8001302:	4618      	mov	r0, r3
 8001304:	f000 f806 	bl	8001314 <HAL_GPIO_EXTI_Callback>
  }
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	40010400 	.word	0x40010400

08001314 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001314:	b480      	push	{r7}
 8001316:	b083      	sub	sp, #12
 8001318:	af00      	add	r7, sp, #0
 800131a:	4603      	mov	r3, r0
 800131c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800131e:	bf00      	nop
 8001320:	370c      	adds	r7, #12
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
	...

0800132c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8001332:	af00      	add	r7, sp, #0
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0U;
 8001338:	2300      	movs	r3, #0
 800133a:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800133e:	1d3b      	adds	r3, r7, #4
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f003 0301 	and.w	r3, r3, #1
 8001348:	2b00      	cmp	r3, #0
 800134a:	f000 816e 	beq.w	800162a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800134e:	4bb5      	ldr	r3, [pc, #724]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f003 030c 	and.w	r3, r3, #12
 8001356:	2b04      	cmp	r3, #4
 8001358:	d00c      	beq.n	8001374 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800135a:	4bb2      	ldr	r3, [pc, #712]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f003 030c 	and.w	r3, r3, #12
 8001362:	2b08      	cmp	r3, #8
 8001364:	d15a      	bne.n	800141c <HAL_RCC_OscConfig+0xf0>
 8001366:	4baf      	ldr	r3, [pc, #700]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800136e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001372:	d153      	bne.n	800141c <HAL_RCC_OscConfig+0xf0>
 8001374:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001378:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800137c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001380:	fa93 f3a3 	rbit	r3, r3
 8001384:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8001388:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800138c:	fab3 f383 	clz	r3, r3
 8001390:	b2db      	uxtb	r3, r3
 8001392:	095b      	lsrs	r3, r3, #5
 8001394:	b2db      	uxtb	r3, r3
 8001396:	f043 0301 	orr.w	r3, r3, #1
 800139a:	b2db      	uxtb	r3, r3
 800139c:	2b01      	cmp	r3, #1
 800139e:	d102      	bne.n	80013a6 <HAL_RCC_OscConfig+0x7a>
 80013a0:	4ba0      	ldr	r3, [pc, #640]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	e015      	b.n	80013d2 <HAL_RCC_OscConfig+0xa6>
 80013a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013aa:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ae:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80013b2:	fa93 f3a3 	rbit	r3, r3
 80013b6:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80013ba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80013be:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80013c2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80013c6:	fa93 f3a3 	rbit	r3, r3
 80013ca:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80013ce:	4b95      	ldr	r3, [pc, #596]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 80013d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013d2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80013d6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 80013da:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80013de:	fa92 f2a2 	rbit	r2, r2
 80013e2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return(result);
 80013e6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80013ea:	fab2 f282 	clz	r2, r2
 80013ee:	b252      	sxtb	r2, r2
 80013f0:	f042 0220 	orr.w	r2, r2, #32
 80013f4:	b252      	sxtb	r2, r2
 80013f6:	b2d2      	uxtb	r2, r2
 80013f8:	f002 021f 	and.w	r2, r2, #31
 80013fc:	2101      	movs	r1, #1
 80013fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001402:	4013      	ands	r3, r2
 8001404:	2b00      	cmp	r3, #0
 8001406:	f000 810f 	beq.w	8001628 <HAL_RCC_OscConfig+0x2fc>
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	2b00      	cmp	r3, #0
 8001412:	f040 8109 	bne.w	8001628 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	f000 be6b 	b.w	80020f2 <HAL_RCC_OscConfig+0xdc6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800141c:	1d3b      	adds	r3, r7, #4
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001426:	d106      	bne.n	8001436 <HAL_RCC_OscConfig+0x10a>
 8001428:	4a7e      	ldr	r2, [pc, #504]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 800142a:	4b7e      	ldr	r3, [pc, #504]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001432:	6013      	str	r3, [r2, #0]
 8001434:	e030      	b.n	8001498 <HAL_RCC_OscConfig+0x16c>
 8001436:	1d3b      	adds	r3, r7, #4
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	685b      	ldr	r3, [r3, #4]
 800143c:	2b00      	cmp	r3, #0
 800143e:	d10c      	bne.n	800145a <HAL_RCC_OscConfig+0x12e>
 8001440:	4a78      	ldr	r2, [pc, #480]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001442:	4b78      	ldr	r3, [pc, #480]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800144a:	6013      	str	r3, [r2, #0]
 800144c:	4a75      	ldr	r2, [pc, #468]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 800144e:	4b75      	ldr	r3, [pc, #468]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001456:	6013      	str	r3, [r2, #0]
 8001458:	e01e      	b.n	8001498 <HAL_RCC_OscConfig+0x16c>
 800145a:	1d3b      	adds	r3, r7, #4
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001464:	d10c      	bne.n	8001480 <HAL_RCC_OscConfig+0x154>
 8001466:	4a6f      	ldr	r2, [pc, #444]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001468:	4b6e      	ldr	r3, [pc, #440]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001470:	6013      	str	r3, [r2, #0]
 8001472:	4a6c      	ldr	r2, [pc, #432]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001474:	4b6b      	ldr	r3, [pc, #428]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800147c:	6013      	str	r3, [r2, #0]
 800147e:	e00b      	b.n	8001498 <HAL_RCC_OscConfig+0x16c>
 8001480:	4a68      	ldr	r2, [pc, #416]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001482:	4b68      	ldr	r3, [pc, #416]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800148a:	6013      	str	r3, [r2, #0]
 800148c:	4a65      	ldr	r2, [pc, #404]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 800148e:	4b65      	ldr	r3, [pc, #404]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001496:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001498:	4962      	ldr	r1, [pc, #392]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 800149a:	4b62      	ldr	r3, [pc, #392]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 800149c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149e:	f023 020f 	bic.w	r2, r3, #15
 80014a2:	1d3b      	adds	r3, r7, #4
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	689b      	ldr	r3, [r3, #8]
 80014a8:	4313      	orrs	r3, r2
 80014aa:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014ac:	1d3b      	adds	r3, r7, #4
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d05a      	beq.n	800156c <HAL_RCC_OscConfig+0x240>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014b6:	f7fe fec7 	bl	8000248 <HAL_GetTick>
 80014ba:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014be:	e00a      	b.n	80014d6 <HAL_RCC_OscConfig+0x1aa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014c0:	f7fe fec2 	bl	8000248 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	2b64      	cmp	r3, #100	; 0x64
 80014ce:	d902      	bls.n	80014d6 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80014d0:	2303      	movs	r3, #3
 80014d2:	f000 be0e 	b.w	80020f2 <HAL_RCC_OscConfig+0xdc6>
 80014d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014da:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014de:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80014e2:	fa93 f3a3 	rbit	r3, r3
 80014e6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return(result);
 80014ea:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ee:	fab3 f383 	clz	r3, r3
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	095b      	lsrs	r3, r3, #5
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	f043 0301 	orr.w	r3, r3, #1
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d102      	bne.n	8001508 <HAL_RCC_OscConfig+0x1dc>
 8001502:	4b48      	ldr	r3, [pc, #288]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	e015      	b.n	8001534 <HAL_RCC_OscConfig+0x208>
 8001508:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800150c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001510:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8001514:	fa93 f3a3 	rbit	r3, r3
 8001518:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800151c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001520:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8001524:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8001528:	fa93 f3a3 	rbit	r3, r3
 800152c:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8001530:	4b3c      	ldr	r3, [pc, #240]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 8001532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001534:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001538:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800153c:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8001540:	fa92 f2a2 	rbit	r2, r2
 8001544:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return(result);
 8001548:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800154c:	fab2 f282 	clz	r2, r2
 8001550:	b252      	sxtb	r2, r2
 8001552:	f042 0220 	orr.w	r2, r2, #32
 8001556:	b252      	sxtb	r2, r2
 8001558:	b2d2      	uxtb	r2, r2
 800155a:	f002 021f 	and.w	r2, r2, #31
 800155e:	2101      	movs	r1, #1
 8001560:	fa01 f202 	lsl.w	r2, r1, r2
 8001564:	4013      	ands	r3, r2
 8001566:	2b00      	cmp	r3, #0
 8001568:	d0aa      	beq.n	80014c0 <HAL_RCC_OscConfig+0x194>
 800156a:	e05e      	b.n	800162a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156c:	f7fe fe6c 	bl	8000248 <HAL_GetTick>
 8001570:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001574:	e00a      	b.n	800158c <HAL_RCC_OscConfig+0x260>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001576:	f7fe fe67 	bl	8000248 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001580:	1ad3      	subs	r3, r2, r3
 8001582:	2b64      	cmp	r3, #100	; 0x64
 8001584:	d902      	bls.n	800158c <HAL_RCC_OscConfig+0x260>
          {
            return HAL_TIMEOUT;
 8001586:	2303      	movs	r3, #3
 8001588:	f000 bdb3 	b.w	80020f2 <HAL_RCC_OscConfig+0xdc6>
 800158c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001590:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001594:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8001598:	fa93 f3a3 	rbit	r3, r3
 800159c:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return(result);
 80015a0:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015a4:	fab3 f383 	clz	r3, r3
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	095b      	lsrs	r3, r3, #5
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	f043 0301 	orr.w	r3, r3, #1
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	2b01      	cmp	r3, #1
 80015b6:	d102      	bne.n	80015be <HAL_RCC_OscConfig+0x292>
 80015b8:	4b1a      	ldr	r3, [pc, #104]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	e015      	b.n	80015ea <HAL_RCC_OscConfig+0x2be>
 80015be:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015c2:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015c6:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80015ca:	fa93 f3a3 	rbit	r3, r3
 80015ce:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80015d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015d6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80015da:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80015de:	fa93 f3a3 	rbit	r3, r3
 80015e2:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80015e6:	4b0f      	ldr	r3, [pc, #60]	; (8001624 <HAL_RCC_OscConfig+0x2f8>)
 80015e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80015ee:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80015f2:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80015f6:	fa92 f2a2 	rbit	r2, r2
 80015fa:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return(result);
 80015fe:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8001602:	fab2 f282 	clz	r2, r2
 8001606:	b252      	sxtb	r2, r2
 8001608:	f042 0220 	orr.w	r2, r2, #32
 800160c:	b252      	sxtb	r2, r2
 800160e:	b2d2      	uxtb	r2, r2
 8001610:	f002 021f 	and.w	r2, r2, #31
 8001614:	2101      	movs	r1, #1
 8001616:	fa01 f202 	lsl.w	r2, r1, r2
 800161a:	4013      	ands	r3, r2
 800161c:	2b00      	cmp	r3, #0
 800161e:	d1aa      	bne.n	8001576 <HAL_RCC_OscConfig+0x24a>
 8001620:	e003      	b.n	800162a <HAL_RCC_OscConfig+0x2fe>
 8001622:	bf00      	nop
 8001624:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800162a:	1d3b      	adds	r3, r7, #4
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	2b00      	cmp	r3, #0
 8001636:	f000 8170 	beq.w	800191a <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800163a:	4bd0      	ldr	r3, [pc, #832]	; (800197c <HAL_RCC_OscConfig+0x650>)
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f003 030c 	and.w	r3, r3, #12
 8001642:	2b00      	cmp	r3, #0
 8001644:	d00b      	beq.n	800165e <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001646:	4bcd      	ldr	r3, [pc, #820]	; (800197c <HAL_RCC_OscConfig+0x650>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f003 030c 	and.w	r3, r3, #12
 800164e:	2b08      	cmp	r3, #8
 8001650:	d16d      	bne.n	800172e <HAL_RCC_OscConfig+0x402>
 8001652:	4bca      	ldr	r3, [pc, #808]	; (800197c <HAL_RCC_OscConfig+0x650>)
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d167      	bne.n	800172e <HAL_RCC_OscConfig+0x402>
 800165e:	2302      	movs	r3, #2
 8001660:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001664:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8001668:	fa93 f3a3 	rbit	r3, r3
 800166c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return(result);
 8001670:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001674:	fab3 f383 	clz	r3, r3
 8001678:	b2db      	uxtb	r3, r3
 800167a:	095b      	lsrs	r3, r3, #5
 800167c:	b2db      	uxtb	r3, r3
 800167e:	f043 0301 	orr.w	r3, r3, #1
 8001682:	b2db      	uxtb	r3, r3
 8001684:	2b01      	cmp	r3, #1
 8001686:	d102      	bne.n	800168e <HAL_RCC_OscConfig+0x362>
 8001688:	4bbc      	ldr	r3, [pc, #752]	; (800197c <HAL_RCC_OscConfig+0x650>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	e013      	b.n	80016b6 <HAL_RCC_OscConfig+0x38a>
 800168e:	2302      	movs	r3, #2
 8001690:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001694:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8001698:	fa93 f3a3 	rbit	r3, r3
 800169c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80016a0:	2302      	movs	r3, #2
 80016a2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80016a6:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80016aa:	fa93 f3a3 	rbit	r3, r3
 80016ae:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80016b2:	4bb2      	ldr	r3, [pc, #712]	; (800197c <HAL_RCC_OscConfig+0x650>)
 80016b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b6:	2202      	movs	r2, #2
 80016b8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80016bc:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80016c0:	fa92 f2a2 	rbit	r2, r2
 80016c4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return(result);
 80016c8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80016cc:	fab2 f282 	clz	r2, r2
 80016d0:	b252      	sxtb	r2, r2
 80016d2:	f042 0220 	orr.w	r2, r2, #32
 80016d6:	b252      	sxtb	r2, r2
 80016d8:	b2d2      	uxtb	r2, r2
 80016da:	f002 021f 	and.w	r2, r2, #31
 80016de:	2101      	movs	r1, #1
 80016e0:	fa01 f202 	lsl.w	r2, r1, r2
 80016e4:	4013      	ands	r3, r2
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d007      	beq.n	80016fa <HAL_RCC_OscConfig+0x3ce>
 80016ea:	1d3b      	adds	r3, r7, #4
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	691b      	ldr	r3, [r3, #16]
 80016f0:	2b01      	cmp	r3, #1
 80016f2:	d002      	beq.n	80016fa <HAL_RCC_OscConfig+0x3ce>
      {
        return HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	f000 bcfc 	b.w	80020f2 <HAL_RCC_OscConfig+0xdc6>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016fa:	48a0      	ldr	r0, [pc, #640]	; (800197c <HAL_RCC_OscConfig+0x650>)
 80016fc:	4b9f      	ldr	r3, [pc, #636]	; (800197c <HAL_RCC_OscConfig+0x650>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001704:	1d3b      	adds	r3, r7, #4
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	6959      	ldr	r1, [r3, #20]
 800170a:	23f8      	movs	r3, #248	; 0xf8
 800170c:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001710:	f8d7 3174 	ldr.w	r3, [r7, #372]	; 0x174
 8001714:	fa93 f3a3 	rbit	r3, r3
 8001718:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  return(result);
 800171c:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8001720:	fab3 f383 	clz	r3, r3
 8001724:	fa01 f303 	lsl.w	r3, r1, r3
 8001728:	4313      	orrs	r3, r2
 800172a:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800172c:	e0f5      	b.n	800191a <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800172e:	1d3b      	adds	r3, r7, #4
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	691b      	ldr	r3, [r3, #16]
 8001734:	2b00      	cmp	r3, #0
 8001736:	f000 8085 	beq.w	8001844 <HAL_RCC_OscConfig+0x518>
 800173a:	2301      	movs	r3, #1
 800173c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001740:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001744:	fa93 f3a3 	rbit	r3, r3
 8001748:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return(result);
 800174c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001750:	fab3 f383 	clz	r3, r3
 8001754:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001758:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	461a      	mov	r2, r3
 8001760:	2301      	movs	r3, #1
 8001762:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001764:	f7fe fd70 	bl	8000248 <HAL_GetTick>
 8001768:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800176c:	e00a      	b.n	8001784 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800176e:	f7fe fd6b 	bl	8000248 <HAL_GetTick>
 8001772:	4602      	mov	r2, r0
 8001774:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d902      	bls.n	8001784 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	f000 bcb7 	b.w	80020f2 <HAL_RCC_OscConfig+0xdc6>
 8001784:	2302      	movs	r3, #2
 8001786:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800178a:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 800178e:	fa93 f3a3 	rbit	r3, r3
 8001792:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return(result);
 8001796:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800179a:	fab3 f383 	clz	r3, r3
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	095b      	lsrs	r3, r3, #5
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d102      	bne.n	80017b4 <HAL_RCC_OscConfig+0x488>
 80017ae:	4b73      	ldr	r3, [pc, #460]	; (800197c <HAL_RCC_OscConfig+0x650>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	e013      	b.n	80017dc <HAL_RCC_OscConfig+0x4b0>
 80017b4:	2302      	movs	r3, #2
 80017b6:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017ba:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80017be:	fa93 f3a3 	rbit	r3, r3
 80017c2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80017c6:	2302      	movs	r3, #2
 80017c8:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80017cc:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80017d0:	fa93 f3a3 	rbit	r3, r3
 80017d4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80017d8:	4b68      	ldr	r3, [pc, #416]	; (800197c <HAL_RCC_OscConfig+0x650>)
 80017da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017dc:	2202      	movs	r2, #2
 80017de:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80017e2:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80017e6:	fa92 f2a2 	rbit	r2, r2
 80017ea:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return(result);
 80017ee:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80017f2:	fab2 f282 	clz	r2, r2
 80017f6:	b252      	sxtb	r2, r2
 80017f8:	f042 0220 	orr.w	r2, r2, #32
 80017fc:	b252      	sxtb	r2, r2
 80017fe:	b2d2      	uxtb	r2, r2
 8001800:	f002 021f 	and.w	r2, r2, #31
 8001804:	2101      	movs	r1, #1
 8001806:	fa01 f202 	lsl.w	r2, r1, r2
 800180a:	4013      	ands	r3, r2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d0ae      	beq.n	800176e <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001810:	485a      	ldr	r0, [pc, #360]	; (800197c <HAL_RCC_OscConfig+0x650>)
 8001812:	4b5a      	ldr	r3, [pc, #360]	; (800197c <HAL_RCC_OscConfig+0x650>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800181a:	1d3b      	adds	r3, r7, #4
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	6959      	ldr	r1, [r3, #20]
 8001820:	23f8      	movs	r3, #248	; 0xf8
 8001822:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001826:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 800182a:	fa93 f3a3 	rbit	r3, r3
 800182e:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
  return(result);
 8001832:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8001836:	fab3 f383 	clz	r3, r3
 800183a:	fa01 f303 	lsl.w	r3, r1, r3
 800183e:	4313      	orrs	r3, r2
 8001840:	6003      	str	r3, [r0, #0]
 8001842:	e06a      	b.n	800191a <HAL_RCC_OscConfig+0x5ee>
 8001844:	2301      	movs	r3, #1
 8001846:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800184a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 800184e:	fa93 f3a3 	rbit	r3, r3
 8001852:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return(result);
 8001856:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800185a:	fab3 f383 	clz	r3, r3
 800185e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001862:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001866:	009b      	lsls	r3, r3, #2
 8001868:	461a      	mov	r2, r3
 800186a:	2300      	movs	r3, #0
 800186c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800186e:	f7fe fceb 	bl	8000248 <HAL_GetTick>
 8001872:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001876:	e00a      	b.n	800188e <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001878:	f7fe fce6 	bl	8000248 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d902      	bls.n	800188e <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	f000 bc32 	b.w	80020f2 <HAL_RCC_OscConfig+0xdc6>
 800188e:	2302      	movs	r3, #2
 8001890:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001894:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8001898:	fa93 f3a3 	rbit	r3, r3
 800189c:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return(result);
 80018a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018a4:	fab3 f383 	clz	r3, r3
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	095b      	lsrs	r3, r3, #5
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	f043 0301 	orr.w	r3, r3, #1
 80018b2:	b2db      	uxtb	r3, r3
 80018b4:	2b01      	cmp	r3, #1
 80018b6:	d102      	bne.n	80018be <HAL_RCC_OscConfig+0x592>
 80018b8:	4b30      	ldr	r3, [pc, #192]	; (800197c <HAL_RCC_OscConfig+0x650>)
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	e013      	b.n	80018e6 <HAL_RCC_OscConfig+0x5ba>
 80018be:	2302      	movs	r3, #2
 80018c0:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80018c8:	fa93 f3a3 	rbit	r3, r3
 80018cc:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80018d0:	2302      	movs	r3, #2
 80018d2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80018d6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80018da:	fa93 f3a3 	rbit	r3, r3
 80018de:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80018e2:	4b26      	ldr	r3, [pc, #152]	; (800197c <HAL_RCC_OscConfig+0x650>)
 80018e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018e6:	2202      	movs	r2, #2
 80018e8:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80018ec:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80018f0:	fa92 f2a2 	rbit	r2, r2
 80018f4:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return(result);
 80018f8:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80018fc:	fab2 f282 	clz	r2, r2
 8001900:	b252      	sxtb	r2, r2
 8001902:	f042 0220 	orr.w	r2, r2, #32
 8001906:	b252      	sxtb	r2, r2
 8001908:	b2d2      	uxtb	r2, r2
 800190a:	f002 021f 	and.w	r2, r2, #31
 800190e:	2101      	movs	r1, #1
 8001910:	fa01 f202 	lsl.w	r2, r1, r2
 8001914:	4013      	ands	r3, r2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d1ae      	bne.n	8001878 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800191a:	1d3b      	adds	r3, r7, #4
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f003 0308 	and.w	r3, r3, #8
 8001924:	2b00      	cmp	r3, #0
 8001926:	f000 80d8 	beq.w	8001ada <HAL_RCC_OscConfig+0x7ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800192a:	1d3b      	adds	r3, r7, #4
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d067      	beq.n	8001a04 <HAL_RCC_OscConfig+0x6d8>
 8001934:	2301      	movs	r3, #1
 8001936:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800193e:	fa93 f3a3 	rbit	r3, r3
 8001942:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return(result);
 8001946:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800194a:	fab3 f383 	clz	r3, r3
 800194e:	461a      	mov	r2, r3
 8001950:	4b0b      	ldr	r3, [pc, #44]	; (8001980 <HAL_RCC_OscConfig+0x654>)
 8001952:	4413      	add	r3, r2
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	461a      	mov	r2, r3
 8001958:	2301      	movs	r3, #1
 800195a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800195c:	f7fe fc74 	bl	8000248 <HAL_GetTick>
 8001960:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001964:	e00e      	b.n	8001984 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001966:	f7fe fc6f 	bl	8000248 <HAL_GetTick>
 800196a:	4602      	mov	r2, r0
 800196c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b02      	cmp	r3, #2
 8001974:	d906      	bls.n	8001984 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e3bb      	b.n	80020f2 <HAL_RCC_OscConfig+0xdc6>
 800197a:	bf00      	nop
 800197c:	40021000 	.word	0x40021000
 8001980:	10908120 	.word	0x10908120
 8001984:	2302      	movs	r3, #2
 8001986:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800198a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800198e:	fa93 f3a3 	rbit	r3, r3
 8001992:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8001996:	2302      	movs	r3, #2
 8001998:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800199c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80019a0:	fa93 f2a3 	rbit	r2, r3
 80019a4:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80019ae:	2202      	movs	r2, #2
 80019b0:	601a      	str	r2, [r3, #0]
 80019b2:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	fa93 f2a3 	rbit	r2, r3
 80019bc:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80019c0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019c2:	4ba5      	ldr	r3, [pc, #660]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 80019c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80019c6:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80019ca:	2102      	movs	r1, #2
 80019cc:	6019      	str	r1, [r3, #0]
 80019ce:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	fa93 f1a3 	rbit	r1, r3
 80019d8:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80019dc:	6019      	str	r1, [r3, #0]
  return(result);
 80019de:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	fab3 f383 	clz	r3, r3
 80019e8:	b25b      	sxtb	r3, r3
 80019ea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80019ee:	b25b      	sxtb	r3, r3
 80019f0:	b2db      	uxtb	r3, r3
 80019f2:	f003 031f 	and.w	r3, r3, #31
 80019f6:	2101      	movs	r1, #1
 80019f8:	fa01 f303 	lsl.w	r3, r1, r3
 80019fc:	4013      	ands	r3, r2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d0b1      	beq.n	8001966 <HAL_RCC_OscConfig+0x63a>
 8001a02:	e06a      	b.n	8001ada <HAL_RCC_OscConfig+0x7ae>
 8001a04:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001a08:	2201      	movs	r2, #1
 8001a0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a0c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	fa93 f2a3 	rbit	r2, r3
 8001a16:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001a1a:	601a      	str	r2, [r3, #0]
  return(result);
 8001a1c:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001a20:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001a22:	fab3 f383 	clz	r3, r3
 8001a26:	461a      	mov	r2, r3
 8001a28:	4b8c      	ldr	r3, [pc, #560]	; (8001c5c <HAL_RCC_OscConfig+0x930>)
 8001a2a:	4413      	add	r3, r2
 8001a2c:	009b      	lsls	r3, r3, #2
 8001a2e:	461a      	mov	r2, r3
 8001a30:	2300      	movs	r3, #0
 8001a32:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a34:	f7fe fc08 	bl	8000248 <HAL_GetTick>
 8001a38:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a3c:	e009      	b.n	8001a52 <HAL_RCC_OscConfig+0x726>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001a3e:	f7fe fc03 	bl	8000248 <HAL_GetTick>
 8001a42:	4602      	mov	r2, r0
 8001a44:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a48:	1ad3      	subs	r3, r2, r3
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d901      	bls.n	8001a52 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_TIMEOUT;
 8001a4e:	2303      	movs	r3, #3
 8001a50:	e34f      	b.n	80020f2 <HAL_RCC_OscConfig+0xdc6>
 8001a52:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001a56:	2202      	movs	r2, #2
 8001a58:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a5a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	fa93 f2a3 	rbit	r2, r3
 8001a64:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001a6e:	2202      	movs	r2, #2
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	fa93 f2a3 	rbit	r2, r3
 8001a7c:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001a86:	2202      	movs	r2, #2
 8001a88:	601a      	str	r2, [r3, #0]
 8001a8a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	fa93 f2a3 	rbit	r2, r3
 8001a94:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001a98:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a9a:	4b6f      	ldr	r3, [pc, #444]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001a9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a9e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001aa2:	2102      	movs	r1, #2
 8001aa4:	6019      	str	r1, [r3, #0]
 8001aa6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	fa93 f1a3 	rbit	r1, r3
 8001ab0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001ab4:	6019      	str	r1, [r3, #0]
  return(result);
 8001ab6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	fab3 f383 	clz	r3, r3
 8001ac0:	b25b      	sxtb	r3, r3
 8001ac2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001ac6:	b25b      	sxtb	r3, r3
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	f003 031f 	and.w	r3, r3, #31
 8001ace:	2101      	movs	r1, #1
 8001ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d1b1      	bne.n	8001a3e <HAL_RCC_OscConfig+0x712>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f003 0304 	and.w	r3, r3, #4
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f000 8159 	beq.w	8001d9c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aea:	2300      	movs	r3, #0
 8001aec:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001af0:	4b59      	ldr	r3, [pc, #356]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001af2:	69db      	ldr	r3, [r3, #28]
 8001af4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d112      	bne.n	8001b22 <HAL_RCC_OscConfig+0x7f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001afc:	4a56      	ldr	r2, [pc, #344]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001afe:	4b56      	ldr	r3, [pc, #344]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b06:	61d3      	str	r3, [r2, #28]
 8001b08:	4b53      	ldr	r3, [pc, #332]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001b0a:	69db      	ldr	r3, [r3, #28]
 8001b0c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001b10:	f107 030c 	add.w	r3, r7, #12
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	f107 030c 	add.w	r3, r7, #12
 8001b1a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b22:	4b4f      	ldr	r3, [pc, #316]	; (8001c60 <HAL_RCC_OscConfig+0x934>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d11a      	bne.n	8001b64 <HAL_RCC_OscConfig+0x838>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b2e:	4a4c      	ldr	r2, [pc, #304]	; (8001c60 <HAL_RCC_OscConfig+0x934>)
 8001b30:	4b4b      	ldr	r3, [pc, #300]	; (8001c60 <HAL_RCC_OscConfig+0x934>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b38:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b3a:	f7fe fb85 	bl	8000248 <HAL_GetTick>
 8001b3e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b42:	e009      	b.n	8001b58 <HAL_RCC_OscConfig+0x82c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b44:	f7fe fb80 	bl	8000248 <HAL_GetTick>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001b4e:	1ad3      	subs	r3, r2, r3
 8001b50:	2b64      	cmp	r3, #100	; 0x64
 8001b52:	d901      	bls.n	8001b58 <HAL_RCC_OscConfig+0x82c>
        {
          return HAL_TIMEOUT;
 8001b54:	2303      	movs	r3, #3
 8001b56:	e2cc      	b.n	80020f2 <HAL_RCC_OscConfig+0xdc6>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b58:	4b41      	ldr	r3, [pc, #260]	; (8001c60 <HAL_RCC_OscConfig+0x934>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d0ef      	beq.n	8001b44 <HAL_RCC_OscConfig+0x818>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b64:	1d3b      	adds	r3, r7, #4
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	d106      	bne.n	8001b7c <HAL_RCC_OscConfig+0x850>
 8001b6e:	4a3a      	ldr	r2, [pc, #232]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001b70:	4b39      	ldr	r3, [pc, #228]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	f043 0301 	orr.w	r3, r3, #1
 8001b78:	6213      	str	r3, [r2, #32]
 8001b7a:	e02f      	b.n	8001bdc <HAL_RCC_OscConfig+0x8b0>
 8001b7c:	1d3b      	adds	r3, r7, #4
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d10c      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x874>
 8001b86:	4a34      	ldr	r2, [pc, #208]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001b88:	4b33      	ldr	r3, [pc, #204]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	f023 0301 	bic.w	r3, r3, #1
 8001b90:	6213      	str	r3, [r2, #32]
 8001b92:	4a31      	ldr	r2, [pc, #196]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001b94:	4b30      	ldr	r3, [pc, #192]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001b96:	6a1b      	ldr	r3, [r3, #32]
 8001b98:	f023 0304 	bic.w	r3, r3, #4
 8001b9c:	6213      	str	r3, [r2, #32]
 8001b9e:	e01d      	b.n	8001bdc <HAL_RCC_OscConfig+0x8b0>
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	68db      	ldr	r3, [r3, #12]
 8001ba6:	2b05      	cmp	r3, #5
 8001ba8:	d10c      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x898>
 8001baa:	4a2b      	ldr	r2, [pc, #172]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001bac:	4b2a      	ldr	r3, [pc, #168]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001bae:	6a1b      	ldr	r3, [r3, #32]
 8001bb0:	f043 0304 	orr.w	r3, r3, #4
 8001bb4:	6213      	str	r3, [r2, #32]
 8001bb6:	4a28      	ldr	r2, [pc, #160]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001bb8:	4b27      	ldr	r3, [pc, #156]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001bba:	6a1b      	ldr	r3, [r3, #32]
 8001bbc:	f043 0301 	orr.w	r3, r3, #1
 8001bc0:	6213      	str	r3, [r2, #32]
 8001bc2:	e00b      	b.n	8001bdc <HAL_RCC_OscConfig+0x8b0>
 8001bc4:	4a24      	ldr	r2, [pc, #144]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001bc6:	4b24      	ldr	r3, [pc, #144]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001bc8:	6a1b      	ldr	r3, [r3, #32]
 8001bca:	f023 0301 	bic.w	r3, r3, #1
 8001bce:	6213      	str	r3, [r2, #32]
 8001bd0:	4a21      	ldr	r2, [pc, #132]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001bd2:	4b21      	ldr	r3, [pc, #132]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001bd4:	6a1b      	ldr	r3, [r3, #32]
 8001bd6:	f023 0304 	bic.w	r3, r3, #4
 8001bda:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bdc:	1d3b      	adds	r3, r7, #4
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	68db      	ldr	r3, [r3, #12]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d06b      	beq.n	8001cbe <HAL_RCC_OscConfig+0x992>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001be6:	f7fe fb2f 	bl	8000248 <HAL_GetTick>
 8001bea:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bee:	e00b      	b.n	8001c08 <HAL_RCC_OscConfig+0x8dc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001bf0:	f7fe fb2a 	bl	8000248 <HAL_GetTick>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001bfa:	1ad3      	subs	r3, r2, r3
 8001bfc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d901      	bls.n	8001c08 <HAL_RCC_OscConfig+0x8dc>
        {
          return HAL_TIMEOUT;
 8001c04:	2303      	movs	r3, #3
 8001c06:	e274      	b.n	80020f2 <HAL_RCC_OscConfig+0xdc6>
 8001c08:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001c0c:	2202      	movs	r2, #2
 8001c0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c10:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	fa93 f2a3 	rbit	r2, r3
 8001c1a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001c1e:	601a      	str	r2, [r3, #0]
 8001c20:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001c24:	2202      	movs	r2, #2
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	fa93 f2a3 	rbit	r2, r3
 8001c32:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001c36:	601a      	str	r2, [r3, #0]
  return(result);
 8001c38:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001c3c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c3e:	fab3 f383 	clz	r3, r3
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	095b      	lsrs	r3, r3, #5
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	f043 0302 	orr.w	r3, r3, #2
 8001c4c:	b2db      	uxtb	r3, r3
 8001c4e:	2b02      	cmp	r3, #2
 8001c50:	d108      	bne.n	8001c64 <HAL_RCC_OscConfig+0x938>
 8001c52:	4b01      	ldr	r3, [pc, #4]	; (8001c58 <HAL_RCC_OscConfig+0x92c>)
 8001c54:	6a1b      	ldr	r3, [r3, #32]
 8001c56:	e013      	b.n	8001c80 <HAL_RCC_OscConfig+0x954>
 8001c58:	40021000 	.word	0x40021000
 8001c5c:	10908120 	.word	0x10908120
 8001c60:	40007000 	.word	0x40007000
 8001c64:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001c68:	2202      	movs	r2, #2
 8001c6a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	fa93 f2a3 	rbit	r2, r3
 8001c76:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001c7a:	601a      	str	r2, [r3, #0]
 8001c7c:	4bbb      	ldr	r3, [pc, #748]	; (8001f6c <HAL_RCC_OscConfig+0xc40>)
 8001c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c80:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001c84:	2102      	movs	r1, #2
 8001c86:	6011      	str	r1, [r2, #0]
 8001c88:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001c8c:	6812      	ldr	r2, [r2, #0]
 8001c8e:	fa92 f1a2 	rbit	r1, r2
 8001c92:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001c96:	6011      	str	r1, [r2, #0]
  return(result);
 8001c98:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001c9c:	6812      	ldr	r2, [r2, #0]
 8001c9e:	fab2 f282 	clz	r2, r2
 8001ca2:	b252      	sxtb	r2, r2
 8001ca4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001ca8:	b252      	sxtb	r2, r2
 8001caa:	b2d2      	uxtb	r2, r2
 8001cac:	f002 021f 	and.w	r2, r2, #31
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	fa01 f202 	lsl.w	r2, r1, r2
 8001cb6:	4013      	ands	r3, r2
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d099      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x8c4>
 8001cbc:	e064      	b.n	8001d88 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cbe:	f7fe fac3 	bl	8000248 <HAL_GetTick>
 8001cc2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cc6:	e00b      	b.n	8001ce0 <HAL_RCC_OscConfig+0x9b4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cc8:	f7fe fabe 	bl	8000248 <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001cd2:	1ad3      	subs	r3, r2, r3
 8001cd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cd8:	4293      	cmp	r3, r2
 8001cda:	d901      	bls.n	8001ce0 <HAL_RCC_OscConfig+0x9b4>
        {
          return HAL_TIMEOUT;
 8001cdc:	2303      	movs	r3, #3
 8001cde:	e208      	b.n	80020f2 <HAL_RCC_OscConfig+0xdc6>
 8001ce0:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001ce4:	2202      	movs	r2, #2
 8001ce6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	fa93 f2a3 	rbit	r2, r3
 8001cf2:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001cf6:	601a      	str	r2, [r3, #0]
 8001cf8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001cfc:	2202      	movs	r2, #2
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	fa93 f2a3 	rbit	r2, r3
 8001d0a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001d0e:	601a      	str	r2, [r3, #0]
  return(result);
 8001d10:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001d14:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d16:	fab3 f383 	clz	r3, r3
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	095b      	lsrs	r3, r3, #5
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	f043 0302 	orr.w	r3, r3, #2
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d102      	bne.n	8001d30 <HAL_RCC_OscConfig+0xa04>
 8001d2a:	4b90      	ldr	r3, [pc, #576]	; (8001f6c <HAL_RCC_OscConfig+0xc40>)
 8001d2c:	6a1b      	ldr	r3, [r3, #32]
 8001d2e:	e00d      	b.n	8001d4c <HAL_RCC_OscConfig+0xa20>
 8001d30:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001d34:	2202      	movs	r2, #2
 8001d36:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d38:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	fa93 f2a3 	rbit	r2, r3
 8001d42:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001d46:	601a      	str	r2, [r3, #0]
 8001d48:	4b88      	ldr	r3, [pc, #544]	; (8001f6c <HAL_RCC_OscConfig+0xc40>)
 8001d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d4c:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001d50:	2102      	movs	r1, #2
 8001d52:	6011      	str	r1, [r2, #0]
 8001d54:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001d58:	6812      	ldr	r2, [r2, #0]
 8001d5a:	fa92 f1a2 	rbit	r1, r2
 8001d5e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001d62:	6011      	str	r1, [r2, #0]
  return(result);
 8001d64:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001d68:	6812      	ldr	r2, [r2, #0]
 8001d6a:	fab2 f282 	clz	r2, r2
 8001d6e:	b252      	sxtb	r2, r2
 8001d70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d74:	b252      	sxtb	r2, r2
 8001d76:	b2d2      	uxtb	r2, r2
 8001d78:	f002 021f 	and.w	r2, r2, #31
 8001d7c:	2101      	movs	r1, #1
 8001d7e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d82:	4013      	ands	r3, r2
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d19f      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x99c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001d88:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d105      	bne.n	8001d9c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d90:	4a76      	ldr	r2, [pc, #472]	; (8001f6c <HAL_RCC_OscConfig+0xc40>)
 8001d92:	4b76      	ldr	r3, [pc, #472]	; (8001f6c <HAL_RCC_OscConfig+0xc40>)
 8001d94:	69db      	ldr	r3, [r3, #28]
 8001d96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d9a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d9c:	1d3b      	adds	r3, r7, #4
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	69db      	ldr	r3, [r3, #28]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f000 81a4 	beq.w	80020f0 <HAL_RCC_OscConfig+0xdc4>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001da8:	4b70      	ldr	r3, [pc, #448]	; (8001f6c <HAL_RCC_OscConfig+0xc40>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 030c 	and.w	r3, r3, #12
 8001db0:	2b08      	cmp	r3, #8
 8001db2:	f000 819b 	beq.w	80020ec <HAL_RCC_OscConfig+0xdc0>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001db6:	1d3b      	adds	r3, r7, #4
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	69db      	ldr	r3, [r3, #28]
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	f040 8113 	bne.w	8001fe8 <HAL_RCC_OscConfig+0xcbc>
 8001dc2:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001dc6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001dca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dcc:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	fa93 f2a3 	rbit	r2, r3
 8001dd6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001dda:	601a      	str	r2, [r3, #0]
  return(result);
 8001ddc:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001de0:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de2:	fab3 f383 	clz	r3, r3
 8001de6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001dea:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001dee:	009b      	lsls	r3, r3, #2
 8001df0:	461a      	mov	r2, r3
 8001df2:	2300      	movs	r3, #0
 8001df4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001df6:	f7fe fa27 	bl	8000248 <HAL_GetTick>
 8001dfa:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dfe:	e009      	b.n	8001e14 <HAL_RCC_OscConfig+0xae8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e00:	f7fe fa22 	bl	8000248 <HAL_GetTick>
 8001e04:	4602      	mov	r2, r0
 8001e06:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	2b02      	cmp	r3, #2
 8001e0e:	d901      	bls.n	8001e14 <HAL_RCC_OscConfig+0xae8>
          {
            return HAL_TIMEOUT;
 8001e10:	2303      	movs	r3, #3
 8001e12:	e16e      	b.n	80020f2 <HAL_RCC_OscConfig+0xdc6>
 8001e14:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1e:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	fa93 f2a3 	rbit	r2, r3
 8001e28:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001e2c:	601a      	str	r2, [r3, #0]
  return(result);
 8001e2e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001e32:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e34:	fab3 f383 	clz	r3, r3
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	095b      	lsrs	r3, r3, #5
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	f043 0301 	orr.w	r3, r3, #1
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d102      	bne.n	8001e4e <HAL_RCC_OscConfig+0xb22>
 8001e48:	4b48      	ldr	r3, [pc, #288]	; (8001f6c <HAL_RCC_OscConfig+0xc40>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	e01b      	b.n	8001e86 <HAL_RCC_OscConfig+0xb5a>
 8001e4e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e52:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e58:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	fa93 f2a3 	rbit	r2, r3
 8001e62:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8001e66:	601a      	str	r2, [r3, #0]
 8001e68:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001e6c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001e70:	601a      	str	r2, [r3, #0]
 8001e72:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	fa93 f2a3 	rbit	r2, r3
 8001e7c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	4b3a      	ldr	r3, [pc, #232]	; (8001f6c <HAL_RCC_OscConfig+0xc40>)
 8001e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e86:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001e8a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001e8e:	6011      	str	r1, [r2, #0]
 8001e90:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001e94:	6812      	ldr	r2, [r2, #0]
 8001e96:	fa92 f1a2 	rbit	r1, r2
 8001e9a:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001e9e:	6011      	str	r1, [r2, #0]
  return(result);
 8001ea0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001ea4:	6812      	ldr	r2, [r2, #0]
 8001ea6:	fab2 f282 	clz	r2, r2
 8001eaa:	b252      	sxtb	r2, r2
 8001eac:	f042 0220 	orr.w	r2, r2, #32
 8001eb0:	b252      	sxtb	r2, r2
 8001eb2:	b2d2      	uxtb	r2, r2
 8001eb4:	f002 021f 	and.w	r2, r2, #31
 8001eb8:	2101      	movs	r1, #1
 8001eba:	fa01 f202 	lsl.w	r2, r1, r2
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d19d      	bne.n	8001e00 <HAL_RCC_OscConfig+0xad4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ec4:	4829      	ldr	r0, [pc, #164]	; (8001f6c <HAL_RCC_OscConfig+0xc40>)
 8001ec6:	4b29      	ldr	r3, [pc, #164]	; (8001f6c <HAL_RCC_OscConfig+0xc40>)
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001ece:	1d3b      	adds	r3, r7, #4
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001ed4:	1d3b      	adds	r3, r7, #4
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	6a1b      	ldr	r3, [r3, #32]
 8001eda:	430b      	orrs	r3, r1
 8001edc:	4313      	orrs	r3, r2
 8001ede:	6043      	str	r3, [r0, #4]
 8001ee0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001ee4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ee8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eea:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	fa93 f2a3 	rbit	r2, r3
 8001ef4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001ef8:	601a      	str	r2, [r3, #0]
  return(result);
 8001efa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001efe:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f00:	fab3 f383 	clz	r3, r3
 8001f04:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001f08:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	461a      	mov	r2, r3
 8001f10:	2301      	movs	r3, #1
 8001f12:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f14:	f7fe f998 	bl	8000248 <HAL_GetTick>
 8001f18:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f1c:	e009      	b.n	8001f32 <HAL_RCC_OscConfig+0xc06>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f1e:	f7fe f993 	bl	8000248 <HAL_GetTick>
 8001f22:	4602      	mov	r2, r0
 8001f24:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	2b02      	cmp	r3, #2
 8001f2c:	d901      	bls.n	8001f32 <HAL_RCC_OscConfig+0xc06>
          {
            return HAL_TIMEOUT;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	e0df      	b.n	80020f2 <HAL_RCC_OscConfig+0xdc6>
 8001f32:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f3c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	fa93 f2a3 	rbit	r2, r3
 8001f46:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f4a:	601a      	str	r2, [r3, #0]
  return(result);
 8001f4c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001f50:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f52:	fab3 f383 	clz	r3, r3
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	095b      	lsrs	r3, r3, #5
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	f043 0301 	orr.w	r3, r3, #1
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	2b01      	cmp	r3, #1
 8001f64:	d104      	bne.n	8001f70 <HAL_RCC_OscConfig+0xc44>
 8001f66:	4b01      	ldr	r3, [pc, #4]	; (8001f6c <HAL_RCC_OscConfig+0xc40>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	e01d      	b.n	8001fa8 <HAL_RCC_OscConfig+0xc7c>
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f74:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f78:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	fa93 f2a3 	rbit	r2, r3
 8001f84:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001f88:	601a      	str	r2, [r3, #0]
 8001f8a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001f8e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	fa93 f2a3 	rbit	r2, r3
 8001f9e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	4b55      	ldr	r3, [pc, #340]	; (80020fc <HAL_RCC_OscConfig+0xdd0>)
 8001fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001fac:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001fb0:	6011      	str	r1, [r2, #0]
 8001fb2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8001fb6:	6812      	ldr	r2, [r2, #0]
 8001fb8:	fa92 f1a2 	rbit	r1, r2
 8001fbc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001fc0:	6011      	str	r1, [r2, #0]
  return(result);
 8001fc2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001fc6:	6812      	ldr	r2, [r2, #0]
 8001fc8:	fab2 f282 	clz	r2, r2
 8001fcc:	b252      	sxtb	r2, r2
 8001fce:	f042 0220 	orr.w	r2, r2, #32
 8001fd2:	b252      	sxtb	r2, r2
 8001fd4:	b2d2      	uxtb	r2, r2
 8001fd6:	f002 021f 	and.w	r2, r2, #31
 8001fda:	2101      	movs	r1, #1
 8001fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d09b      	beq.n	8001f1e <HAL_RCC_OscConfig+0xbf2>
 8001fe6:	e083      	b.n	80020f0 <HAL_RCC_OscConfig+0xdc4>
 8001fe8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001fec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001ff0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ff2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	fa93 f2a3 	rbit	r2, r3
 8001ffc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002000:	601a      	str	r2, [r3, #0]
  return(result);
 8002002:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002006:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002008:	fab3 f383 	clz	r3, r3
 800200c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002010:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	461a      	mov	r2, r3
 8002018:	2300      	movs	r3, #0
 800201a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800201c:	f7fe f914 	bl	8000248 <HAL_GetTick>
 8002020:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002024:	e009      	b.n	800203a <HAL_RCC_OscConfig+0xd0e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002026:	f7fe f90f 	bl	8000248 <HAL_GetTick>
 800202a:	4602      	mov	r2, r0
 800202c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b02      	cmp	r3, #2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0xd0e>
          {
            return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e05b      	b.n	80020f2 <HAL_RCC_OscConfig+0xdc6>
 800203a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800203e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002042:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002044:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	fa93 f2a3 	rbit	r2, r3
 800204e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002052:	601a      	str	r2, [r3, #0]
  return(result);
 8002054:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002058:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800205a:	fab3 f383 	clz	r3, r3
 800205e:	b2db      	uxtb	r3, r3
 8002060:	095b      	lsrs	r3, r3, #5
 8002062:	b2db      	uxtb	r3, r3
 8002064:	f043 0301 	orr.w	r3, r3, #1
 8002068:	b2db      	uxtb	r3, r3
 800206a:	2b01      	cmp	r3, #1
 800206c:	d102      	bne.n	8002074 <HAL_RCC_OscConfig+0xd48>
 800206e:	4b23      	ldr	r3, [pc, #140]	; (80020fc <HAL_RCC_OscConfig+0xdd0>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	e01b      	b.n	80020ac <HAL_RCC_OscConfig+0xd80>
 8002074:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002078:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800207c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	fa93 f2a3 	rbit	r2, r3
 8002088:	f107 0320 	add.w	r3, r7, #32
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	f107 031c 	add.w	r3, r7, #28
 8002092:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	f107 031c 	add.w	r3, r7, #28
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	fa93 f2a3 	rbit	r2, r3
 80020a2:	f107 0318 	add.w	r3, r7, #24
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	4b14      	ldr	r3, [pc, #80]	; (80020fc <HAL_RCC_OscConfig+0xdd0>)
 80020aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ac:	f107 0214 	add.w	r2, r7, #20
 80020b0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80020b4:	6011      	str	r1, [r2, #0]
 80020b6:	f107 0214 	add.w	r2, r7, #20
 80020ba:	6812      	ldr	r2, [r2, #0]
 80020bc:	fa92 f1a2 	rbit	r1, r2
 80020c0:	f107 0210 	add.w	r2, r7, #16
 80020c4:	6011      	str	r1, [r2, #0]
  return(result);
 80020c6:	f107 0210 	add.w	r2, r7, #16
 80020ca:	6812      	ldr	r2, [r2, #0]
 80020cc:	fab2 f282 	clz	r2, r2
 80020d0:	b252      	sxtb	r2, r2
 80020d2:	f042 0220 	orr.w	r2, r2, #32
 80020d6:	b252      	sxtb	r2, r2
 80020d8:	b2d2      	uxtb	r2, r2
 80020da:	f002 021f 	and.w	r2, r2, #31
 80020de:	2101      	movs	r1, #1
 80020e0:	fa01 f202 	lsl.w	r2, r1, r2
 80020e4:	4013      	ands	r3, r2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d19d      	bne.n	8002026 <HAL_RCC_OscConfig+0xcfa>
 80020ea:	e001      	b.n	80020f0 <HAL_RCC_OscConfig+0xdc4>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 80020ec:	2301      	movs	r3, #1
 80020ee:	e000      	b.n	80020f2 <HAL_RCC_OscConfig+0xdc6>
    }
  }
  
  return HAL_OK;
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80020f8:	46bd      	mov	sp, r7
 80020fa:	bd80      	pop	{r7, pc}
 80020fc:	40021000 	.word	0x40021000

08002100 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b09e      	sub	sp, #120	; 0x78
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800210a:	2300      	movs	r3, #0
 800210c:	677b      	str	r3, [r7, #116]	; 0x74
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800210e:	4ba7      	ldr	r3, [pc, #668]	; (80023ac <HAL_RCC_ClockConfig+0x2ac>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f003 0207 	and.w	r2, r3, #7
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	429a      	cmp	r2, r3
 800211a:	d210      	bcs.n	800213e <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800211c:	49a3      	ldr	r1, [pc, #652]	; (80023ac <HAL_RCC_ClockConfig+0x2ac>)
 800211e:	4ba3      	ldr	r3, [pc, #652]	; (80023ac <HAL_RCC_ClockConfig+0x2ac>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f023 0207 	bic.w	r2, r3, #7
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	4313      	orrs	r3, r2
 800212a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800212c:	4b9f      	ldr	r3, [pc, #636]	; (80023ac <HAL_RCC_ClockConfig+0x2ac>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f003 0207 	and.w	r2, r3, #7
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	429a      	cmp	r2, r3
 8002138:	d001      	beq.n	800213e <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e175      	b.n	800242a <HAL_RCC_ClockConfig+0x32a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f003 0302 	and.w	r3, r3, #2
 8002146:	2b00      	cmp	r3, #0
 8002148:	d008      	beq.n	800215c <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800214a:	4999      	ldr	r1, [pc, #612]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 800214c:	4b98      	ldr	r3, [pc, #608]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	4313      	orrs	r3, r2
 800215a:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	2b00      	cmp	r3, #0
 8002166:	f000 8109 	beq.w	800237c <HAL_RCC_ClockConfig+0x27c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	2b01      	cmp	r3, #1
 8002170:	d13d      	bne.n	80021ee <HAL_RCC_ClockConfig+0xee>
 8002172:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002176:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002178:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800217a:	fa93 f3a3 	rbit	r3, r3
 800217e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return(result);
 8002180:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002182:	fab3 f383 	clz	r3, r3
 8002186:	b2db      	uxtb	r3, r3
 8002188:	095b      	lsrs	r3, r3, #5
 800218a:	b2db      	uxtb	r3, r3
 800218c:	f043 0301 	orr.w	r3, r3, #1
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b01      	cmp	r3, #1
 8002194:	d102      	bne.n	800219c <HAL_RCC_ClockConfig+0x9c>
 8002196:	4b86      	ldr	r3, [pc, #536]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	e00f      	b.n	80021bc <HAL_RCC_ClockConfig+0xbc>
 800219c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80021a4:	fa93 f3a3 	rbit	r3, r3
 80021a8:	667b      	str	r3, [r7, #100]	; 0x64
 80021aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80021ae:	663b      	str	r3, [r7, #96]	; 0x60
 80021b0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80021b2:	fa93 f3a3 	rbit	r3, r3
 80021b6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80021b8:	4b7d      	ldr	r3, [pc, #500]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 80021ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021bc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80021c0:	65ba      	str	r2, [r7, #88]	; 0x58
 80021c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80021c4:	fa92 f2a2 	rbit	r2, r2
 80021c8:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 80021ca:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80021cc:	fab2 f282 	clz	r2, r2
 80021d0:	b252      	sxtb	r2, r2
 80021d2:	f042 0220 	orr.w	r2, r2, #32
 80021d6:	b252      	sxtb	r2, r2
 80021d8:	b2d2      	uxtb	r2, r2
 80021da:	f002 021f 	and.w	r2, r2, #31
 80021de:	2101      	movs	r1, #1
 80021e0:	fa01 f202 	lsl.w	r2, r1, r2
 80021e4:	4013      	ands	r3, r2
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d17d      	bne.n	80022e6 <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 80021ea:	2301      	movs	r3, #1
 80021ec:	e11d      	b.n	800242a <HAL_RCC_ClockConfig+0x32a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d13d      	bne.n	8002272 <HAL_RCC_ClockConfig+0x172>
 80021f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021fa:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021fe:	fa93 f3a3 	rbit	r3, r3
 8002202:	64fb      	str	r3, [r7, #76]	; 0x4c
  return(result);
 8002204:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002206:	fab3 f383 	clz	r3, r3
 800220a:	b2db      	uxtb	r3, r3
 800220c:	095b      	lsrs	r3, r3, #5
 800220e:	b2db      	uxtb	r3, r3
 8002210:	f043 0301 	orr.w	r3, r3, #1
 8002214:	b2db      	uxtb	r3, r3
 8002216:	2b01      	cmp	r3, #1
 8002218:	d102      	bne.n	8002220 <HAL_RCC_ClockConfig+0x120>
 800221a:	4b65      	ldr	r3, [pc, #404]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	e00f      	b.n	8002240 <HAL_RCC_ClockConfig+0x140>
 8002220:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002224:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002226:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002228:	fa93 f3a3 	rbit	r3, r3
 800222c:	647b      	str	r3, [r7, #68]	; 0x44
 800222e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002232:	643b      	str	r3, [r7, #64]	; 0x40
 8002234:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002236:	fa93 f3a3 	rbit	r3, r3
 800223a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800223c:	4b5c      	ldr	r3, [pc, #368]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 800223e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002240:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002244:	63ba      	str	r2, [r7, #56]	; 0x38
 8002246:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002248:	fa92 f2a2 	rbit	r2, r2
 800224c:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 800224e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002250:	fab2 f282 	clz	r2, r2
 8002254:	b252      	sxtb	r2, r2
 8002256:	f042 0220 	orr.w	r2, r2, #32
 800225a:	b252      	sxtb	r2, r2
 800225c:	b2d2      	uxtb	r2, r2
 800225e:	f002 021f 	and.w	r2, r2, #31
 8002262:	2101      	movs	r1, #1
 8002264:	fa01 f202 	lsl.w	r2, r1, r2
 8002268:	4013      	ands	r3, r2
 800226a:	2b00      	cmp	r3, #0
 800226c:	d13b      	bne.n	80022e6 <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 800226e:	2301      	movs	r3, #1
 8002270:	e0db      	b.n	800242a <HAL_RCC_ClockConfig+0x32a>
 8002272:	2302      	movs	r3, #2
 8002274:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002278:	fa93 f3a3 	rbit	r3, r3
 800227c:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 800227e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002280:	fab3 f383 	clz	r3, r3
 8002284:	b2db      	uxtb	r3, r3
 8002286:	095b      	lsrs	r3, r3, #5
 8002288:	b2db      	uxtb	r3, r3
 800228a:	f043 0301 	orr.w	r3, r3, #1
 800228e:	b2db      	uxtb	r3, r3
 8002290:	2b01      	cmp	r3, #1
 8002292:	d102      	bne.n	800229a <HAL_RCC_ClockConfig+0x19a>
 8002294:	4b46      	ldr	r3, [pc, #280]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	e00d      	b.n	80022b6 <HAL_RCC_ClockConfig+0x1b6>
 800229a:	2302      	movs	r3, #2
 800229c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a0:	fa93 f3a3 	rbit	r3, r3
 80022a4:	627b      	str	r3, [r7, #36]	; 0x24
 80022a6:	2302      	movs	r3, #2
 80022a8:	623b      	str	r3, [r7, #32]
 80022aa:	6a3b      	ldr	r3, [r7, #32]
 80022ac:	fa93 f3a3 	rbit	r3, r3
 80022b0:	61fb      	str	r3, [r7, #28]
 80022b2:	4b3f      	ldr	r3, [pc, #252]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 80022b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b6:	2202      	movs	r2, #2
 80022b8:	61ba      	str	r2, [r7, #24]
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	fa92 f2a2 	rbit	r2, r2
 80022c0:	617a      	str	r2, [r7, #20]
  return(result);
 80022c2:	697a      	ldr	r2, [r7, #20]
 80022c4:	fab2 f282 	clz	r2, r2
 80022c8:	b252      	sxtb	r2, r2
 80022ca:	f042 0220 	orr.w	r2, r2, #32
 80022ce:	b252      	sxtb	r2, r2
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	f002 021f 	and.w	r2, r2, #31
 80022d6:	2101      	movs	r1, #1
 80022d8:	fa01 f202 	lsl.w	r2, r1, r2
 80022dc:	4013      	ands	r3, r2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d101      	bne.n	80022e6 <HAL_RCC_ClockConfig+0x1e6>
      {
        return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e0a1      	b.n	800242a <HAL_RCC_ClockConfig+0x32a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022e6:	4932      	ldr	r1, [pc, #200]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 80022e8:	4b31      	ldr	r3, [pc, #196]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f023 0203 	bic.w	r2, r3, #3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	4313      	orrs	r3, r2
 80022f6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022f8:	f7fd ffa6 	bl	8000248 <HAL_GetTick>
 80022fc:	6778      	str	r0, [r7, #116]	; 0x74
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	2b01      	cmp	r3, #1
 8002304:	d112      	bne.n	800232c <HAL_RCC_ClockConfig+0x22c>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002306:	e00a      	b.n	800231e <HAL_RCC_ClockConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002308:	f7fd ff9e 	bl	8000248 <HAL_GetTick>
 800230c:	4602      	mov	r2, r0
 800230e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	f241 3288 	movw	r2, #5000	; 0x1388
 8002316:	4293      	cmp	r3, r2
 8002318:	d901      	bls.n	800231e <HAL_RCC_ClockConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800231a:	2303      	movs	r3, #3
 800231c:	e085      	b.n	800242a <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800231e:	4b24      	ldr	r3, [pc, #144]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f003 030c 	and.w	r3, r3, #12
 8002326:	2b04      	cmp	r3, #4
 8002328:	d1ee      	bne.n	8002308 <HAL_RCC_ClockConfig+0x208>
 800232a:	e027      	b.n	800237c <HAL_RCC_ClockConfig+0x27c>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	2b02      	cmp	r3, #2
 8002332:	d11d      	bne.n	8002370 <HAL_RCC_ClockConfig+0x270>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002334:	e00a      	b.n	800234c <HAL_RCC_ClockConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002336:	f7fd ff87 	bl	8000248 <HAL_GetTick>
 800233a:	4602      	mov	r2, r0
 800233c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800233e:	1ad3      	subs	r3, r2, r3
 8002340:	f241 3288 	movw	r2, #5000	; 0x1388
 8002344:	4293      	cmp	r3, r2
 8002346:	d901      	bls.n	800234c <HAL_RCC_ClockConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002348:	2303      	movs	r3, #3
 800234a:	e06e      	b.n	800242a <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800234c:	4b18      	ldr	r3, [pc, #96]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f003 030c 	and.w	r3, r3, #12
 8002354:	2b08      	cmp	r3, #8
 8002356:	d1ee      	bne.n	8002336 <HAL_RCC_ClockConfig+0x236>
 8002358:	e010      	b.n	800237c <HAL_RCC_ClockConfig+0x27c>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800235a:	f7fd ff75 	bl	8000248 <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	f241 3288 	movw	r2, #5000	; 0x1388
 8002368:	4293      	cmp	r3, r2
 800236a:	d901      	bls.n	8002370 <HAL_RCC_ClockConfig+0x270>
        {
          return HAL_TIMEOUT;
 800236c:	2303      	movs	r3, #3
 800236e:	e05c      	b.n	800242a <HAL_RCC_ClockConfig+0x32a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002370:	4b0f      	ldr	r3, [pc, #60]	; (80023b0 <HAL_RCC_ClockConfig+0x2b0>)
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	f003 030c 	and.w	r3, r3, #12
 8002378:	2b00      	cmp	r3, #0
 800237a:	d1ee      	bne.n	800235a <HAL_RCC_ClockConfig+0x25a>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <HAL_RCC_ClockConfig+0x2ac>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f003 0207 	and.w	r2, r3, #7
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	429a      	cmp	r2, r3
 8002388:	d914      	bls.n	80023b4 <HAL_RCC_ClockConfig+0x2b4>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800238a:	4908      	ldr	r1, [pc, #32]	; (80023ac <HAL_RCC_ClockConfig+0x2ac>)
 800238c:	4b07      	ldr	r3, [pc, #28]	; (80023ac <HAL_RCC_ClockConfig+0x2ac>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f023 0207 	bic.w	r2, r3, #7
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	4313      	orrs	r3, r2
 8002398:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800239a:	4b04      	ldr	r3, [pc, #16]	; (80023ac <HAL_RCC_ClockConfig+0x2ac>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f003 0207 	and.w	r2, r3, #7
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d005      	beq.n	80023b4 <HAL_RCC_ClockConfig+0x2b4>
    {
      return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e03e      	b.n	800242a <HAL_RCC_ClockConfig+0x32a>
 80023ac:	40022000 	.word	0x40022000
 80023b0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0304 	and.w	r3, r3, #4
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d008      	beq.n	80023d2 <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023c0:	491c      	ldr	r1, [pc, #112]	; (8002434 <HAL_RCC_ClockConfig+0x334>)
 80023c2:	4b1c      	ldr	r3, [pc, #112]	; (8002434 <HAL_RCC_ClockConfig+0x334>)
 80023c4:	685b      	ldr	r3, [r3, #4]
 80023c6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0308 	and.w	r3, r3, #8
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d009      	beq.n	80023f2 <HAL_RCC_ClockConfig+0x2f2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80023de:	4915      	ldr	r1, [pc, #84]	; (8002434 <HAL_RCC_ClockConfig+0x334>)
 80023e0:	4b14      	ldr	r3, [pc, #80]	; (8002434 <HAL_RCC_ClockConfig+0x334>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	4313      	orrs	r3, r2
 80023f0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80023f2:	f000 f825 	bl	8002440 <HAL_RCC_GetSysClockFreq>
 80023f6:	4601      	mov	r1, r0
 80023f8:	4b0e      	ldr	r3, [pc, #56]	; (8002434 <HAL_RCC_ClockConfig+0x334>)
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002400:	23f0      	movs	r3, #240	; 0xf0
 8002402:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	fa93 f3a3 	rbit	r3, r3
 800240a:	60fb      	str	r3, [r7, #12]
  return(result);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	fab3 f383 	clz	r3, r3
 8002412:	fa22 f303 	lsr.w	r3, r2, r3
 8002416:	4a08      	ldr	r2, [pc, #32]	; (8002438 <HAL_RCC_ClockConfig+0x338>)
 8002418:	5cd3      	ldrb	r3, [r2, r3]
 800241a:	fa21 f303 	lsr.w	r3, r1, r3
 800241e:	4a07      	ldr	r2, [pc, #28]	; (800243c <HAL_RCC_ClockConfig+0x33c>)
 8002420:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002422:	2000      	movs	r0, #0
 8002424:	f7fd fee6 	bl	80001f4 <HAL_InitTick>
  
  return HAL_OK;
 8002428:	2300      	movs	r3, #0
}
 800242a:	4618      	mov	r0, r3
 800242c:	3778      	adds	r7, #120	; 0x78
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
 8002432:	bf00      	nop
 8002434:	40021000 	.word	0x40021000
 8002438:	080037d0 	.word	0x080037d0
 800243c:	20000000 	.word	0x20000000

08002440 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002440:	b480      	push	{r7}
 8002442:	b08b      	sub	sp, #44	; 0x2c
 8002444:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
 800244a:	2300      	movs	r3, #0
 800244c:	61bb      	str	r3, [r7, #24]
 800244e:	2300      	movs	r3, #0
 8002450:	627b      	str	r3, [r7, #36]	; 0x24
 8002452:	2300      	movs	r3, #0
 8002454:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800245a:	4b29      	ldr	r3, [pc, #164]	; (8002500 <HAL_RCC_GetSysClockFreq+0xc0>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002460:	69fb      	ldr	r3, [r7, #28]
 8002462:	f003 030c 	and.w	r3, r3, #12
 8002466:	2b04      	cmp	r3, #4
 8002468:	d002      	beq.n	8002470 <HAL_RCC_GetSysClockFreq+0x30>
 800246a:	2b08      	cmp	r3, #8
 800246c:	d003      	beq.n	8002476 <HAL_RCC_GetSysClockFreq+0x36>
 800246e:	e03c      	b.n	80024ea <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002470:	4b24      	ldr	r3, [pc, #144]	; (8002504 <HAL_RCC_GetSysClockFreq+0xc4>)
 8002472:	623b      	str	r3, [r7, #32]
      break;
 8002474:	e03c      	b.n	80024f0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800247c:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002480:	60bb      	str	r3, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002482:	68bb      	ldr	r3, [r7, #8]
 8002484:	fa93 f3a3 	rbit	r3, r3
 8002488:	607b      	str	r3, [r7, #4]
  return(result);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	fab3 f383 	clz	r3, r3
 8002490:	fa22 f303 	lsr.w	r3, r2, r3
 8002494:	4a1c      	ldr	r2, [pc, #112]	; (8002508 <HAL_RCC_GetSysClockFreq+0xc8>)
 8002496:	5cd3      	ldrb	r3, [r2, r3]
 8002498:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800249a:	4b19      	ldr	r3, [pc, #100]	; (8002500 <HAL_RCC_GetSysClockFreq+0xc0>)
 800249c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800249e:	f003 020f 	and.w	r2, r3, #15
 80024a2:	230f      	movs	r3, #15
 80024a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	fa93 f3a3 	rbit	r3, r3
 80024ac:	60fb      	str	r3, [r7, #12]
  return(result);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	fab3 f383 	clz	r3, r3
 80024b4:	fa22 f303 	lsr.w	r3, r2, r3
 80024b8:	4a14      	ldr	r2, [pc, #80]	; (800250c <HAL_RCC_GetSysClockFreq+0xcc>)
 80024ba:	5cd3      	ldrb	r3, [r2, r3]
 80024bc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80024be:	69fb      	ldr	r3, [r7, #28]
 80024c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d008      	beq.n	80024da <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 80024c8:	4a0e      	ldr	r2, [pc, #56]	; (8002504 <HAL_RCC_GetSysClockFreq+0xc4>)
 80024ca:	69bb      	ldr	r3, [r7, #24]
 80024cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80024d0:	697a      	ldr	r2, [r7, #20]
 80024d2:	fb02 f303 	mul.w	r3, r2, r3
 80024d6:	627b      	str	r3, [r7, #36]	; 0x24
 80024d8:	e004      	b.n	80024e4 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 80024da:	697b      	ldr	r3, [r7, #20]
 80024dc:	4a0c      	ldr	r2, [pc, #48]	; (8002510 <HAL_RCC_GetSysClockFreq+0xd0>)
 80024de:	fb02 f303 	mul.w	r3, r2, r3
 80024e2:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80024e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e6:	623b      	str	r3, [r7, #32]
      break;
 80024e8:	e002      	b.n	80024f0 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80024ea:	4b06      	ldr	r3, [pc, #24]	; (8002504 <HAL_RCC_GetSysClockFreq+0xc4>)
 80024ec:	623b      	str	r3, [r7, #32]
      break;
 80024ee:	bf00      	nop
    }
  }
  return sysclockfreq;
 80024f0:	6a3b      	ldr	r3, [r7, #32]
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	372c      	adds	r7, #44	; 0x2c
 80024f6:	46bd      	mov	sp, r7
 80024f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fc:	4770      	bx	lr
 80024fe:	bf00      	nop
 8002500:	40021000 	.word	0x40021000
 8002504:	007a1200 	.word	0x007a1200
 8002508:	080037b0 	.word	0x080037b0
 800250c:	080037c0 	.word	0x080037c0
 8002510:	003d0900 	.word	0x003d0900

08002514 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002518:	4b03      	ldr	r3, [pc, #12]	; (8002528 <HAL_RCC_GetHCLKFreq+0x14>)
 800251a:	681b      	ldr	r3, [r3, #0]
}
 800251c:	4618      	mov	r0, r3
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	20000000 	.word	0x20000000

0800252c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b092      	sub	sp, #72	; 0x48
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002534:	2300      	movs	r3, #0
 8002536:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8002538:	2300      	movs	r3, #0
 800253a:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002544:	2b00      	cmp	r3, #0
 8002546:	f000 80cf 	beq.w	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800254a:	2300      	movs	r3, #0
 800254c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002550:	4b86      	ldr	r3, [pc, #536]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002552:	69db      	ldr	r3, [r3, #28]
 8002554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002558:	2b00      	cmp	r3, #0
 800255a:	d10e      	bne.n	800257a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800255c:	4a83      	ldr	r2, [pc, #524]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800255e:	4b83      	ldr	r3, [pc, #524]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002560:	69db      	ldr	r3, [r3, #28]
 8002562:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002566:	61d3      	str	r3, [r2, #28]
 8002568:	4b80      	ldr	r3, [pc, #512]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002570:	60bb      	str	r3, [r7, #8]
 8002572:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002574:	2301      	movs	r3, #1
 8002576:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800257a:	4b7d      	ldr	r3, [pc, #500]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002582:	2b00      	cmp	r3, #0
 8002584:	d118      	bne.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002586:	4a7a      	ldr	r2, [pc, #488]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8002588:	4b79      	ldr	r3, [pc, #484]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002590:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002592:	f7fd fe59 	bl	8000248 <HAL_GetTick>
 8002596:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002598:	e008      	b.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800259a:	f7fd fe55 	bl	8000248 <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	2b64      	cmp	r3, #100	; 0x64
 80025a6:	d901      	bls.n	80025ac <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e0da      	b.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x236>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ac:	4b70      	ldr	r3, [pc, #448]	; (8002770 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d0f0      	beq.n	800259a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80025b8:	4b6c      	ldr	r3, [pc, #432]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025c0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80025c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d07c      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80025d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80025d2:	429a      	cmp	r2, r3
 80025d4:	d075      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80025d6:	4b65      	ldr	r3, [pc, #404]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80025d8:	6a1b      	ldr	r3, [r3, #32]
 80025da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80025de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025e0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025e4:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025e8:	fa93 f3a3 	rbit	r3, r3
 80025ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80025ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80025f0:	fab3 f383 	clz	r3, r3
 80025f4:	461a      	mov	r2, r3
 80025f6:	4b5f      	ldr	r3, [pc, #380]	; (8002774 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80025f8:	4413      	add	r3, r2
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	461a      	mov	r2, r3
 80025fe:	2301      	movs	r3, #1
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002606:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002608:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800260a:	fa93 f3a3 	rbit	r3, r3
 800260e:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002610:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002612:	fab3 f383 	clz	r3, r3
 8002616:	461a      	mov	r2, r3
 8002618:	4b56      	ldr	r3, [pc, #344]	; (8002774 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800261a:	4413      	add	r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	461a      	mov	r2, r3
 8002620:	2300      	movs	r3, #0
 8002622:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002624:	4a51      	ldr	r2, [pc, #324]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002626:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002628:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800262a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	2b00      	cmp	r3, #0
 8002632:	d046      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002634:	f7fd fe08 	bl	8000248 <HAL_GetTick>
 8002638:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800263a:	e00a      	b.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x126>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800263c:	f7fd fe04 	bl	8000248 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	f241 3288 	movw	r2, #5000	; 0x1388
 800264a:	4293      	cmp	r3, r2
 800264c:	d901      	bls.n	8002652 <HAL_RCCEx_PeriphCLKConfig+0x126>
          {
            return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e087      	b.n	8002762 <HAL_RCCEx_PeriphCLKConfig+0x236>
 8002652:	2302      	movs	r3, #2
 8002654:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002658:	fa93 f3a3 	rbit	r3, r3
 800265c:	627b      	str	r3, [r7, #36]	; 0x24
 800265e:	2302      	movs	r3, #2
 8002660:	623b      	str	r3, [r7, #32]
 8002662:	6a3b      	ldr	r3, [r7, #32]
 8002664:	fa93 f3a3 	rbit	r3, r3
 8002668:	61fb      	str	r3, [r7, #28]
  return(result);
 800266a:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800266c:	fab3 f383 	clz	r3, r3
 8002670:	b2db      	uxtb	r3, r3
 8002672:	095b      	lsrs	r3, r3, #5
 8002674:	b2db      	uxtb	r3, r3
 8002676:	f043 0302 	orr.w	r3, r3, #2
 800267a:	b2db      	uxtb	r3, r3
 800267c:	2b02      	cmp	r3, #2
 800267e:	d102      	bne.n	8002686 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 8002680:	4b3a      	ldr	r3, [pc, #232]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002682:	6a1b      	ldr	r3, [r3, #32]
 8002684:	e007      	b.n	8002696 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8002686:	2302      	movs	r3, #2
 8002688:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	fa93 f3a3 	rbit	r3, r3
 8002690:	617b      	str	r3, [r7, #20]
 8002692:	4b36      	ldr	r3, [pc, #216]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002696:	2202      	movs	r2, #2
 8002698:	613a      	str	r2, [r7, #16]
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	fa92 f2a2 	rbit	r2, r2
 80026a0:	60fa      	str	r2, [r7, #12]
  return(result);
 80026a2:	68fa      	ldr	r2, [r7, #12]
 80026a4:	fab2 f282 	clz	r2, r2
 80026a8:	b252      	sxtb	r2, r2
 80026aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80026ae:	b252      	sxtb	r2, r2
 80026b0:	b2d2      	uxtb	r2, r2
 80026b2:	f002 021f 	and.w	r2, r2, #31
 80026b6:	2101      	movs	r1, #1
 80026b8:	fa01 f202 	lsl.w	r2, r1, r2
 80026bc:	4013      	ands	r3, r2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d0bc      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x110>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80026c2:	492a      	ldr	r1, [pc, #168]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80026c4:	4b29      	ldr	r3, [pc, #164]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80026c6:	6a1b      	ldr	r3, [r3, #32]
 80026c8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026d4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d105      	bne.n	80026e8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026dc:	4a23      	ldr	r2, [pc, #140]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80026de:	4b23      	ldr	r3, [pc, #140]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026e6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d008      	beq.n	8002706 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80026f4:	491d      	ldr	r1, [pc, #116]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80026f6:	4b1d      	ldr	r3, [pc, #116]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80026f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fa:	f023 0203 	bic.w	r2, r3, #3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	4313      	orrs	r3, r2
 8002704:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0320 	and.w	r3, r3, #32
 800270e:	2b00      	cmp	r3, #0
 8002710:	d008      	beq.n	8002724 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002712:	4916      	ldr	r1, [pc, #88]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002714:	4b15      	ldr	r3, [pc, #84]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002718:	f023 0210 	bic.w	r2, r3, #16
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	4313      	orrs	r3, r2
 8002722:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800272c:	2b00      	cmp	r3, #0
 800272e:	d008      	beq.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002730:	490e      	ldr	r1, [pc, #56]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002732:	4b0e      	ldr	r3, [pc, #56]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002736:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	691b      	ldr	r3, [r3, #16]
 800273e:	4313      	orrs	r3, r2
 8002740:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d008      	beq.n	8002760 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800274e:	4907      	ldr	r1, [pc, #28]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002750:	4b06      	ldr	r3, [pc, #24]	; (800276c <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002754:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	695b      	ldr	r3, [r3, #20]
 800275c:	4313      	orrs	r3, r2
 800275e:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002760:	2300      	movs	r3, #0
}
 8002762:	4618      	mov	r0, r3
 8002764:	3748      	adds	r7, #72	; 0x48
 8002766:	46bd      	mov	sp, r7
 8002768:	bd80      	pop	{r7, pc}
 800276a:	bf00      	nop
 800276c:	40021000 	.word	0x40021000
 8002770:	40007000 	.word	0x40007000
 8002774:	10908100 	.word	0x10908100

08002778 <turn_led>:
 *      Author: jcala
 */
#include "stm32f3xx_hal.h"


void turn_led(int num, GPIO_PinState state) {
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	460b      	mov	r3, r1
 8002782:	70fb      	strb	r3, [r7, #3]
	num = 11;
 8002784:	230b      	movs	r3, #11
 8002786:	607b      	str	r3, [r7, #4]
	switch (num) {
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	3b01      	subs	r3, #1
 800278c:	2b09      	cmp	r3, #9
 800278e:	d861      	bhi.n	8002854 <turn_led+0xdc>
 8002790:	a201      	add	r2, pc, #4	; (adr r2, 8002798 <turn_led+0x20>)
 8002792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002796:	bf00      	nop
 8002798:	080027c1 	.word	0x080027c1
 800279c:	080027cf 	.word	0x080027cf
 80027a0:	080027dd 	.word	0x080027dd
 80027a4:	080027ef 	.word	0x080027ef
 80027a8:	08002801 	.word	0x08002801
 80027ac:	0800280f 	.word	0x0800280f
 80027b0:	0800281d 	.word	0x0800281d
 80027b4:	0800282b 	.word	0x0800282b
 80027b8:	08002839 	.word	0x08002839
 80027bc:	08002847 	.word	0x08002847
	case 1:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, state);
 80027c0:	78fb      	ldrb	r3, [r7, #3]
 80027c2:	461a      	mov	r2, r3
 80027c4:	2110      	movs	r1, #16
 80027c6:	4825      	ldr	r0, [pc, #148]	; (800285c <turn_led+0xe4>)
 80027c8:	f7fe fd74 	bl	80012b4 <HAL_GPIO_WritePin>
		return;
 80027cc:	e043      	b.n	8002856 <turn_led+0xde>
	case 2:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, state);
 80027ce:	78fb      	ldrb	r3, [r7, #3]
 80027d0:	461a      	mov	r2, r3
 80027d2:	2120      	movs	r1, #32
 80027d4:	4821      	ldr	r0, [pc, #132]	; (800285c <turn_led+0xe4>)
 80027d6:	f7fe fd6d 	bl	80012b4 <HAL_GPIO_WritePin>
		return;
 80027da:	e03c      	b.n	8002856 <turn_led+0xde>
	case 3:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, state);
 80027dc:	78fb      	ldrb	r3, [r7, #3]
 80027de:	461a      	mov	r2, r3
 80027e0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027e8:	f7fe fd64 	bl	80012b4 <HAL_GPIO_WritePin>
		return;
 80027ec:	e033      	b.n	8002856 <turn_led+0xde>
	case 4:
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, state);
 80027ee:	78fb      	ldrb	r3, [r7, #3]
 80027f0:	461a      	mov	r2, r3
 80027f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027fa:	f7fe fd5b 	bl	80012b4 <HAL_GPIO_WritePin>
		return;
 80027fe:	e02a      	b.n	8002856 <turn_led+0xde>
	case 5:
		HAL_GPIO_WritePin(GPIOF, GPIO_PIN_1, state);
 8002800:	78fb      	ldrb	r3, [r7, #3]
 8002802:	461a      	mov	r2, r3
 8002804:	2102      	movs	r1, #2
 8002806:	4816      	ldr	r0, [pc, #88]	; (8002860 <turn_led+0xe8>)
 8002808:	f7fe fd54 	bl	80012b4 <HAL_GPIO_WritePin>
		return;
 800280c:	e023      	b.n	8002856 <turn_led+0xde>
	case 6:
		HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0, state);
 800280e:	78fb      	ldrb	r3, [r7, #3]
 8002810:	461a      	mov	r2, r3
 8002812:	2101      	movs	r1, #1
 8002814:	4812      	ldr	r0, [pc, #72]	; (8002860 <turn_led+0xe8>)
 8002816:	f7fe fd4d 	bl	80012b4 <HAL_GPIO_WritePin>
		return;
 800281a:	e01c      	b.n	8002856 <turn_led+0xde>
	case 7:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, state);
 800281c:	78fb      	ldrb	r3, [r7, #3]
 800281e:	461a      	mov	r2, r3
 8002820:	2102      	movs	r1, #2
 8002822:	480e      	ldr	r0, [pc, #56]	; (800285c <turn_led+0xe4>)
 8002824:	f7fe fd46 	bl	80012b4 <HAL_GPIO_WritePin>
		return;
 8002828:	e015      	b.n	8002856 <turn_led+0xde>
	case 8:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, state);
 800282a:	78fb      	ldrb	r3, [r7, #3]
 800282c:	461a      	mov	r2, r3
 800282e:	2140      	movs	r1, #64	; 0x40
 8002830:	480a      	ldr	r0, [pc, #40]	; (800285c <turn_led+0xe4>)
 8002832:	f7fe fd3f 	bl	80012b4 <HAL_GPIO_WritePin>
		return;
 8002836:	e00e      	b.n	8002856 <turn_led+0xde>
	case 9:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, state);
 8002838:	78fb      	ldrb	r3, [r7, #3]
 800283a:	461a      	mov	r2, r3
 800283c:	2180      	movs	r1, #128	; 0x80
 800283e:	4807      	ldr	r0, [pc, #28]	; (800285c <turn_led+0xe4>)
 8002840:	f7fe fd38 	bl	80012b4 <HAL_GPIO_WritePin>
		return;
 8002844:	e007      	b.n	8002856 <turn_led+0xde>
	case 10:
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, state);
 8002846:	78fb      	ldrb	r3, [r7, #3]
 8002848:	461a      	mov	r2, r3
 800284a:	2101      	movs	r1, #1
 800284c:	4803      	ldr	r0, [pc, #12]	; (800285c <turn_led+0xe4>)
 800284e:	f7fe fd31 	bl	80012b4 <HAL_GPIO_WritePin>
		return;
 8002852:	e000      	b.n	8002856 <turn_led+0xde>
	default:
		break;
 8002854:	bf00      	nop
	}
}
 8002856:	3708      	adds	r7, #8
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	48000400 	.word	0x48000400
 8002860:	48001400 	.word	0x48001400

08002864 <test>:
ADC_HandleTypeDef hadc1;

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void test(){
 8002864:	b580      	push	{r7, lr}
 8002866:	b084      	sub	sp, #16
 8002868:	af00      	add	r7, sp, #0
	int max = 0;
 800286a:	2300      	movs	r3, #0
 800286c:	60fb      	str	r3, [r7, #12]
	int current = 0;
 800286e:	2300      	movs	r3, #0
 8002870:	60bb      	str	r3, [r7, #8]
	int init = 0;
 8002872:	2300      	movs	r3, #0
 8002874:	607b      	str	r3, [r7, #4]
  /* USER CODE END EXTI9_5_IRQn 0 */
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  turn_led(5,GPIO_PIN_SET);
 8002876:	2101      	movs	r1, #1
 8002878:	2005      	movs	r0, #5
 800287a:	f7ff ff7d 	bl	8002778 <turn_led>
  init = HAL_ADC_GetValue(&hadc1);
 800287e:	4811      	ldr	r0, [pc, #68]	; (80028c4 <test+0x60>)
 8002880:	f7fd fe7c 	bl	800057c <HAL_ADC_GetValue>
 8002884:	4603      	mov	r3, r0
 8002886:	607b      	str	r3, [r7, #4]

  while(1){
	  printf("ME GUSTAN LOS PENES\n");// ya se que los printf no funcionan
 8002888:	480f      	ldr	r0, [pc, #60]	; (80028c8 <test+0x64>)
 800288a:	f000 fb15 	bl	8002eb8 <puts>
	  current = HAL_ADC_GetValue(&hadc1);
 800288e:	480d      	ldr	r0, [pc, #52]	; (80028c4 <test+0x60>)
 8002890:	f7fd fe74 	bl	800057c <HAL_ADC_GetValue>
 8002894:	4603      	mov	r3, r0
 8002896:	60bb      	str	r3, [r7, #8]
	  if(current >= max){
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	429a      	cmp	r2, r3
 800289e:	db01      	blt.n	80028a4 <test+0x40>
		  max = current;
 80028a0:	68bb      	ldr	r3, [r7, #8]
 80028a2:	60fb      	str	r3, [r7, #12]
	  }
	  if(current < max/2) {
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	0fda      	lsrs	r2, r3, #31
 80028a8:	4413      	add	r3, r2
 80028aa:	105b      	asrs	r3, r3, #1
 80028ac:	461a      	mov	r2, r3
 80028ae:	68bb      	ldr	r3, [r7, #8]
 80028b0:	429a      	cmp	r2, r3
 80028b2:	dc00      	bgt.n	80028b6 <test+0x52>
	  printf("ME GUSTAN LOS PENES\n");// ya se que los printf no funcionan
 80028b4:	e7e8      	b.n	8002888 <test+0x24>
		  break;
 80028b6:	bf00      	nop
	  }
  }
  current = max;
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	60bb      	str	r3, [r7, #8]
}
 80028bc:	bf00      	nop
 80028be:	3710      	adds	r7, #16
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	20000094 	.word	0x20000094
 80028c8:	08003780 	.word	0x08003780

080028cc <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028d0:	f7fd fc7a 	bl	80001c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028d4:	f000 f806 	bl	80028e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028d8:	f000 f8ca 	bl	8002a70 <MX_GPIO_Init>
  MX_ADC1_Init();
 80028dc:	f000 f860 	bl	80029a0 <MX_ADC1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80028e0:	e7fe      	b.n	80028e0 <main+0x14>
	...

080028e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b096      	sub	sp, #88	; 0x58
 80028e8:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028ea:	2302      	movs	r3, #2
 80028ec:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028ee:	2301      	movs	r3, #1
 80028f0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80028f2:	2310      	movs	r3, #16
 80028f4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028f6:	2302      	movs	r3, #2
 80028f8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028fa:	2300      	movs	r3, #0
 80028fc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 80028fe:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8002902:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002904:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002908:	4618      	mov	r0, r3
 800290a:	f7fe fd0f 	bl	800132c <HAL_RCC_OscConfig>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d003      	beq.n	800291c <SystemClock_Config+0x38>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002914:	219e      	movs	r1, #158	; 0x9e
 8002916:	4820      	ldr	r0, [pc, #128]	; (8002998 <SystemClock_Config+0xb4>)
 8002918:	f000 f938 	bl	8002b8c <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800291c:	230f      	movs	r3, #15
 800291e:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002920:	2302      	movs	r3, #2
 8002922:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8002924:	2390      	movs	r3, #144	; 0x90
 8002926:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002928:	2300      	movs	r3, #0
 800292a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800292c:	2300      	movs	r3, #0
 800292e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002930:	f107 031c 	add.w	r3, r7, #28
 8002934:	2100      	movs	r1, #0
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff fbe2 	bl	8002100 <HAL_RCC_ClockConfig>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d003      	beq.n	800294a <SystemClock_Config+0x66>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002942:	21ac      	movs	r1, #172	; 0xac
 8002944:	4814      	ldr	r0, [pc, #80]	; (8002998 <SystemClock_Config+0xb4>)
 8002946:	f000 f921 	bl	8002b8c <_Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800294a:	2380      	movs	r3, #128	; 0x80
 800294c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800294e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002952:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002954:	1d3b      	adds	r3, r7, #4
 8002956:	4618      	mov	r0, r3
 8002958:	f7ff fde8 	bl	800252c <HAL_RCCEx_PeriphCLKConfig>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d003      	beq.n	800296a <SystemClock_Config+0x86>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002962:	21b3      	movs	r1, #179	; 0xb3
 8002964:	480c      	ldr	r0, [pc, #48]	; (8002998 <SystemClock_Config+0xb4>)
 8002966:	f000 f911 	bl	8002b8c <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800296a:	f7ff fdd3 	bl	8002514 <HAL_RCC_GetHCLKFreq>
 800296e:	4602      	mov	r2, r0
 8002970:	4b0a      	ldr	r3, [pc, #40]	; (800299c <SystemClock_Config+0xb8>)
 8002972:	fba3 2302 	umull	r2, r3, r3, r2
 8002976:	099b      	lsrs	r3, r3, #6
 8002978:	4618      	mov	r0, r3
 800297a:	f7fe faee 	bl	8000f5a <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800297e:	2004      	movs	r0, #4
 8002980:	f7fe faf8 	bl	8000f74 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002984:	2200      	movs	r2, #0
 8002986:	2100      	movs	r1, #0
 8002988:	f04f 30ff 	mov.w	r0, #4294967295
 800298c:	f7fe fabb 	bl	8000f06 <HAL_NVIC_SetPriority>
}
 8002990:	bf00      	nop
 8002992:	3758      	adds	r7, #88	; 0x58
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	08003794 	.word	0x08003794
 800299c:	10624dd3 	.word	0x10624dd3

080029a0 <MX_ADC1_Init>:

/* ADC1 init function */
static void MX_ADC1_Init(void)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b08a      	sub	sp, #40	; 0x28
 80029a4:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 80029a6:	4b30      	ldr	r3, [pc, #192]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029a8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80029ac:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80029ae:	4b2e      	ldr	r3, [pc, #184]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029b0:	2200      	movs	r2, #0
 80029b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80029b4:	4b2c      	ldr	r3, [pc, #176]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029b6:	2200      	movs	r2, #0
 80029b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80029ba:	4b2b      	ldr	r3, [pc, #172]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029bc:	2200      	movs	r2, #0
 80029be:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80029c0:	4b29      	ldr	r3, [pc, #164]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029c2:	2201      	movs	r2, #1
 80029c4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80029c6:	4b28      	ldr	r3, [pc, #160]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80029cc:	4b26      	ldr	r3, [pc, #152]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80029d2:	4b25      	ldr	r3, [pc, #148]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029d4:	2201      	movs	r2, #1
 80029d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80029d8:	4b23      	ldr	r3, [pc, #140]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029da:	2200      	movs	r2, #0
 80029dc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80029de:	4b22      	ldr	r3, [pc, #136]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029e0:	2201      	movs	r2, #1
 80029e2:	621a      	str	r2, [r3, #32]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80029e4:	4b20      	ldr	r3, [pc, #128]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80029ea:	4b1f      	ldr	r3, [pc, #124]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029ec:	2204      	movs	r2, #4
 80029ee:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80029f0:	4b1d      	ldr	r3, [pc, #116]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	619a      	str	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80029f6:	4b1c      	ldr	r3, [pc, #112]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80029fc:	481a      	ldr	r0, [pc, #104]	; (8002a68 <MX_ADC1_Init+0xc8>)
 80029fe:	f7fd fc2f 	bl	8000260 <HAL_ADC_Init>
 8002a02:	4603      	mov	r3, r0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d003      	beq.n	8002a10 <MX_ADC1_Init+0x70>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002a08:	21db      	movs	r1, #219	; 0xdb
 8002a0a:	4818      	ldr	r0, [pc, #96]	; (8002a6c <MX_ADC1_Init+0xcc>)
 8002a0c:	f000 f8be 	bl	8002b8c <_Error_Handler>
  }

    /**Configure the ADC multi-mode 
    */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002a10:	2300      	movs	r3, #0
 8002a12:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002a14:	f107 031c 	add.w	r3, r7, #28
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4813      	ldr	r0, [pc, #76]	; (8002a68 <MX_ADC1_Init+0xc8>)
 8002a1c:	f7fe f87a 	bl	8000b14 <HAL_ADCEx_MultiModeConfigChannel>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <MX_ADC1_Init+0x8e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002a26:	21e3      	movs	r1, #227	; 0xe3
 8002a28:	4810      	ldr	r0, [pc, #64]	; (8002a6c <MX_ADC1_Init+0xcc>)
 8002a2a:	f000 f8af 	bl	8002b8c <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 8002a2e:	2301      	movs	r3, #1
 8002a30:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002a32:	2301      	movs	r3, #1
 8002a34:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8002a36:	2300      	movs	r3, #0
 8002a38:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8002a42:	2300      	movs	r3, #0
 8002a44:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002a46:	1d3b      	adds	r3, r7, #4
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4807      	ldr	r0, [pc, #28]	; (8002a68 <MX_ADC1_Init+0xc8>)
 8002a4c:	f7fd fda4 	bl	8000598 <HAL_ADC_ConfigChannel>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d003      	beq.n	8002a5e <MX_ADC1_Init+0xbe>
  {
    _Error_Handler(__FILE__, __LINE__);
 8002a56:	21f0      	movs	r1, #240	; 0xf0
 8002a58:	4804      	ldr	r0, [pc, #16]	; (8002a6c <MX_ADC1_Init+0xcc>)
 8002a5a:	f000 f897 	bl	8002b8c <_Error_Handler>
  }

}
 8002a5e:	bf00      	nop
 8002a60:	3728      	adds	r7, #40	; 0x28
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	20000094 	.word	0x20000094
 8002a6c:	08003794 	.word	0x08003794

08002a70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b088      	sub	sp, #32
 8002a74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a76:	4a41      	ldr	r2, [pc, #260]	; (8002b7c <MX_GPIO_Init+0x10c>)
 8002a78:	4b40      	ldr	r3, [pc, #256]	; (8002b7c <MX_GPIO_Init+0x10c>)
 8002a7a:	695b      	ldr	r3, [r3, #20]
 8002a7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a80:	6153      	str	r3, [r2, #20]
 8002a82:	4b3e      	ldr	r3, [pc, #248]	; (8002b7c <MX_GPIO_Init+0x10c>)
 8002a84:	695b      	ldr	r3, [r3, #20]
 8002a86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a8a:	60bb      	str	r3, [r7, #8]
 8002a8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a8e:	4a3b      	ldr	r2, [pc, #236]	; (8002b7c <MX_GPIO_Init+0x10c>)
 8002a90:	4b3a      	ldr	r3, [pc, #232]	; (8002b7c <MX_GPIO_Init+0x10c>)
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a98:	6153      	str	r3, [r2, #20]
 8002a9a:	4b38      	ldr	r3, [pc, #224]	; (8002b7c <MX_GPIO_Init+0x10c>)
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aa2:	607b      	str	r3, [r7, #4]
 8002aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aa6:	4a35      	ldr	r2, [pc, #212]	; (8002b7c <MX_GPIO_Init+0x10c>)
 8002aa8:	4b34      	ldr	r3, [pc, #208]	; (8002b7c <MX_GPIO_Init+0x10c>)
 8002aaa:	695b      	ldr	r3, [r3, #20]
 8002aac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ab0:	6153      	str	r3, [r2, #20]
 8002ab2:	4b32      	ldr	r3, [pc, #200]	; (8002b7c <MX_GPIO_Init+0x10c>)
 8002ab4:	695b      	ldr	r3, [r3, #20]
 8002ab6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aba:	603b      	str	r3, [r7, #0]
 8002abc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8002abe:	2200      	movs	r2, #0
 8002ac0:	2103      	movs	r1, #3
 8002ac2:	482f      	ldr	r0, [pc, #188]	; (8002b80 <MX_GPIO_Init+0x110>)
 8002ac4:	f7fe fbf6 	bl	80012b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8002ac8:	2200      	movs	r2, #0
 8002aca:	21f3      	movs	r1, #243	; 0xf3
 8002acc:	482d      	ldr	r0, [pc, #180]	; (8002b84 <MX_GPIO_Init+0x114>)
 8002ace:	f7fe fbf1 	bl	80012b4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_11, GPIO_PIN_RESET);
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	f44f 6110 	mov.w	r1, #2304	; 0x900
 8002ad8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002adc:	f7fe fbea 	bl	80012b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aec:	2300      	movs	r3, #0
 8002aee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002af0:	f107 030c 	add.w	r3, r7, #12
 8002af4:	4619      	mov	r1, r3
 8002af6:	4822      	ldr	r0, [pc, #136]	; (8002b80 <MX_GPIO_Init+0x110>)
 8002af8:	f7fe fa66 	bl	8000fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB4 PB5 
                           PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8002afc:	23f3      	movs	r3, #243	; 0xf3
 8002afe:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b00:	2301      	movs	r3, #1
 8002b02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b0c:	f107 030c 	add.w	r3, r7, #12
 8002b10:	4619      	mov	r1, r3
 8002b12:	481c      	ldr	r0, [pc, #112]	; (8002b84 <MX_GPIO_Init+0x114>)
 8002b14:	f7fe fa58 	bl	8000fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8002b18:	f44f 6310 	mov.w	r3, #2304	; 0x900
 8002b1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b26:	2300      	movs	r3, #0
 8002b28:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b2a:	f107 030c 	add.w	r3, r7, #12
 8002b2e:	4619      	mov	r1, r3
 8002b30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b34:	f7fe fa48 	bl	8000fc8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_12;
 8002b38:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8002b3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002b3e:	4b12      	ldr	r3, [pc, #72]	; (8002b88 <MX_GPIO_Init+0x118>)
 8002b40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b42:	2300      	movs	r3, #0
 8002b44:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b46:	f107 030c 	add.w	r3, r7, #12
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b50:	f7fe fa3a 	bl	8000fc8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002b54:	2200      	movs	r2, #0
 8002b56:	2100      	movs	r1, #0
 8002b58:	2017      	movs	r0, #23
 8002b5a:	f7fe f9d4 	bl	8000f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b5e:	2017      	movs	r0, #23
 8002b60:	f7fe f9ed 	bl	8000f3e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002b64:	2200      	movs	r2, #0
 8002b66:	2100      	movs	r1, #0
 8002b68:	2028      	movs	r0, #40	; 0x28
 8002b6a:	f7fe f9cc 	bl	8000f06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b6e:	2028      	movs	r0, #40	; 0x28
 8002b70:	f7fe f9e5 	bl	8000f3e <HAL_NVIC_EnableIRQ>

}
 8002b74:	bf00      	nop
 8002b76:	3720      	adds	r7, #32
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	48001400 	.word	0x48001400
 8002b84:	48000400 	.word	0x48000400
 8002b88:	10110000 	.word	0x10110000

08002b8c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b082      	sub	sp, #8
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
 8002b94:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
  {
	  printf("Pos pet\n");
 8002b96:	4802      	ldr	r0, [pc, #8]	; (8002ba0 <_Error_Handler+0x14>)
 8002b98:	f000 f98e 	bl	8002eb8 <puts>
 8002b9c:	e7fb      	b.n	8002b96 <_Error_Handler+0xa>
 8002b9e:	bf00      	nop
 8002ba0:	080037a4 	.word	0x080037a4

08002ba4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b082      	sub	sp, #8
 8002ba8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002baa:	4a1e      	ldr	r2, [pc, #120]	; (8002c24 <HAL_MspInit+0x80>)
 8002bac:	4b1d      	ldr	r3, [pc, #116]	; (8002c24 <HAL_MspInit+0x80>)
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	f043 0301 	orr.w	r3, r3, #1
 8002bb4:	6193      	str	r3, [r2, #24]
 8002bb6:	4b1b      	ldr	r3, [pc, #108]	; (8002c24 <HAL_MspInit+0x80>)
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	f003 0301 	and.w	r3, r3, #1
 8002bbe:	607b      	str	r3, [r7, #4]
 8002bc0:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bc2:	2003      	movs	r0, #3
 8002bc4:	f7fe f994 	bl	8000ef0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002bc8:	2200      	movs	r2, #0
 8002bca:	2100      	movs	r1, #0
 8002bcc:	f06f 000b 	mvn.w	r0, #11
 8002bd0:	f7fe f999 	bl	8000f06 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	f06f 000a 	mvn.w	r0, #10
 8002bdc:	f7fe f993 	bl	8000f06 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002be0:	2200      	movs	r2, #0
 8002be2:	2100      	movs	r1, #0
 8002be4:	f06f 0009 	mvn.w	r0, #9
 8002be8:	f7fe f98d 	bl	8000f06 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002bec:	2200      	movs	r2, #0
 8002bee:	2100      	movs	r1, #0
 8002bf0:	f06f 0004 	mvn.w	r0, #4
 8002bf4:	f7fe f987 	bl	8000f06 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	2100      	movs	r1, #0
 8002bfc:	f06f 0003 	mvn.w	r0, #3
 8002c00:	f7fe f981 	bl	8000f06 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002c04:	2200      	movs	r2, #0
 8002c06:	2100      	movs	r1, #0
 8002c08:	f06f 0001 	mvn.w	r0, #1
 8002c0c:	f7fe f97b 	bl	8000f06 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002c10:	2200      	movs	r2, #0
 8002c12:	2100      	movs	r1, #0
 8002c14:	f04f 30ff 	mov.w	r0, #4294967295
 8002c18:	f7fe f975 	bl	8000f06 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40021000 	.word	0x40021000

08002c28 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b088      	sub	sp, #32
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c38:	d118      	bne.n	8002c6c <HAL_ADC_MspInit+0x44>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002c3a:	4a0e      	ldr	r2, [pc, #56]	; (8002c74 <HAL_ADC_MspInit+0x4c>)
 8002c3c:	4b0d      	ldr	r3, [pc, #52]	; (8002c74 <HAL_ADC_MspInit+0x4c>)
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c44:	6153      	str	r3, [r2, #20]
 8002c46:	4b0b      	ldr	r3, [pc, #44]	; (8002c74 <HAL_ADC_MspInit+0x4c>)
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c4e:	60bb      	str	r3, [r7, #8]
 8002c50:	68bb      	ldr	r3, [r7, #8]
  
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002c52:	2301      	movs	r3, #1
 8002c54:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c56:	2303      	movs	r3, #3
 8002c58:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c5e:	f107 030c 	add.w	r3, r7, #12
 8002c62:	4619      	mov	r1, r3
 8002c64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c68:	f7fe f9ae 	bl	8000fc8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c6c:	bf00      	nop
 8002c6e:	3720      	adds	r7, #32
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bd80      	pop	{r7, pc}
 8002c74:	40021000 	.word	0x40021000

08002c78 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c7c:	bf00      	nop
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr

08002c86 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8002c86:	b480      	push	{r7}
 8002c88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c8a:	bf00      	nop
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c92:	4770      	bx	lr

08002c94 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c98:	f7fd fac8 	bl	800022c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002c9c:	f7fe f986 	bl	8000fac <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */
}
 8002ca0:	bf00      	nop
 8002ca2:	bd80      	pop	{r7, pc}

08002ca4 <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 8002ca8:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002cac:	f7fe fb1a 	bl	80012e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  test();
 8002cb0:	f7ff fdd8 	bl	8002864 <test>
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002cb4:	bf00      	nop
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002cbc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002cc0:	f7fe fb10 	bl	80012e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  turn_led(5,GPIO_PIN_RESET);
 8002cc4:	2100      	movs	r1, #0
 8002cc6:	2005      	movs	r0, #5
 8002cc8:	f7ff fd56 	bl	8002778 <turn_led>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002ccc:	bf00      	nop
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002cd4:	4a1f      	ldr	r2, [pc, #124]	; (8002d54 <SystemInit+0x84>)
 8002cd6:	4b1f      	ldr	r3, [pc, #124]	; (8002d54 <SystemInit+0x84>)
 8002cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002ce4:	4a1c      	ldr	r2, [pc, #112]	; (8002d58 <SystemInit+0x88>)
 8002ce6:	4b1c      	ldr	r3, [pc, #112]	; (8002d58 <SystemInit+0x88>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f043 0301 	orr.w	r3, r3, #1
 8002cee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8002cf0:	4919      	ldr	r1, [pc, #100]	; (8002d58 <SystemInit+0x88>)
 8002cf2:	4b19      	ldr	r3, [pc, #100]	; (8002d58 <SystemInit+0x88>)
 8002cf4:	685a      	ldr	r2, [r3, #4]
 8002cf6:	4b19      	ldr	r3, [pc, #100]	; (8002d5c <SystemInit+0x8c>)
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002cfc:	4a16      	ldr	r2, [pc, #88]	; (8002d58 <SystemInit+0x88>)
 8002cfe:	4b16      	ldr	r3, [pc, #88]	; (8002d58 <SystemInit+0x88>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002d06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d0a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002d0c:	4a12      	ldr	r2, [pc, #72]	; (8002d58 <SystemInit+0x88>)
 8002d0e:	4b12      	ldr	r3, [pc, #72]	; (8002d58 <SystemInit+0x88>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d16:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002d18:	4a0f      	ldr	r2, [pc, #60]	; (8002d58 <SystemInit+0x88>)
 8002d1a:	4b0f      	ldr	r3, [pc, #60]	; (8002d58 <SystemInit+0x88>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002d22:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002d24:	4a0c      	ldr	r2, [pc, #48]	; (8002d58 <SystemInit+0x88>)
 8002d26:	4b0c      	ldr	r3, [pc, #48]	; (8002d58 <SystemInit+0x88>)
 8002d28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d2a:	f023 030f 	bic.w	r3, r3, #15
 8002d2e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002d30:	4909      	ldr	r1, [pc, #36]	; (8002d58 <SystemInit+0x88>)
 8002d32:	4b09      	ldr	r3, [pc, #36]	; (8002d58 <SystemInit+0x88>)
 8002d34:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002d36:	4b0a      	ldr	r3, [pc, #40]	; (8002d60 <SystemInit+0x90>)
 8002d38:	4013      	ands	r3, r2
 8002d3a:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002d3c:	4b06      	ldr	r3, [pc, #24]	; (8002d58 <SystemInit+0x88>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d42:	4b04      	ldr	r3, [pc, #16]	; (8002d54 <SystemInit+0x84>)
 8002d44:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d48:	609a      	str	r2, [r3, #8]
#endif
}
 8002d4a:	bf00      	nop
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	e000ed00 	.word	0xe000ed00
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	f87fc00c 	.word	0xf87fc00c
 8002d60:	ff00fccc 	.word	0xff00fccc

08002d64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002d64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d9c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002d68:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002d6a:	e003      	b.n	8002d74 <LoopCopyDataInit>

08002d6c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002d6c:	4b0c      	ldr	r3, [pc, #48]	; (8002da0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002d6e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002d70:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002d72:	3104      	adds	r1, #4

08002d74 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002d74:	480b      	ldr	r0, [pc, #44]	; (8002da4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002d76:	4b0c      	ldr	r3, [pc, #48]	; (8002da8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002d78:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002d7a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002d7c:	d3f6      	bcc.n	8002d6c <CopyDataInit>
	ldr	r2, =_sbss
 8002d7e:	4a0b      	ldr	r2, [pc, #44]	; (8002dac <LoopForever+0x12>)
	b	LoopFillZerobss
 8002d80:	e002      	b.n	8002d88 <LoopFillZerobss>

08002d82 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002d82:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002d84:	f842 3b04 	str.w	r3, [r2], #4

08002d88 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002d88:	4b09      	ldr	r3, [pc, #36]	; (8002db0 <LoopForever+0x16>)
	cmp	r2, r3
 8002d8a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002d8c:	d3f9      	bcc.n	8002d82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002d8e:	f7ff ff9f 	bl	8002cd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d92:	f000 f811 	bl	8002db8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002d96:	f7ff fd99 	bl	80028cc <main>

08002d9a <LoopForever>:

LoopForever:
    b LoopForever
 8002d9a:	e7fe      	b.n	8002d9a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002d9c:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8002da0:	0800384c 	.word	0x0800384c
	ldr	r0, =_sdata
 8002da4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002da8:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 8002dac:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 8002db0:	200000ec 	.word	0x200000ec

08002db4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002db4:	e7fe      	b.n	8002db4 <ADC1_2_IRQHandler>
	...

08002db8 <__libc_init_array>:
 8002db8:	b570      	push	{r4, r5, r6, lr}
 8002dba:	4e0d      	ldr	r6, [pc, #52]	; (8002df0 <__libc_init_array+0x38>)
 8002dbc:	4c0d      	ldr	r4, [pc, #52]	; (8002df4 <__libc_init_array+0x3c>)
 8002dbe:	1ba4      	subs	r4, r4, r6
 8002dc0:	10a4      	asrs	r4, r4, #2
 8002dc2:	2500      	movs	r5, #0
 8002dc4:	42a5      	cmp	r5, r4
 8002dc6:	d109      	bne.n	8002ddc <__libc_init_array+0x24>
 8002dc8:	4e0b      	ldr	r6, [pc, #44]	; (8002df8 <__libc_init_array+0x40>)
 8002dca:	4c0c      	ldr	r4, [pc, #48]	; (8002dfc <__libc_init_array+0x44>)
 8002dcc:	f000 fccc 	bl	8003768 <_init>
 8002dd0:	1ba4      	subs	r4, r4, r6
 8002dd2:	10a4      	asrs	r4, r4, #2
 8002dd4:	2500      	movs	r5, #0
 8002dd6:	42a5      	cmp	r5, r4
 8002dd8:	d105      	bne.n	8002de6 <__libc_init_array+0x2e>
 8002dda:	bd70      	pop	{r4, r5, r6, pc}
 8002ddc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002de0:	4798      	blx	r3
 8002de2:	3501      	adds	r5, #1
 8002de4:	e7ee      	b.n	8002dc4 <__libc_init_array+0xc>
 8002de6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002dea:	4798      	blx	r3
 8002dec:	3501      	adds	r5, #1
 8002dee:	e7f2      	b.n	8002dd6 <__libc_init_array+0x1e>
 8002df0:	08003844 	.word	0x08003844
 8002df4:	08003844 	.word	0x08003844
 8002df8:	08003844 	.word	0x08003844
 8002dfc:	08003848 	.word	0x08003848

08002e00 <_puts_r>:
 8002e00:	b570      	push	{r4, r5, r6, lr}
 8002e02:	460e      	mov	r6, r1
 8002e04:	4605      	mov	r5, r0
 8002e06:	b118      	cbz	r0, 8002e10 <_puts_r+0x10>
 8002e08:	6983      	ldr	r3, [r0, #24]
 8002e0a:	b90b      	cbnz	r3, 8002e10 <_puts_r+0x10>
 8002e0c:	f000 fa0e 	bl	800322c <__sinit>
 8002e10:	69ab      	ldr	r3, [r5, #24]
 8002e12:	68ac      	ldr	r4, [r5, #8]
 8002e14:	b913      	cbnz	r3, 8002e1c <_puts_r+0x1c>
 8002e16:	4628      	mov	r0, r5
 8002e18:	f000 fa08 	bl	800322c <__sinit>
 8002e1c:	4b23      	ldr	r3, [pc, #140]	; (8002eac <_puts_r+0xac>)
 8002e1e:	429c      	cmp	r4, r3
 8002e20:	d117      	bne.n	8002e52 <_puts_r+0x52>
 8002e22:	686c      	ldr	r4, [r5, #4]
 8002e24:	89a3      	ldrh	r3, [r4, #12]
 8002e26:	071b      	lsls	r3, r3, #28
 8002e28:	d51d      	bpl.n	8002e66 <_puts_r+0x66>
 8002e2a:	6923      	ldr	r3, [r4, #16]
 8002e2c:	b1db      	cbz	r3, 8002e66 <_puts_r+0x66>
 8002e2e:	3e01      	subs	r6, #1
 8002e30:	68a3      	ldr	r3, [r4, #8]
 8002e32:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002e36:	3b01      	subs	r3, #1
 8002e38:	60a3      	str	r3, [r4, #8]
 8002e3a:	b9e9      	cbnz	r1, 8002e78 <_puts_r+0x78>
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	da2e      	bge.n	8002e9e <_puts_r+0x9e>
 8002e40:	4622      	mov	r2, r4
 8002e42:	210a      	movs	r1, #10
 8002e44:	4628      	mov	r0, r5
 8002e46:	f000 f83f 	bl	8002ec8 <__swbuf_r>
 8002e4a:	3001      	adds	r0, #1
 8002e4c:	d011      	beq.n	8002e72 <_puts_r+0x72>
 8002e4e:	200a      	movs	r0, #10
 8002e50:	bd70      	pop	{r4, r5, r6, pc}
 8002e52:	4b17      	ldr	r3, [pc, #92]	; (8002eb0 <_puts_r+0xb0>)
 8002e54:	429c      	cmp	r4, r3
 8002e56:	d101      	bne.n	8002e5c <_puts_r+0x5c>
 8002e58:	68ac      	ldr	r4, [r5, #8]
 8002e5a:	e7e3      	b.n	8002e24 <_puts_r+0x24>
 8002e5c:	4b15      	ldr	r3, [pc, #84]	; (8002eb4 <_puts_r+0xb4>)
 8002e5e:	429c      	cmp	r4, r3
 8002e60:	bf08      	it	eq
 8002e62:	68ec      	ldreq	r4, [r5, #12]
 8002e64:	e7de      	b.n	8002e24 <_puts_r+0x24>
 8002e66:	4621      	mov	r1, r4
 8002e68:	4628      	mov	r0, r5
 8002e6a:	f000 f87f 	bl	8002f6c <__swsetup_r>
 8002e6e:	2800      	cmp	r0, #0
 8002e70:	d0dd      	beq.n	8002e2e <_puts_r+0x2e>
 8002e72:	f04f 30ff 	mov.w	r0, #4294967295
 8002e76:	bd70      	pop	{r4, r5, r6, pc}
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	da04      	bge.n	8002e86 <_puts_r+0x86>
 8002e7c:	69a2      	ldr	r2, [r4, #24]
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	db06      	blt.n	8002e90 <_puts_r+0x90>
 8002e82:	290a      	cmp	r1, #10
 8002e84:	d004      	beq.n	8002e90 <_puts_r+0x90>
 8002e86:	6823      	ldr	r3, [r4, #0]
 8002e88:	1c5a      	adds	r2, r3, #1
 8002e8a:	6022      	str	r2, [r4, #0]
 8002e8c:	7019      	strb	r1, [r3, #0]
 8002e8e:	e7cf      	b.n	8002e30 <_puts_r+0x30>
 8002e90:	4622      	mov	r2, r4
 8002e92:	4628      	mov	r0, r5
 8002e94:	f000 f818 	bl	8002ec8 <__swbuf_r>
 8002e98:	3001      	adds	r0, #1
 8002e9a:	d1c9      	bne.n	8002e30 <_puts_r+0x30>
 8002e9c:	e7e9      	b.n	8002e72 <_puts_r+0x72>
 8002e9e:	6823      	ldr	r3, [r4, #0]
 8002ea0:	200a      	movs	r0, #10
 8002ea2:	1c5a      	adds	r2, r3, #1
 8002ea4:	6022      	str	r2, [r4, #0]
 8002ea6:	7018      	strb	r0, [r3, #0]
 8002ea8:	bd70      	pop	{r4, r5, r6, pc}
 8002eaa:	bf00      	nop
 8002eac:	08003800 	.word	0x08003800
 8002eb0:	08003820 	.word	0x08003820
 8002eb4:	080037e0 	.word	0x080037e0

08002eb8 <puts>:
 8002eb8:	4b02      	ldr	r3, [pc, #8]	; (8002ec4 <puts+0xc>)
 8002eba:	4601      	mov	r1, r0
 8002ebc:	6818      	ldr	r0, [r3, #0]
 8002ebe:	f7ff bf9f 	b.w	8002e00 <_puts_r>
 8002ec2:	bf00      	nop
 8002ec4:	20000004 	.word	0x20000004

08002ec8 <__swbuf_r>:
 8002ec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eca:	460e      	mov	r6, r1
 8002ecc:	4614      	mov	r4, r2
 8002ece:	4605      	mov	r5, r0
 8002ed0:	b118      	cbz	r0, 8002eda <__swbuf_r+0x12>
 8002ed2:	6983      	ldr	r3, [r0, #24]
 8002ed4:	b90b      	cbnz	r3, 8002eda <__swbuf_r+0x12>
 8002ed6:	f000 f9a9 	bl	800322c <__sinit>
 8002eda:	4b21      	ldr	r3, [pc, #132]	; (8002f60 <__swbuf_r+0x98>)
 8002edc:	429c      	cmp	r4, r3
 8002ede:	d12a      	bne.n	8002f36 <__swbuf_r+0x6e>
 8002ee0:	686c      	ldr	r4, [r5, #4]
 8002ee2:	69a3      	ldr	r3, [r4, #24]
 8002ee4:	60a3      	str	r3, [r4, #8]
 8002ee6:	89a3      	ldrh	r3, [r4, #12]
 8002ee8:	071a      	lsls	r2, r3, #28
 8002eea:	d52e      	bpl.n	8002f4a <__swbuf_r+0x82>
 8002eec:	6923      	ldr	r3, [r4, #16]
 8002eee:	b363      	cbz	r3, 8002f4a <__swbuf_r+0x82>
 8002ef0:	6923      	ldr	r3, [r4, #16]
 8002ef2:	6820      	ldr	r0, [r4, #0]
 8002ef4:	1ac0      	subs	r0, r0, r3
 8002ef6:	6963      	ldr	r3, [r4, #20]
 8002ef8:	b2f6      	uxtb	r6, r6
 8002efa:	4298      	cmp	r0, r3
 8002efc:	4637      	mov	r7, r6
 8002efe:	db04      	blt.n	8002f0a <__swbuf_r+0x42>
 8002f00:	4621      	mov	r1, r4
 8002f02:	4628      	mov	r0, r5
 8002f04:	f000 f928 	bl	8003158 <_fflush_r>
 8002f08:	bb28      	cbnz	r0, 8002f56 <__swbuf_r+0x8e>
 8002f0a:	68a3      	ldr	r3, [r4, #8]
 8002f0c:	3b01      	subs	r3, #1
 8002f0e:	60a3      	str	r3, [r4, #8]
 8002f10:	6823      	ldr	r3, [r4, #0]
 8002f12:	1c5a      	adds	r2, r3, #1
 8002f14:	6022      	str	r2, [r4, #0]
 8002f16:	701e      	strb	r6, [r3, #0]
 8002f18:	6963      	ldr	r3, [r4, #20]
 8002f1a:	3001      	adds	r0, #1
 8002f1c:	4298      	cmp	r0, r3
 8002f1e:	d004      	beq.n	8002f2a <__swbuf_r+0x62>
 8002f20:	89a3      	ldrh	r3, [r4, #12]
 8002f22:	07db      	lsls	r3, r3, #31
 8002f24:	d519      	bpl.n	8002f5a <__swbuf_r+0x92>
 8002f26:	2e0a      	cmp	r6, #10
 8002f28:	d117      	bne.n	8002f5a <__swbuf_r+0x92>
 8002f2a:	4621      	mov	r1, r4
 8002f2c:	4628      	mov	r0, r5
 8002f2e:	f000 f913 	bl	8003158 <_fflush_r>
 8002f32:	b190      	cbz	r0, 8002f5a <__swbuf_r+0x92>
 8002f34:	e00f      	b.n	8002f56 <__swbuf_r+0x8e>
 8002f36:	4b0b      	ldr	r3, [pc, #44]	; (8002f64 <__swbuf_r+0x9c>)
 8002f38:	429c      	cmp	r4, r3
 8002f3a:	d101      	bne.n	8002f40 <__swbuf_r+0x78>
 8002f3c:	68ac      	ldr	r4, [r5, #8]
 8002f3e:	e7d0      	b.n	8002ee2 <__swbuf_r+0x1a>
 8002f40:	4b09      	ldr	r3, [pc, #36]	; (8002f68 <__swbuf_r+0xa0>)
 8002f42:	429c      	cmp	r4, r3
 8002f44:	bf08      	it	eq
 8002f46:	68ec      	ldreq	r4, [r5, #12]
 8002f48:	e7cb      	b.n	8002ee2 <__swbuf_r+0x1a>
 8002f4a:	4621      	mov	r1, r4
 8002f4c:	4628      	mov	r0, r5
 8002f4e:	f000 f80d 	bl	8002f6c <__swsetup_r>
 8002f52:	2800      	cmp	r0, #0
 8002f54:	d0cc      	beq.n	8002ef0 <__swbuf_r+0x28>
 8002f56:	f04f 37ff 	mov.w	r7, #4294967295
 8002f5a:	4638      	mov	r0, r7
 8002f5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	08003800 	.word	0x08003800
 8002f64:	08003820 	.word	0x08003820
 8002f68:	080037e0 	.word	0x080037e0

08002f6c <__swsetup_r>:
 8002f6c:	4b32      	ldr	r3, [pc, #200]	; (8003038 <__swsetup_r+0xcc>)
 8002f6e:	b570      	push	{r4, r5, r6, lr}
 8002f70:	681d      	ldr	r5, [r3, #0]
 8002f72:	4606      	mov	r6, r0
 8002f74:	460c      	mov	r4, r1
 8002f76:	b125      	cbz	r5, 8002f82 <__swsetup_r+0x16>
 8002f78:	69ab      	ldr	r3, [r5, #24]
 8002f7a:	b913      	cbnz	r3, 8002f82 <__swsetup_r+0x16>
 8002f7c:	4628      	mov	r0, r5
 8002f7e:	f000 f955 	bl	800322c <__sinit>
 8002f82:	4b2e      	ldr	r3, [pc, #184]	; (800303c <__swsetup_r+0xd0>)
 8002f84:	429c      	cmp	r4, r3
 8002f86:	d10f      	bne.n	8002fa8 <__swsetup_r+0x3c>
 8002f88:	686c      	ldr	r4, [r5, #4]
 8002f8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f8e:	b29a      	uxth	r2, r3
 8002f90:	0715      	lsls	r5, r2, #28
 8002f92:	d42c      	bmi.n	8002fee <__swsetup_r+0x82>
 8002f94:	06d0      	lsls	r0, r2, #27
 8002f96:	d411      	bmi.n	8002fbc <__swsetup_r+0x50>
 8002f98:	2209      	movs	r2, #9
 8002f9a:	6032      	str	r2, [r6, #0]
 8002f9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002fa0:	81a3      	strh	r3, [r4, #12]
 8002fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa6:	bd70      	pop	{r4, r5, r6, pc}
 8002fa8:	4b25      	ldr	r3, [pc, #148]	; (8003040 <__swsetup_r+0xd4>)
 8002faa:	429c      	cmp	r4, r3
 8002fac:	d101      	bne.n	8002fb2 <__swsetup_r+0x46>
 8002fae:	68ac      	ldr	r4, [r5, #8]
 8002fb0:	e7eb      	b.n	8002f8a <__swsetup_r+0x1e>
 8002fb2:	4b24      	ldr	r3, [pc, #144]	; (8003044 <__swsetup_r+0xd8>)
 8002fb4:	429c      	cmp	r4, r3
 8002fb6:	bf08      	it	eq
 8002fb8:	68ec      	ldreq	r4, [r5, #12]
 8002fba:	e7e6      	b.n	8002f8a <__swsetup_r+0x1e>
 8002fbc:	0751      	lsls	r1, r2, #29
 8002fbe:	d512      	bpl.n	8002fe6 <__swsetup_r+0x7a>
 8002fc0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fc2:	b141      	cbz	r1, 8002fd6 <__swsetup_r+0x6a>
 8002fc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002fc8:	4299      	cmp	r1, r3
 8002fca:	d002      	beq.n	8002fd2 <__swsetup_r+0x66>
 8002fcc:	4630      	mov	r0, r6
 8002fce:	f000 fa23 	bl	8003418 <_free_r>
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	6363      	str	r3, [r4, #52]	; 0x34
 8002fd6:	89a3      	ldrh	r3, [r4, #12]
 8002fd8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002fdc:	81a3      	strh	r3, [r4, #12]
 8002fde:	2300      	movs	r3, #0
 8002fe0:	6063      	str	r3, [r4, #4]
 8002fe2:	6923      	ldr	r3, [r4, #16]
 8002fe4:	6023      	str	r3, [r4, #0]
 8002fe6:	89a3      	ldrh	r3, [r4, #12]
 8002fe8:	f043 0308 	orr.w	r3, r3, #8
 8002fec:	81a3      	strh	r3, [r4, #12]
 8002fee:	6923      	ldr	r3, [r4, #16]
 8002ff0:	b94b      	cbnz	r3, 8003006 <__swsetup_r+0x9a>
 8002ff2:	89a3      	ldrh	r3, [r4, #12]
 8002ff4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002ff8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ffc:	d003      	beq.n	8003006 <__swsetup_r+0x9a>
 8002ffe:	4621      	mov	r1, r4
 8003000:	4630      	mov	r0, r6
 8003002:	f000 f9c1 	bl	8003388 <__smakebuf_r>
 8003006:	89a2      	ldrh	r2, [r4, #12]
 8003008:	f012 0301 	ands.w	r3, r2, #1
 800300c:	d00c      	beq.n	8003028 <__swsetup_r+0xbc>
 800300e:	2300      	movs	r3, #0
 8003010:	60a3      	str	r3, [r4, #8]
 8003012:	6963      	ldr	r3, [r4, #20]
 8003014:	425b      	negs	r3, r3
 8003016:	61a3      	str	r3, [r4, #24]
 8003018:	6923      	ldr	r3, [r4, #16]
 800301a:	b953      	cbnz	r3, 8003032 <__swsetup_r+0xc6>
 800301c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003020:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003024:	d1ba      	bne.n	8002f9c <__swsetup_r+0x30>
 8003026:	bd70      	pop	{r4, r5, r6, pc}
 8003028:	0792      	lsls	r2, r2, #30
 800302a:	bf58      	it	pl
 800302c:	6963      	ldrpl	r3, [r4, #20]
 800302e:	60a3      	str	r3, [r4, #8]
 8003030:	e7f2      	b.n	8003018 <__swsetup_r+0xac>
 8003032:	2000      	movs	r0, #0
 8003034:	e7f7      	b.n	8003026 <__swsetup_r+0xba>
 8003036:	bf00      	nop
 8003038:	20000004 	.word	0x20000004
 800303c:	08003800 	.word	0x08003800
 8003040:	08003820 	.word	0x08003820
 8003044:	080037e0 	.word	0x080037e0

08003048 <__sflush_r>:
 8003048:	898a      	ldrh	r2, [r1, #12]
 800304a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800304e:	4605      	mov	r5, r0
 8003050:	0710      	lsls	r0, r2, #28
 8003052:	460c      	mov	r4, r1
 8003054:	d45a      	bmi.n	800310c <__sflush_r+0xc4>
 8003056:	684b      	ldr	r3, [r1, #4]
 8003058:	2b00      	cmp	r3, #0
 800305a:	dc05      	bgt.n	8003068 <__sflush_r+0x20>
 800305c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800305e:	2b00      	cmp	r3, #0
 8003060:	dc02      	bgt.n	8003068 <__sflush_r+0x20>
 8003062:	2000      	movs	r0, #0
 8003064:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003068:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800306a:	2e00      	cmp	r6, #0
 800306c:	d0f9      	beq.n	8003062 <__sflush_r+0x1a>
 800306e:	2300      	movs	r3, #0
 8003070:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003074:	682f      	ldr	r7, [r5, #0]
 8003076:	602b      	str	r3, [r5, #0]
 8003078:	d033      	beq.n	80030e2 <__sflush_r+0x9a>
 800307a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800307c:	89a3      	ldrh	r3, [r4, #12]
 800307e:	075a      	lsls	r2, r3, #29
 8003080:	d505      	bpl.n	800308e <__sflush_r+0x46>
 8003082:	6863      	ldr	r3, [r4, #4]
 8003084:	1ac0      	subs	r0, r0, r3
 8003086:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003088:	b10b      	cbz	r3, 800308e <__sflush_r+0x46>
 800308a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800308c:	1ac0      	subs	r0, r0, r3
 800308e:	2300      	movs	r3, #0
 8003090:	4602      	mov	r2, r0
 8003092:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003094:	6a21      	ldr	r1, [r4, #32]
 8003096:	4628      	mov	r0, r5
 8003098:	47b0      	blx	r6
 800309a:	1c43      	adds	r3, r0, #1
 800309c:	89a3      	ldrh	r3, [r4, #12]
 800309e:	d106      	bne.n	80030ae <__sflush_r+0x66>
 80030a0:	6829      	ldr	r1, [r5, #0]
 80030a2:	291d      	cmp	r1, #29
 80030a4:	d84b      	bhi.n	800313e <__sflush_r+0xf6>
 80030a6:	4a2b      	ldr	r2, [pc, #172]	; (8003154 <__sflush_r+0x10c>)
 80030a8:	40ca      	lsrs	r2, r1
 80030aa:	07d6      	lsls	r6, r2, #31
 80030ac:	d547      	bpl.n	800313e <__sflush_r+0xf6>
 80030ae:	2200      	movs	r2, #0
 80030b0:	6062      	str	r2, [r4, #4]
 80030b2:	04d9      	lsls	r1, r3, #19
 80030b4:	6922      	ldr	r2, [r4, #16]
 80030b6:	6022      	str	r2, [r4, #0]
 80030b8:	d504      	bpl.n	80030c4 <__sflush_r+0x7c>
 80030ba:	1c42      	adds	r2, r0, #1
 80030bc:	d101      	bne.n	80030c2 <__sflush_r+0x7a>
 80030be:	682b      	ldr	r3, [r5, #0]
 80030c0:	b903      	cbnz	r3, 80030c4 <__sflush_r+0x7c>
 80030c2:	6560      	str	r0, [r4, #84]	; 0x54
 80030c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80030c6:	602f      	str	r7, [r5, #0]
 80030c8:	2900      	cmp	r1, #0
 80030ca:	d0ca      	beq.n	8003062 <__sflush_r+0x1a>
 80030cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80030d0:	4299      	cmp	r1, r3
 80030d2:	d002      	beq.n	80030da <__sflush_r+0x92>
 80030d4:	4628      	mov	r0, r5
 80030d6:	f000 f99f 	bl	8003418 <_free_r>
 80030da:	2000      	movs	r0, #0
 80030dc:	6360      	str	r0, [r4, #52]	; 0x34
 80030de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80030e2:	6a21      	ldr	r1, [r4, #32]
 80030e4:	2301      	movs	r3, #1
 80030e6:	4628      	mov	r0, r5
 80030e8:	47b0      	blx	r6
 80030ea:	1c41      	adds	r1, r0, #1
 80030ec:	d1c6      	bne.n	800307c <__sflush_r+0x34>
 80030ee:	682b      	ldr	r3, [r5, #0]
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d0c3      	beq.n	800307c <__sflush_r+0x34>
 80030f4:	2b1d      	cmp	r3, #29
 80030f6:	d001      	beq.n	80030fc <__sflush_r+0xb4>
 80030f8:	2b16      	cmp	r3, #22
 80030fa:	d101      	bne.n	8003100 <__sflush_r+0xb8>
 80030fc:	602f      	str	r7, [r5, #0]
 80030fe:	e7b0      	b.n	8003062 <__sflush_r+0x1a>
 8003100:	89a3      	ldrh	r3, [r4, #12]
 8003102:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003106:	81a3      	strh	r3, [r4, #12]
 8003108:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800310c:	690f      	ldr	r7, [r1, #16]
 800310e:	2f00      	cmp	r7, #0
 8003110:	d0a7      	beq.n	8003062 <__sflush_r+0x1a>
 8003112:	0793      	lsls	r3, r2, #30
 8003114:	680e      	ldr	r6, [r1, #0]
 8003116:	bf08      	it	eq
 8003118:	694b      	ldreq	r3, [r1, #20]
 800311a:	600f      	str	r7, [r1, #0]
 800311c:	bf18      	it	ne
 800311e:	2300      	movne	r3, #0
 8003120:	eba6 0807 	sub.w	r8, r6, r7
 8003124:	608b      	str	r3, [r1, #8]
 8003126:	f1b8 0f00 	cmp.w	r8, #0
 800312a:	dd9a      	ble.n	8003062 <__sflush_r+0x1a>
 800312c:	4643      	mov	r3, r8
 800312e:	463a      	mov	r2, r7
 8003130:	6a21      	ldr	r1, [r4, #32]
 8003132:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003134:	4628      	mov	r0, r5
 8003136:	47b0      	blx	r6
 8003138:	2800      	cmp	r0, #0
 800313a:	dc07      	bgt.n	800314c <__sflush_r+0x104>
 800313c:	89a3      	ldrh	r3, [r4, #12]
 800313e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003142:	81a3      	strh	r3, [r4, #12]
 8003144:	f04f 30ff 	mov.w	r0, #4294967295
 8003148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800314c:	4407      	add	r7, r0
 800314e:	eba8 0800 	sub.w	r8, r8, r0
 8003152:	e7e8      	b.n	8003126 <__sflush_r+0xde>
 8003154:	20400001 	.word	0x20400001

08003158 <_fflush_r>:
 8003158:	b538      	push	{r3, r4, r5, lr}
 800315a:	690b      	ldr	r3, [r1, #16]
 800315c:	4605      	mov	r5, r0
 800315e:	460c      	mov	r4, r1
 8003160:	b1db      	cbz	r3, 800319a <_fflush_r+0x42>
 8003162:	b118      	cbz	r0, 800316c <_fflush_r+0x14>
 8003164:	6983      	ldr	r3, [r0, #24]
 8003166:	b90b      	cbnz	r3, 800316c <_fflush_r+0x14>
 8003168:	f000 f860 	bl	800322c <__sinit>
 800316c:	4b0c      	ldr	r3, [pc, #48]	; (80031a0 <_fflush_r+0x48>)
 800316e:	429c      	cmp	r4, r3
 8003170:	d109      	bne.n	8003186 <_fflush_r+0x2e>
 8003172:	686c      	ldr	r4, [r5, #4]
 8003174:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003178:	b17b      	cbz	r3, 800319a <_fflush_r+0x42>
 800317a:	4621      	mov	r1, r4
 800317c:	4628      	mov	r0, r5
 800317e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003182:	f7ff bf61 	b.w	8003048 <__sflush_r>
 8003186:	4b07      	ldr	r3, [pc, #28]	; (80031a4 <_fflush_r+0x4c>)
 8003188:	429c      	cmp	r4, r3
 800318a:	d101      	bne.n	8003190 <_fflush_r+0x38>
 800318c:	68ac      	ldr	r4, [r5, #8]
 800318e:	e7f1      	b.n	8003174 <_fflush_r+0x1c>
 8003190:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <_fflush_r+0x50>)
 8003192:	429c      	cmp	r4, r3
 8003194:	bf08      	it	eq
 8003196:	68ec      	ldreq	r4, [r5, #12]
 8003198:	e7ec      	b.n	8003174 <_fflush_r+0x1c>
 800319a:	2000      	movs	r0, #0
 800319c:	bd38      	pop	{r3, r4, r5, pc}
 800319e:	bf00      	nop
 80031a0:	08003800 	.word	0x08003800
 80031a4:	08003820 	.word	0x08003820
 80031a8:	080037e0 	.word	0x080037e0

080031ac <_cleanup_r>:
 80031ac:	4901      	ldr	r1, [pc, #4]	; (80031b4 <_cleanup_r+0x8>)
 80031ae:	f000 b8a9 	b.w	8003304 <_fwalk_reent>
 80031b2:	bf00      	nop
 80031b4:	08003159 	.word	0x08003159

080031b8 <std.isra.0>:
 80031b8:	2300      	movs	r3, #0
 80031ba:	b510      	push	{r4, lr}
 80031bc:	4604      	mov	r4, r0
 80031be:	6003      	str	r3, [r0, #0]
 80031c0:	6043      	str	r3, [r0, #4]
 80031c2:	6083      	str	r3, [r0, #8]
 80031c4:	8181      	strh	r1, [r0, #12]
 80031c6:	6643      	str	r3, [r0, #100]	; 0x64
 80031c8:	81c2      	strh	r2, [r0, #14]
 80031ca:	6103      	str	r3, [r0, #16]
 80031cc:	6143      	str	r3, [r0, #20]
 80031ce:	6183      	str	r3, [r0, #24]
 80031d0:	4619      	mov	r1, r3
 80031d2:	2208      	movs	r2, #8
 80031d4:	305c      	adds	r0, #92	; 0x5c
 80031d6:	f000 f917 	bl	8003408 <memset>
 80031da:	4b05      	ldr	r3, [pc, #20]	; (80031f0 <std.isra.0+0x38>)
 80031dc:	6263      	str	r3, [r4, #36]	; 0x24
 80031de:	4b05      	ldr	r3, [pc, #20]	; (80031f4 <std.isra.0+0x3c>)
 80031e0:	62a3      	str	r3, [r4, #40]	; 0x28
 80031e2:	4b05      	ldr	r3, [pc, #20]	; (80031f8 <std.isra.0+0x40>)
 80031e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80031e6:	4b05      	ldr	r3, [pc, #20]	; (80031fc <std.isra.0+0x44>)
 80031e8:	6224      	str	r4, [r4, #32]
 80031ea:	6323      	str	r3, [r4, #48]	; 0x30
 80031ec:	bd10      	pop	{r4, pc}
 80031ee:	bf00      	nop
 80031f0:	08003591 	.word	0x08003591
 80031f4:	080035b3 	.word	0x080035b3
 80031f8:	080035eb 	.word	0x080035eb
 80031fc:	0800360f 	.word	0x0800360f

08003200 <__sfmoreglue>:
 8003200:	b570      	push	{r4, r5, r6, lr}
 8003202:	1e4a      	subs	r2, r1, #1
 8003204:	2568      	movs	r5, #104	; 0x68
 8003206:	4355      	muls	r5, r2
 8003208:	460e      	mov	r6, r1
 800320a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800320e:	f000 f951 	bl	80034b4 <_malloc_r>
 8003212:	4604      	mov	r4, r0
 8003214:	b140      	cbz	r0, 8003228 <__sfmoreglue+0x28>
 8003216:	2100      	movs	r1, #0
 8003218:	e880 0042 	stmia.w	r0, {r1, r6}
 800321c:	300c      	adds	r0, #12
 800321e:	60a0      	str	r0, [r4, #8]
 8003220:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003224:	f000 f8f0 	bl	8003408 <memset>
 8003228:	4620      	mov	r0, r4
 800322a:	bd70      	pop	{r4, r5, r6, pc}

0800322c <__sinit>:
 800322c:	6983      	ldr	r3, [r0, #24]
 800322e:	b510      	push	{r4, lr}
 8003230:	4604      	mov	r4, r0
 8003232:	bb33      	cbnz	r3, 8003282 <__sinit+0x56>
 8003234:	6483      	str	r3, [r0, #72]	; 0x48
 8003236:	64c3      	str	r3, [r0, #76]	; 0x4c
 8003238:	6503      	str	r3, [r0, #80]	; 0x50
 800323a:	4b12      	ldr	r3, [pc, #72]	; (8003284 <__sinit+0x58>)
 800323c:	4a12      	ldr	r2, [pc, #72]	; (8003288 <__sinit+0x5c>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6282      	str	r2, [r0, #40]	; 0x28
 8003242:	4298      	cmp	r0, r3
 8003244:	bf04      	itt	eq
 8003246:	2301      	moveq	r3, #1
 8003248:	6183      	streq	r3, [r0, #24]
 800324a:	f000 f81f 	bl	800328c <__sfp>
 800324e:	6060      	str	r0, [r4, #4]
 8003250:	4620      	mov	r0, r4
 8003252:	f000 f81b 	bl	800328c <__sfp>
 8003256:	60a0      	str	r0, [r4, #8]
 8003258:	4620      	mov	r0, r4
 800325a:	f000 f817 	bl	800328c <__sfp>
 800325e:	2200      	movs	r2, #0
 8003260:	60e0      	str	r0, [r4, #12]
 8003262:	2104      	movs	r1, #4
 8003264:	6860      	ldr	r0, [r4, #4]
 8003266:	f7ff ffa7 	bl	80031b8 <std.isra.0>
 800326a:	2201      	movs	r2, #1
 800326c:	2109      	movs	r1, #9
 800326e:	68a0      	ldr	r0, [r4, #8]
 8003270:	f7ff ffa2 	bl	80031b8 <std.isra.0>
 8003274:	2202      	movs	r2, #2
 8003276:	2112      	movs	r1, #18
 8003278:	68e0      	ldr	r0, [r4, #12]
 800327a:	f7ff ff9d 	bl	80031b8 <std.isra.0>
 800327e:	2301      	movs	r3, #1
 8003280:	61a3      	str	r3, [r4, #24]
 8003282:	bd10      	pop	{r4, pc}
 8003284:	08003840 	.word	0x08003840
 8003288:	080031ad 	.word	0x080031ad

0800328c <__sfp>:
 800328c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800328e:	4b1c      	ldr	r3, [pc, #112]	; (8003300 <__sfp+0x74>)
 8003290:	681e      	ldr	r6, [r3, #0]
 8003292:	69b3      	ldr	r3, [r6, #24]
 8003294:	4607      	mov	r7, r0
 8003296:	b913      	cbnz	r3, 800329e <__sfp+0x12>
 8003298:	4630      	mov	r0, r6
 800329a:	f7ff ffc7 	bl	800322c <__sinit>
 800329e:	3648      	adds	r6, #72	; 0x48
 80032a0:	68b4      	ldr	r4, [r6, #8]
 80032a2:	6873      	ldr	r3, [r6, #4]
 80032a4:	3b01      	subs	r3, #1
 80032a6:	d503      	bpl.n	80032b0 <__sfp+0x24>
 80032a8:	6833      	ldr	r3, [r6, #0]
 80032aa:	b133      	cbz	r3, 80032ba <__sfp+0x2e>
 80032ac:	6836      	ldr	r6, [r6, #0]
 80032ae:	e7f7      	b.n	80032a0 <__sfp+0x14>
 80032b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80032b4:	b16d      	cbz	r5, 80032d2 <__sfp+0x46>
 80032b6:	3468      	adds	r4, #104	; 0x68
 80032b8:	e7f4      	b.n	80032a4 <__sfp+0x18>
 80032ba:	2104      	movs	r1, #4
 80032bc:	4638      	mov	r0, r7
 80032be:	f7ff ff9f 	bl	8003200 <__sfmoreglue>
 80032c2:	6030      	str	r0, [r6, #0]
 80032c4:	2800      	cmp	r0, #0
 80032c6:	d1f1      	bne.n	80032ac <__sfp+0x20>
 80032c8:	230c      	movs	r3, #12
 80032ca:	603b      	str	r3, [r7, #0]
 80032cc:	4604      	mov	r4, r0
 80032ce:	4620      	mov	r0, r4
 80032d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80032d2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80032d6:	81e3      	strh	r3, [r4, #14]
 80032d8:	2301      	movs	r3, #1
 80032da:	81a3      	strh	r3, [r4, #12]
 80032dc:	6665      	str	r5, [r4, #100]	; 0x64
 80032de:	6025      	str	r5, [r4, #0]
 80032e0:	60a5      	str	r5, [r4, #8]
 80032e2:	6065      	str	r5, [r4, #4]
 80032e4:	6125      	str	r5, [r4, #16]
 80032e6:	6165      	str	r5, [r4, #20]
 80032e8:	61a5      	str	r5, [r4, #24]
 80032ea:	2208      	movs	r2, #8
 80032ec:	4629      	mov	r1, r5
 80032ee:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80032f2:	f000 f889 	bl	8003408 <memset>
 80032f6:	6365      	str	r5, [r4, #52]	; 0x34
 80032f8:	63a5      	str	r5, [r4, #56]	; 0x38
 80032fa:	64a5      	str	r5, [r4, #72]	; 0x48
 80032fc:	64e5      	str	r5, [r4, #76]	; 0x4c
 80032fe:	e7e6      	b.n	80032ce <__sfp+0x42>
 8003300:	08003840 	.word	0x08003840

08003304 <_fwalk_reent>:
 8003304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003308:	4680      	mov	r8, r0
 800330a:	4689      	mov	r9, r1
 800330c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003310:	2600      	movs	r6, #0
 8003312:	b914      	cbnz	r4, 800331a <_fwalk_reent+0x16>
 8003314:	4630      	mov	r0, r6
 8003316:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800331a:	68a5      	ldr	r5, [r4, #8]
 800331c:	6867      	ldr	r7, [r4, #4]
 800331e:	3f01      	subs	r7, #1
 8003320:	d501      	bpl.n	8003326 <_fwalk_reent+0x22>
 8003322:	6824      	ldr	r4, [r4, #0]
 8003324:	e7f5      	b.n	8003312 <_fwalk_reent+0xe>
 8003326:	89ab      	ldrh	r3, [r5, #12]
 8003328:	2b01      	cmp	r3, #1
 800332a:	d907      	bls.n	800333c <_fwalk_reent+0x38>
 800332c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003330:	3301      	adds	r3, #1
 8003332:	d003      	beq.n	800333c <_fwalk_reent+0x38>
 8003334:	4629      	mov	r1, r5
 8003336:	4640      	mov	r0, r8
 8003338:	47c8      	blx	r9
 800333a:	4306      	orrs	r6, r0
 800333c:	3568      	adds	r5, #104	; 0x68
 800333e:	e7ee      	b.n	800331e <_fwalk_reent+0x1a>

08003340 <__swhatbuf_r>:
 8003340:	b570      	push	{r4, r5, r6, lr}
 8003342:	460e      	mov	r6, r1
 8003344:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003348:	2900      	cmp	r1, #0
 800334a:	b090      	sub	sp, #64	; 0x40
 800334c:	4614      	mov	r4, r2
 800334e:	461d      	mov	r5, r3
 8003350:	da07      	bge.n	8003362 <__swhatbuf_r+0x22>
 8003352:	2300      	movs	r3, #0
 8003354:	602b      	str	r3, [r5, #0]
 8003356:	89b3      	ldrh	r3, [r6, #12]
 8003358:	061a      	lsls	r2, r3, #24
 800335a:	d410      	bmi.n	800337e <__swhatbuf_r+0x3e>
 800335c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003360:	e00e      	b.n	8003380 <__swhatbuf_r+0x40>
 8003362:	aa01      	add	r2, sp, #4
 8003364:	f000 f97a 	bl	800365c <_fstat_r>
 8003368:	2800      	cmp	r0, #0
 800336a:	dbf2      	blt.n	8003352 <__swhatbuf_r+0x12>
 800336c:	9a02      	ldr	r2, [sp, #8]
 800336e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003372:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003376:	425a      	negs	r2, r3
 8003378:	415a      	adcs	r2, r3
 800337a:	602a      	str	r2, [r5, #0]
 800337c:	e7ee      	b.n	800335c <__swhatbuf_r+0x1c>
 800337e:	2340      	movs	r3, #64	; 0x40
 8003380:	2000      	movs	r0, #0
 8003382:	6023      	str	r3, [r4, #0]
 8003384:	b010      	add	sp, #64	; 0x40
 8003386:	bd70      	pop	{r4, r5, r6, pc}

08003388 <__smakebuf_r>:
 8003388:	898b      	ldrh	r3, [r1, #12]
 800338a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800338c:	079d      	lsls	r5, r3, #30
 800338e:	4606      	mov	r6, r0
 8003390:	460c      	mov	r4, r1
 8003392:	d507      	bpl.n	80033a4 <__smakebuf_r+0x1c>
 8003394:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003398:	6023      	str	r3, [r4, #0]
 800339a:	6123      	str	r3, [r4, #16]
 800339c:	2301      	movs	r3, #1
 800339e:	6163      	str	r3, [r4, #20]
 80033a0:	b002      	add	sp, #8
 80033a2:	bd70      	pop	{r4, r5, r6, pc}
 80033a4:	ab01      	add	r3, sp, #4
 80033a6:	466a      	mov	r2, sp
 80033a8:	f7ff ffca 	bl	8003340 <__swhatbuf_r>
 80033ac:	9900      	ldr	r1, [sp, #0]
 80033ae:	4605      	mov	r5, r0
 80033b0:	4630      	mov	r0, r6
 80033b2:	f000 f87f 	bl	80034b4 <_malloc_r>
 80033b6:	b948      	cbnz	r0, 80033cc <__smakebuf_r+0x44>
 80033b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80033bc:	059a      	lsls	r2, r3, #22
 80033be:	d4ef      	bmi.n	80033a0 <__smakebuf_r+0x18>
 80033c0:	f023 0303 	bic.w	r3, r3, #3
 80033c4:	f043 0302 	orr.w	r3, r3, #2
 80033c8:	81a3      	strh	r3, [r4, #12]
 80033ca:	e7e3      	b.n	8003394 <__smakebuf_r+0xc>
 80033cc:	4b0d      	ldr	r3, [pc, #52]	; (8003404 <__smakebuf_r+0x7c>)
 80033ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80033d0:	89a3      	ldrh	r3, [r4, #12]
 80033d2:	6020      	str	r0, [r4, #0]
 80033d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033d8:	81a3      	strh	r3, [r4, #12]
 80033da:	9b00      	ldr	r3, [sp, #0]
 80033dc:	6163      	str	r3, [r4, #20]
 80033de:	9b01      	ldr	r3, [sp, #4]
 80033e0:	6120      	str	r0, [r4, #16]
 80033e2:	b15b      	cbz	r3, 80033fc <__smakebuf_r+0x74>
 80033e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80033e8:	4630      	mov	r0, r6
 80033ea:	f000 f949 	bl	8003680 <_isatty_r>
 80033ee:	b128      	cbz	r0, 80033fc <__smakebuf_r+0x74>
 80033f0:	89a3      	ldrh	r3, [r4, #12]
 80033f2:	f023 0303 	bic.w	r3, r3, #3
 80033f6:	f043 0301 	orr.w	r3, r3, #1
 80033fa:	81a3      	strh	r3, [r4, #12]
 80033fc:	89a3      	ldrh	r3, [r4, #12]
 80033fe:	431d      	orrs	r5, r3
 8003400:	81a5      	strh	r5, [r4, #12]
 8003402:	e7cd      	b.n	80033a0 <__smakebuf_r+0x18>
 8003404:	080031ad 	.word	0x080031ad

08003408 <memset>:
 8003408:	4402      	add	r2, r0
 800340a:	4603      	mov	r3, r0
 800340c:	4293      	cmp	r3, r2
 800340e:	d100      	bne.n	8003412 <memset+0xa>
 8003410:	4770      	bx	lr
 8003412:	f803 1b01 	strb.w	r1, [r3], #1
 8003416:	e7f9      	b.n	800340c <memset+0x4>

08003418 <_free_r>:
 8003418:	b538      	push	{r3, r4, r5, lr}
 800341a:	4605      	mov	r5, r0
 800341c:	2900      	cmp	r1, #0
 800341e:	d045      	beq.n	80034ac <_free_r+0x94>
 8003420:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003424:	1f0c      	subs	r4, r1, #4
 8003426:	2b00      	cmp	r3, #0
 8003428:	bfb8      	it	lt
 800342a:	18e4      	addlt	r4, r4, r3
 800342c:	f000 f94a 	bl	80036c4 <__malloc_lock>
 8003430:	4a1f      	ldr	r2, [pc, #124]	; (80034b0 <_free_r+0x98>)
 8003432:	6813      	ldr	r3, [r2, #0]
 8003434:	4610      	mov	r0, r2
 8003436:	b933      	cbnz	r3, 8003446 <_free_r+0x2e>
 8003438:	6063      	str	r3, [r4, #4]
 800343a:	6014      	str	r4, [r2, #0]
 800343c:	4628      	mov	r0, r5
 800343e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003442:	f000 b940 	b.w	80036c6 <__malloc_unlock>
 8003446:	42a3      	cmp	r3, r4
 8003448:	d90c      	bls.n	8003464 <_free_r+0x4c>
 800344a:	6821      	ldr	r1, [r4, #0]
 800344c:	1862      	adds	r2, r4, r1
 800344e:	4293      	cmp	r3, r2
 8003450:	bf04      	itt	eq
 8003452:	681a      	ldreq	r2, [r3, #0]
 8003454:	685b      	ldreq	r3, [r3, #4]
 8003456:	6063      	str	r3, [r4, #4]
 8003458:	bf04      	itt	eq
 800345a:	1852      	addeq	r2, r2, r1
 800345c:	6022      	streq	r2, [r4, #0]
 800345e:	6004      	str	r4, [r0, #0]
 8003460:	e7ec      	b.n	800343c <_free_r+0x24>
 8003462:	4613      	mov	r3, r2
 8003464:	685a      	ldr	r2, [r3, #4]
 8003466:	b10a      	cbz	r2, 800346c <_free_r+0x54>
 8003468:	42a2      	cmp	r2, r4
 800346a:	d9fa      	bls.n	8003462 <_free_r+0x4a>
 800346c:	6819      	ldr	r1, [r3, #0]
 800346e:	1858      	adds	r0, r3, r1
 8003470:	42a0      	cmp	r0, r4
 8003472:	d10b      	bne.n	800348c <_free_r+0x74>
 8003474:	6820      	ldr	r0, [r4, #0]
 8003476:	4401      	add	r1, r0
 8003478:	1858      	adds	r0, r3, r1
 800347a:	4282      	cmp	r2, r0
 800347c:	6019      	str	r1, [r3, #0]
 800347e:	d1dd      	bne.n	800343c <_free_r+0x24>
 8003480:	6810      	ldr	r0, [r2, #0]
 8003482:	6852      	ldr	r2, [r2, #4]
 8003484:	605a      	str	r2, [r3, #4]
 8003486:	4401      	add	r1, r0
 8003488:	6019      	str	r1, [r3, #0]
 800348a:	e7d7      	b.n	800343c <_free_r+0x24>
 800348c:	d902      	bls.n	8003494 <_free_r+0x7c>
 800348e:	230c      	movs	r3, #12
 8003490:	602b      	str	r3, [r5, #0]
 8003492:	e7d3      	b.n	800343c <_free_r+0x24>
 8003494:	6820      	ldr	r0, [r4, #0]
 8003496:	1821      	adds	r1, r4, r0
 8003498:	428a      	cmp	r2, r1
 800349a:	bf04      	itt	eq
 800349c:	6811      	ldreq	r1, [r2, #0]
 800349e:	6852      	ldreq	r2, [r2, #4]
 80034a0:	6062      	str	r2, [r4, #4]
 80034a2:	bf04      	itt	eq
 80034a4:	1809      	addeq	r1, r1, r0
 80034a6:	6021      	streq	r1, [r4, #0]
 80034a8:	605c      	str	r4, [r3, #4]
 80034aa:	e7c7      	b.n	800343c <_free_r+0x24>
 80034ac:	bd38      	pop	{r3, r4, r5, pc}
 80034ae:	bf00      	nop
 80034b0:	20000084 	.word	0x20000084

080034b4 <_malloc_r>:
 80034b4:	b570      	push	{r4, r5, r6, lr}
 80034b6:	1ccd      	adds	r5, r1, #3
 80034b8:	f025 0503 	bic.w	r5, r5, #3
 80034bc:	3508      	adds	r5, #8
 80034be:	2d0c      	cmp	r5, #12
 80034c0:	bf38      	it	cc
 80034c2:	250c      	movcc	r5, #12
 80034c4:	2d00      	cmp	r5, #0
 80034c6:	4606      	mov	r6, r0
 80034c8:	db01      	blt.n	80034ce <_malloc_r+0x1a>
 80034ca:	42a9      	cmp	r1, r5
 80034cc:	d903      	bls.n	80034d6 <_malloc_r+0x22>
 80034ce:	230c      	movs	r3, #12
 80034d0:	6033      	str	r3, [r6, #0]
 80034d2:	2000      	movs	r0, #0
 80034d4:	bd70      	pop	{r4, r5, r6, pc}
 80034d6:	f000 f8f5 	bl	80036c4 <__malloc_lock>
 80034da:	4a23      	ldr	r2, [pc, #140]	; (8003568 <_malloc_r+0xb4>)
 80034dc:	6814      	ldr	r4, [r2, #0]
 80034de:	4621      	mov	r1, r4
 80034e0:	b991      	cbnz	r1, 8003508 <_malloc_r+0x54>
 80034e2:	4c22      	ldr	r4, [pc, #136]	; (800356c <_malloc_r+0xb8>)
 80034e4:	6823      	ldr	r3, [r4, #0]
 80034e6:	b91b      	cbnz	r3, 80034f0 <_malloc_r+0x3c>
 80034e8:	4630      	mov	r0, r6
 80034ea:	f000 f841 	bl	8003570 <_sbrk_r>
 80034ee:	6020      	str	r0, [r4, #0]
 80034f0:	4629      	mov	r1, r5
 80034f2:	4630      	mov	r0, r6
 80034f4:	f000 f83c 	bl	8003570 <_sbrk_r>
 80034f8:	1c43      	adds	r3, r0, #1
 80034fa:	d126      	bne.n	800354a <_malloc_r+0x96>
 80034fc:	230c      	movs	r3, #12
 80034fe:	6033      	str	r3, [r6, #0]
 8003500:	4630      	mov	r0, r6
 8003502:	f000 f8e0 	bl	80036c6 <__malloc_unlock>
 8003506:	e7e4      	b.n	80034d2 <_malloc_r+0x1e>
 8003508:	680b      	ldr	r3, [r1, #0]
 800350a:	1b5b      	subs	r3, r3, r5
 800350c:	d41a      	bmi.n	8003544 <_malloc_r+0x90>
 800350e:	2b0b      	cmp	r3, #11
 8003510:	d90f      	bls.n	8003532 <_malloc_r+0x7e>
 8003512:	600b      	str	r3, [r1, #0]
 8003514:	50cd      	str	r5, [r1, r3]
 8003516:	18cc      	adds	r4, r1, r3
 8003518:	4630      	mov	r0, r6
 800351a:	f000 f8d4 	bl	80036c6 <__malloc_unlock>
 800351e:	f104 000b 	add.w	r0, r4, #11
 8003522:	1d23      	adds	r3, r4, #4
 8003524:	f020 0007 	bic.w	r0, r0, #7
 8003528:	1ac3      	subs	r3, r0, r3
 800352a:	d01b      	beq.n	8003564 <_malloc_r+0xb0>
 800352c:	425a      	negs	r2, r3
 800352e:	50e2      	str	r2, [r4, r3]
 8003530:	bd70      	pop	{r4, r5, r6, pc}
 8003532:	428c      	cmp	r4, r1
 8003534:	bf0d      	iteet	eq
 8003536:	6863      	ldreq	r3, [r4, #4]
 8003538:	684b      	ldrne	r3, [r1, #4]
 800353a:	6063      	strne	r3, [r4, #4]
 800353c:	6013      	streq	r3, [r2, #0]
 800353e:	bf18      	it	ne
 8003540:	460c      	movne	r4, r1
 8003542:	e7e9      	b.n	8003518 <_malloc_r+0x64>
 8003544:	460c      	mov	r4, r1
 8003546:	6849      	ldr	r1, [r1, #4]
 8003548:	e7ca      	b.n	80034e0 <_malloc_r+0x2c>
 800354a:	1cc4      	adds	r4, r0, #3
 800354c:	f024 0403 	bic.w	r4, r4, #3
 8003550:	42a0      	cmp	r0, r4
 8003552:	d005      	beq.n	8003560 <_malloc_r+0xac>
 8003554:	1a21      	subs	r1, r4, r0
 8003556:	4630      	mov	r0, r6
 8003558:	f000 f80a 	bl	8003570 <_sbrk_r>
 800355c:	3001      	adds	r0, #1
 800355e:	d0cd      	beq.n	80034fc <_malloc_r+0x48>
 8003560:	6025      	str	r5, [r4, #0]
 8003562:	e7d9      	b.n	8003518 <_malloc_r+0x64>
 8003564:	bd70      	pop	{r4, r5, r6, pc}
 8003566:	bf00      	nop
 8003568:	20000084 	.word	0x20000084
 800356c:	20000088 	.word	0x20000088

08003570 <_sbrk_r>:
 8003570:	b538      	push	{r3, r4, r5, lr}
 8003572:	4c06      	ldr	r4, [pc, #24]	; (800358c <_sbrk_r+0x1c>)
 8003574:	2300      	movs	r3, #0
 8003576:	4605      	mov	r5, r0
 8003578:	4608      	mov	r0, r1
 800357a:	6023      	str	r3, [r4, #0]
 800357c:	f000 f8de 	bl	800373c <_sbrk>
 8003580:	1c43      	adds	r3, r0, #1
 8003582:	d102      	bne.n	800358a <_sbrk_r+0x1a>
 8003584:	6823      	ldr	r3, [r4, #0]
 8003586:	b103      	cbz	r3, 800358a <_sbrk_r+0x1a>
 8003588:	602b      	str	r3, [r5, #0]
 800358a:	bd38      	pop	{r3, r4, r5, pc}
 800358c:	200000e8 	.word	0x200000e8

08003590 <__sread>:
 8003590:	b510      	push	{r4, lr}
 8003592:	460c      	mov	r4, r1
 8003594:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003598:	f000 f896 	bl	80036c8 <_read_r>
 800359c:	2800      	cmp	r0, #0
 800359e:	bfab      	itete	ge
 80035a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80035a2:	89a3      	ldrhlt	r3, [r4, #12]
 80035a4:	181b      	addge	r3, r3, r0
 80035a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80035aa:	bfac      	ite	ge
 80035ac:	6563      	strge	r3, [r4, #84]	; 0x54
 80035ae:	81a3      	strhlt	r3, [r4, #12]
 80035b0:	bd10      	pop	{r4, pc}

080035b2 <__swrite>:
 80035b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035b6:	461f      	mov	r7, r3
 80035b8:	898b      	ldrh	r3, [r1, #12]
 80035ba:	05db      	lsls	r3, r3, #23
 80035bc:	4605      	mov	r5, r0
 80035be:	460c      	mov	r4, r1
 80035c0:	4616      	mov	r6, r2
 80035c2:	d505      	bpl.n	80035d0 <__swrite+0x1e>
 80035c4:	2302      	movs	r3, #2
 80035c6:	2200      	movs	r2, #0
 80035c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035cc:	f000 f868 	bl	80036a0 <_lseek_r>
 80035d0:	89a3      	ldrh	r3, [r4, #12]
 80035d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80035d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035da:	81a3      	strh	r3, [r4, #12]
 80035dc:	4632      	mov	r2, r6
 80035de:	463b      	mov	r3, r7
 80035e0:	4628      	mov	r0, r5
 80035e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035e6:	f000 b817 	b.w	8003618 <_write_r>

080035ea <__sseek>:
 80035ea:	b510      	push	{r4, lr}
 80035ec:	460c      	mov	r4, r1
 80035ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80035f2:	f000 f855 	bl	80036a0 <_lseek_r>
 80035f6:	1c43      	adds	r3, r0, #1
 80035f8:	89a3      	ldrh	r3, [r4, #12]
 80035fa:	bf15      	itete	ne
 80035fc:	6560      	strne	r0, [r4, #84]	; 0x54
 80035fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003602:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003606:	81a3      	strheq	r3, [r4, #12]
 8003608:	bf18      	it	ne
 800360a:	81a3      	strhne	r3, [r4, #12]
 800360c:	bd10      	pop	{r4, pc}

0800360e <__sclose>:
 800360e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003612:	f000 b813 	b.w	800363c <_close_r>
	...

08003618 <_write_r>:
 8003618:	b538      	push	{r3, r4, r5, lr}
 800361a:	4c07      	ldr	r4, [pc, #28]	; (8003638 <_write_r+0x20>)
 800361c:	4605      	mov	r5, r0
 800361e:	4608      	mov	r0, r1
 8003620:	4611      	mov	r1, r2
 8003622:	2200      	movs	r2, #0
 8003624:	6022      	str	r2, [r4, #0]
 8003626:	461a      	mov	r2, r3
 8003628:	f000 f896 	bl	8003758 <_write>
 800362c:	1c43      	adds	r3, r0, #1
 800362e:	d102      	bne.n	8003636 <_write_r+0x1e>
 8003630:	6823      	ldr	r3, [r4, #0]
 8003632:	b103      	cbz	r3, 8003636 <_write_r+0x1e>
 8003634:	602b      	str	r3, [r5, #0]
 8003636:	bd38      	pop	{r3, r4, r5, pc}
 8003638:	200000e8 	.word	0x200000e8

0800363c <_close_r>:
 800363c:	b538      	push	{r3, r4, r5, lr}
 800363e:	4c06      	ldr	r4, [pc, #24]	; (8003658 <_close_r+0x1c>)
 8003640:	2300      	movs	r3, #0
 8003642:	4605      	mov	r5, r0
 8003644:	4608      	mov	r0, r1
 8003646:	6023      	str	r3, [r4, #0]
 8003648:	f000 f850 	bl	80036ec <_close>
 800364c:	1c43      	adds	r3, r0, #1
 800364e:	d102      	bne.n	8003656 <_close_r+0x1a>
 8003650:	6823      	ldr	r3, [r4, #0]
 8003652:	b103      	cbz	r3, 8003656 <_close_r+0x1a>
 8003654:	602b      	str	r3, [r5, #0]
 8003656:	bd38      	pop	{r3, r4, r5, pc}
 8003658:	200000e8 	.word	0x200000e8

0800365c <_fstat_r>:
 800365c:	b538      	push	{r3, r4, r5, lr}
 800365e:	4c07      	ldr	r4, [pc, #28]	; (800367c <_fstat_r+0x20>)
 8003660:	2300      	movs	r3, #0
 8003662:	4605      	mov	r5, r0
 8003664:	4608      	mov	r0, r1
 8003666:	4611      	mov	r1, r2
 8003668:	6023      	str	r3, [r4, #0]
 800366a:	f000 f847 	bl	80036fc <_fstat>
 800366e:	1c43      	adds	r3, r0, #1
 8003670:	d102      	bne.n	8003678 <_fstat_r+0x1c>
 8003672:	6823      	ldr	r3, [r4, #0]
 8003674:	b103      	cbz	r3, 8003678 <_fstat_r+0x1c>
 8003676:	602b      	str	r3, [r5, #0]
 8003678:	bd38      	pop	{r3, r4, r5, pc}
 800367a:	bf00      	nop
 800367c:	200000e8 	.word	0x200000e8

08003680 <_isatty_r>:
 8003680:	b538      	push	{r3, r4, r5, lr}
 8003682:	4c06      	ldr	r4, [pc, #24]	; (800369c <_isatty_r+0x1c>)
 8003684:	2300      	movs	r3, #0
 8003686:	4605      	mov	r5, r0
 8003688:	4608      	mov	r0, r1
 800368a:	6023      	str	r3, [r4, #0]
 800368c:	f000 f83e 	bl	800370c <_isatty>
 8003690:	1c43      	adds	r3, r0, #1
 8003692:	d102      	bne.n	800369a <_isatty_r+0x1a>
 8003694:	6823      	ldr	r3, [r4, #0]
 8003696:	b103      	cbz	r3, 800369a <_isatty_r+0x1a>
 8003698:	602b      	str	r3, [r5, #0]
 800369a:	bd38      	pop	{r3, r4, r5, pc}
 800369c:	200000e8 	.word	0x200000e8

080036a0 <_lseek_r>:
 80036a0:	b538      	push	{r3, r4, r5, lr}
 80036a2:	4c07      	ldr	r4, [pc, #28]	; (80036c0 <_lseek_r+0x20>)
 80036a4:	4605      	mov	r5, r0
 80036a6:	4608      	mov	r0, r1
 80036a8:	4611      	mov	r1, r2
 80036aa:	2200      	movs	r2, #0
 80036ac:	6022      	str	r2, [r4, #0]
 80036ae:	461a      	mov	r2, r3
 80036b0:	f000 f834 	bl	800371c <_lseek>
 80036b4:	1c43      	adds	r3, r0, #1
 80036b6:	d102      	bne.n	80036be <_lseek_r+0x1e>
 80036b8:	6823      	ldr	r3, [r4, #0]
 80036ba:	b103      	cbz	r3, 80036be <_lseek_r+0x1e>
 80036bc:	602b      	str	r3, [r5, #0]
 80036be:	bd38      	pop	{r3, r4, r5, pc}
 80036c0:	200000e8 	.word	0x200000e8

080036c4 <__malloc_lock>:
 80036c4:	4770      	bx	lr

080036c6 <__malloc_unlock>:
 80036c6:	4770      	bx	lr

080036c8 <_read_r>:
 80036c8:	b538      	push	{r3, r4, r5, lr}
 80036ca:	4c07      	ldr	r4, [pc, #28]	; (80036e8 <_read_r+0x20>)
 80036cc:	4605      	mov	r5, r0
 80036ce:	4608      	mov	r0, r1
 80036d0:	4611      	mov	r1, r2
 80036d2:	2200      	movs	r2, #0
 80036d4:	6022      	str	r2, [r4, #0]
 80036d6:	461a      	mov	r2, r3
 80036d8:	f000 f828 	bl	800372c <_read>
 80036dc:	1c43      	adds	r3, r0, #1
 80036de:	d102      	bne.n	80036e6 <_read_r+0x1e>
 80036e0:	6823      	ldr	r3, [r4, #0]
 80036e2:	b103      	cbz	r3, 80036e6 <_read_r+0x1e>
 80036e4:	602b      	str	r3, [r5, #0]
 80036e6:	bd38      	pop	{r3, r4, r5, pc}
 80036e8:	200000e8 	.word	0x200000e8

080036ec <_close>:
 80036ec:	4b02      	ldr	r3, [pc, #8]	; (80036f8 <_close+0xc>)
 80036ee:	2258      	movs	r2, #88	; 0x58
 80036f0:	601a      	str	r2, [r3, #0]
 80036f2:	f04f 30ff 	mov.w	r0, #4294967295
 80036f6:	4770      	bx	lr
 80036f8:	200000e8 	.word	0x200000e8

080036fc <_fstat>:
 80036fc:	4b02      	ldr	r3, [pc, #8]	; (8003708 <_fstat+0xc>)
 80036fe:	2258      	movs	r2, #88	; 0x58
 8003700:	601a      	str	r2, [r3, #0]
 8003702:	f04f 30ff 	mov.w	r0, #4294967295
 8003706:	4770      	bx	lr
 8003708:	200000e8 	.word	0x200000e8

0800370c <_isatty>:
 800370c:	4b02      	ldr	r3, [pc, #8]	; (8003718 <_isatty+0xc>)
 800370e:	2258      	movs	r2, #88	; 0x58
 8003710:	601a      	str	r2, [r3, #0]
 8003712:	2000      	movs	r0, #0
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	200000e8 	.word	0x200000e8

0800371c <_lseek>:
 800371c:	4b02      	ldr	r3, [pc, #8]	; (8003728 <_lseek+0xc>)
 800371e:	2258      	movs	r2, #88	; 0x58
 8003720:	601a      	str	r2, [r3, #0]
 8003722:	f04f 30ff 	mov.w	r0, #4294967295
 8003726:	4770      	bx	lr
 8003728:	200000e8 	.word	0x200000e8

0800372c <_read>:
 800372c:	4b02      	ldr	r3, [pc, #8]	; (8003738 <_read+0xc>)
 800372e:	2258      	movs	r2, #88	; 0x58
 8003730:	601a      	str	r2, [r3, #0]
 8003732:	f04f 30ff 	mov.w	r0, #4294967295
 8003736:	4770      	bx	lr
 8003738:	200000e8 	.word	0x200000e8

0800373c <_sbrk>:
 800373c:	4b04      	ldr	r3, [pc, #16]	; (8003750 <_sbrk+0x14>)
 800373e:	6819      	ldr	r1, [r3, #0]
 8003740:	4602      	mov	r2, r0
 8003742:	b909      	cbnz	r1, 8003748 <_sbrk+0xc>
 8003744:	4903      	ldr	r1, [pc, #12]	; (8003754 <_sbrk+0x18>)
 8003746:	6019      	str	r1, [r3, #0]
 8003748:	6818      	ldr	r0, [r3, #0]
 800374a:	4402      	add	r2, r0
 800374c:	601a      	str	r2, [r3, #0]
 800374e:	4770      	bx	lr
 8003750:	2000008c 	.word	0x2000008c
 8003754:	200000ec 	.word	0x200000ec

08003758 <_write>:
 8003758:	4b02      	ldr	r3, [pc, #8]	; (8003764 <_write+0xc>)
 800375a:	2258      	movs	r2, #88	; 0x58
 800375c:	601a      	str	r2, [r3, #0]
 800375e:	f04f 30ff 	mov.w	r0, #4294967295
 8003762:	4770      	bx	lr
 8003764:	200000e8 	.word	0x200000e8

08003768 <_init>:
 8003768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800376a:	bf00      	nop
 800376c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800376e:	bc08      	pop	{r3}
 8003770:	469e      	mov	lr, r3
 8003772:	4770      	bx	lr

08003774 <_fini>:
 8003774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003776:	bf00      	nop
 8003778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800377a:	bc08      	pop	{r3}
 800377c:	469e      	mov	lr, r3
 800377e:	4770      	bx	lr
