Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May  8 00:02:39 2022
| Host         : md3hhm5c running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Uhr_control_sets_placed.rpt
| Design       : Uhr
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   280 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |    40 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            7 |
| No           | No                    | Yes                    |              30 |           26 |
| No           | Yes                   | No                     |              75 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             192 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------+----------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal             | Enable Signal |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------+---------------+----------------------------------------------------+------------------+----------------+--------------+
|  segment7/Position_reg[0]_LDC_i_1_n_0 |               | segment7/Position_reg[0]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  segment7/Position_reg[1]_LDC_i_1_n_0 |               | segment7/Position_reg[1]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  segment7/b_reg[1]_LDC_i_1_n_0        |               | segment7/b_reg[1]_LDC_i_2_n_0                      |                1 |              1 |         1.00 |
|  segment7/b_reg[2]_LDC_i_1_n_0        |               | segment7/b_reg[2]_LDC_i_2_n_0                      |                1 |              1 |         1.00 |
|  segment7/Position_reg[3]_LDC_i_1_n_0 |               | segment7/Position_reg[3]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  segment7/b_reg[0]_LDC_i_1_n_0        |               | segment7/b_reg[0]_LDC_i_2_n_0                      |                1 |              1 |         1.00 |
|  segment7/Position_reg[6]_LDC_i_1_n_0 |               | segment7/Position_reg[6]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  segment7/Position_reg[2]_LDC_i_1_n_0 |               | segment7/Position_reg[2]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  segment7/Position_reg[5]_LDC_i_1_n_0 |               | segment7/Position_reg[5]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  segment7/Position_reg[7]_LDC_i_1_n_0 |               | segment7/Position_reg[7]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  segment7/Position_reg[4]_LDC_i_1_n_0 |               | segment7/Position_reg[4]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                        |               |                                                    |                1 |              1 |         1.00 |
|  zaehler_min_mod10/clock              |               |                                                    |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               |                                                    |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[0]_LDC_i_1_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[1]_LDC_i_1_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[0]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[1]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[5]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/b_reg[1]_LDC_i_1_n_0                      |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/b_reg[0]_LDC_i_2_n_0                      |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[3]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/b_reg[2]_LDC_i_1_n_0                      |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[3]_LDC_i_1_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/b_reg[0]_LDC_i_1_n_0                      |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[6]_LDC_i_1_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[2]_LDC_i_1_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[5]_LDC_i_1_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/b_reg[1]_LDC_i_2_n_0                      |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[2]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[7]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[6]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[7]_LDC_i_1_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/b_reg[2]_LDC_i_2_n_0                      |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[4]_LDC_i_1_n_0               |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | segment7/Position_reg[4]_LDC_i_2_n_0               |                1 |              1 |         1.00 |
|  clk1Hz_BUFG                          |               |                                                    |                1 |              1 |         1.00 |
|  carrys_s_2                           |               |                                                    |                1 |              1 |         1.00 |
|  carrys_s_0                           |               |                                                    |                1 |              1 |         1.00 |
|  zaehler_hor_mod10/clock              |               |                                                    |                1 |              1 |         1.00 |
|  clk10kHz_BUFG                        |               | reset_IBUF                                         |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                        |               | clock_divider/zaehler_10kHz/counter[0]_i_1_n_0     |                8 |             32 |         4.00 |
|  carrys_s_0                           | enable_IBUF   | uhrzaehler/zaehler_sek_mod7/counter[0]_i_1__2_n_0  |                8 |             32 |         4.00 |
|  clk1Hz_BUFG                          | enable_IBUF   | uhrzaehler/zaehler_sek_mod10/counter[0]_i_1__1_n_0 |                8 |             32 |         4.00 |
|  carrys_s_4                           | enable_IBUF   | uhrzaehler/zaehler_hor_mod3/counter[0]_i_1__6_n_0  |                8 |             32 |         4.00 |
|  carrys_s_2                           | enable_IBUF   | uhrzaehler/zaehler_min_mod7/counter[0]_i_1__4_n_0  |                8 |             32 |         4.00 |
|  zaehler_hor_mod10/clock              | enable_IBUF   | uhrzaehler/zaehler_hor_mod10/counter[0]_i_1__5_n_0 |                8 |             32 |         4.00 |
|  clk10kHz_BUFG                        |               | clock_divider/zaehler_1Hz/counter[0]_i_1__0_n_0    |                8 |             32 |         4.00 |
|  zaehler_min_mod10/clock              | enable_IBUF   | uhrzaehler/zaehler_min_mod10/counter[0]_i_1__3_n_0 |                8 |             32 |         4.00 |
+---------------------------------------+---------------+----------------------------------------------------+------------------+----------------+--------------+


