Reading OpenROAD database at '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/38-openroad-repairantennas/1-diodeinsertion/systolic_top_uart_4parallel_q8_24.odb'…
Reading library file at '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/usr/local/lib/python3.10/dist-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   systolic_top_uart_4parallel_q8_24
Die area:                 ( 0 0 ) ( 1000000 1000000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     14641
Number of terminals:      18
Number of snets:          2
Number of nets:           33

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 24.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 60433.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 39045.
[INFO DRT-0033] via shape region query size = 46800.
[INFO DRT-0033] met2 shape region query size = 28088.
[INFO DRT-0033] via2 shape region query size = 37440.
[INFO DRT-0033] met3 shape region query size = 28088.
[INFO DRT-0033] via3 shape region query size = 37440.
[INFO DRT-0033] met4 shape region query size = 9464.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 41 pins.
[INFO DRT-0081]   Complete 18 unique inst patterns.
[INFO DRT-0084]   Complete 15 groups.
#scanned instances     = 14641
#unique  instances     = 24
#stdCellGenAp          = 331
#stdCellValidPlanarAp  = 13
#stdCellValidViaAp     = 243
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 52
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 146.18 (MB), peak = 146.18 (MB)

Number of guides:     130

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 144 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 144 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 42.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 33.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 20.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 62 vertical wires in 3 frboxes and 41 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 3 vertical wires in 3 frboxes and 6 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 158.52 (MB), peak = 194.53 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 158.52 (MB), peak = 194.53 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 164.98 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 164.98 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 169.24 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 179.72 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 189.89 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 190.41 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 192.46 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 196.07 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 196.07 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:00, memory = 198.65 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Short                3
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 543.94 (MB), peak = 555.76 (MB)
Total wire length = 1222 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 153 um.
Total wire length on LAYER met2 = 540 um.
Total wire length on LAYER met3 = 529 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 96.
Up-via summary (total 96):.

---------------------
 FR_MASTERSLICE     0
            li1    49
           met1    39
           met2     8
           met3     0
           met4     0
---------------------
                   96


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 543.94 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 543.94 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 545.22 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 545.22 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 545.22 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 547.54 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 547.54 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 552.96 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 552.96 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 552.96 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 553.11 (MB), peak = 564.89 (MB)
Total wire length = 1226 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 159 um.
Total wire length on LAYER met2 = 538 um.
Total wire length on LAYER met3 = 529 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 94.
Up-via summary (total 94):.

---------------------
 FR_MASTERSLICE     0
            li1    49
           met1    37
           met2     8
           met3     0
           met4     0
---------------------
                   94


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 553.11 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 553.11 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 553.11 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 553.11 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 553.11 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 553.11 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 553.11 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 553.11 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 553.11 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 553.11 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 553.00 (MB), peak = 564.89 (MB)
Total wire length = 1224 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 156 um.
Total wire length on LAYER met2 = 538 um.
Total wire length on LAYER met3 = 529 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 96.
Up-via summary (total 96):.

---------------------
 FR_MASTERSLICE     0
            li1    49
           met1    39
           met2     8
           met3     0
           met4     0
---------------------
                   96


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 553.00 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 553.00 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 554.29 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 554.29 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 554.29 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 554.29 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 554.29 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 554.29 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 554.29 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 554.29 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 554.29 (MB), peak = 566.20 (MB)
Total wire length = 1225 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 156 um.
Total wire length on LAYER met2 = 539 um.
Total wire length on LAYER met3 = 529 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98.
Up-via summary (total 98):.

---------------------
 FR_MASTERSLICE     0
            li1    49
           met1    41
           met2     8
           met3     0
           met4     0
---------------------
                   98


[INFO DRT-0198] Complete detail routing.
Total wire length = 1225 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 156 um.
Total wire length on LAYER met2 = 539 um.
Total wire length on LAYER met3 = 529 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98.
Up-via summary (total 98):.

---------------------
 FR_MASTERSLICE     0
            li1    49
           met1    41
           met2     8
           met3     0
           met4     0
---------------------
                   98


[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 554.29 (MB), peak = 566.20 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/40-openroad-detailedrouting/systolic_top_uart_4parallel_q8_24.odb'…
Writing netlist to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/40-openroad-detailedrouting/systolic_top_uart_4parallel_q8_24.nl.v'…
Writing powered netlist to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/40-openroad-detailedrouting/systolic_top_uart_4parallel_q8_24.pnl.v'…
Writing layout to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/40-openroad-detailedrouting/systolic_top_uart_4parallel_q8_24.def'…
Writing timing constraints to '/foss/designs/system_verilog_converted_files/runs/RUN_2025-01-20_04-34-08/40-openroad-detailedrouting/systolic_top_uart_4parallel_q8_24.sdc'…
