$date
	Sun Oct 23 08:34:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#111951
b1010 !
1"
#111954
b1010 &
b1010 %
1$
#111955
0"
#111958
b101 &
b101 %
#111962
b10000 &
b10000 %
#111966
b1000 &
b1000 %
#111970
b100 &
b100 %
#111974
b10 &
b10 %
#111978
b1 &
b1 %
1#
#111982
b0 &
0#
b0 %
0$
#1118931
b1011 !
1"
#1118934
b1011 &
b1011 %
1$
#1118935
0"
#1118938
b100010 &
b100010 %
#1118942
b10001 &
b10001 %
#1118946
b110100 &
b110100 %
#1118950
b11010 &
b11010 %
#1118954
b1101 &
b1101 %
#1118958
b101000 &
b101000 %
#1118962
b10100 &
b10100 %
#1118966
b1010 &
b1010 %
#1118970
b101 &
b101 %
#1118974
b10000 &
b10000 %
#1118978
b1000 &
b1000 %
#1118982
b100 &
b100 %
#1118986
b10 &
b10 %
#1118990
b1 &
1#
b1 %
#1118994
b0 &
b0 %
0#
0$
#2155816
b100 !
1"
#2155818
b100 &
b100 %
1$
#2155819
0"
#2155822
b10 &
b10 %
#2155826
b1 &
b1 %
1#
#2155830
b0 &
0#
b0 %
0$
#4500012
