<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1565</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:8px;font-family:Times;color:#000000;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1565-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1565.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:754px;white-space:nowrap" class="ft00">Vol. 3C&#160;35-285</p>
<p style="position:absolute;top:47px;left:633px;white-space:nowrap" class="ft01">MODEL-SPECIFIC REGISTERS (MSRS)</p>
<p style="position:absolute;top:189px;left:204px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:189px;left:546px;white-space:nowrap" class="ft02">Registers&#160;R8-15&#160;(and&#160;the&#160;associated&#160;state-save&#160;</p>
<p style="position:absolute;top:205px;left:546px;white-space:nowrap" class="ft02">MSRs) exist only in&#160;Intel 64&#160;processors.&#160;These&#160;</p>
<p style="position:absolute;top:222px;left:546px;white-space:nowrap" class="ft02">registers contain&#160;valid&#160;information only when&#160;the&#160;</p>
<p style="position:absolute;top:238px;left:546px;white-space:nowrap" class="ft02">processor is&#160;operating&#160;in&#160;64-bit mode at&#160;the time&#160;</p>
<p style="position:absolute;top:254px;left:546px;white-space:nowrap" class="ft02">of&#160;the&#160;error.</p>
<p style="position:absolute;top:279px;left:79px;white-space:nowrap" class="ft02">196H</p>
<p style="position:absolute;top:279px;left:135px;white-space:nowrap" class="ft02">406</p>
<p style="position:absolute;top:279px;left:178px;white-space:nowrap" class="ft02">MSR_MCG_R14</p>
<p style="position:absolute;top:279px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:295px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:279px;left:456px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:279px;left:546px;white-space:nowrap" class="ft06">Machine Check R14<br/>Se<a href="o_fe12b1e2a880e0ce-517.html">e Section&#160;15.3.2.6,&#160;“IA32_MCG Extended&#160;</a></p>
<p style="position:absolute;top:316px;left:546px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-517.html">Machine Check State MSRs.”</a></p>
<p style="position:absolute;top:340px;left:204px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:340px;left:546px;white-space:nowrap" class="ft02">Registers&#160;R8-15&#160;(and&#160;the&#160;associated&#160;state-save&#160;</p>
<p style="position:absolute;top:357px;left:546px;white-space:nowrap" class="ft02">MSRs) exist only in&#160;Intel 64&#160;processors.&#160;These&#160;</p>
<p style="position:absolute;top:373px;left:546px;white-space:nowrap" class="ft02">registers contain&#160;valid&#160;information only when&#160;the&#160;</p>
<p style="position:absolute;top:390px;left:546px;white-space:nowrap" class="ft02">processor is&#160;operating&#160;in&#160;64-bit mode at&#160;the time&#160;</p>
<p style="position:absolute;top:406px;left:546px;white-space:nowrap" class="ft02">of&#160;the&#160;error.</p>
<p style="position:absolute;top:430px;left:79px;white-space:nowrap" class="ft02">197H</p>
<p style="position:absolute;top:430px;left:135px;white-space:nowrap" class="ft02">407</p>
<p style="position:absolute;top:430px;left:178px;white-space:nowrap" class="ft02">MSR_MCG_R15</p>
<p style="position:absolute;top:430px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:447px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:430px;left:456px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:430px;left:546px;white-space:nowrap" class="ft06">Machine Check R15<br/>Se<a href="o_fe12b1e2a880e0ce-517.html">e Section&#160;15.3.2.6,&#160;“IA32_MCG Extended&#160;</a></p>
<p style="position:absolute;top:468px;left:546px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-517.html">Machine Check State MSRs.”</a></p>
<p style="position:absolute;top:492px;left:204px;white-space:nowrap" class="ft02">63:0</p>
<p style="position:absolute;top:492px;left:546px;white-space:nowrap" class="ft02">Registers&#160;R8-15&#160;(and&#160;the&#160;associated&#160;state-save&#160;</p>
<p style="position:absolute;top:508px;left:546px;white-space:nowrap" class="ft02">MSRs) exist only in&#160;Intel 64&#160;processors.&#160;These&#160;</p>
<p style="position:absolute;top:525px;left:546px;white-space:nowrap" class="ft02">registers contain&#160;valid&#160;information only when&#160;the&#160;</p>
<p style="position:absolute;top:541px;left:546px;white-space:nowrap" class="ft02">processor is&#160;operating&#160;in&#160;64-bit mode at&#160;the time&#160;</p>
<p style="position:absolute;top:558px;left:546px;white-space:nowrap" class="ft02">of&#160;the&#160;error.</p>
<p style="position:absolute;top:582px;left:79px;white-space:nowrap" class="ft02">198H</p>
<p style="position:absolute;top:582px;left:135px;white-space:nowrap" class="ft02">408</p>
<p style="position:absolute;top:582px;left:178px;white-space:nowrap" class="ft02">IA32_PERF_STATUS&#160;</p>
<p style="position:absolute;top:582px;left:383px;white-space:nowrap" class="ft02">3, 4, 6</p>
<p style="position:absolute;top:582px;left:457px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:582px;left:546px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a>&#160;Se<a href="o_fe12b1e2a880e0ce-467.html">e Section 14.1,&#160;“Enhanced&#160;Intel&#160;</a></p>
<p style="position:absolute;top:598px;left:546px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-467.html">Speedstep</a></p>
<p style="position:absolute;top:596px;left:607px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-467.html">®</a></p>
<p style="position:absolute;top:598px;left:617px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-467.html">&#160;Technology.”</a></p>
<p style="position:absolute;top:622px;left:79px;white-space:nowrap" class="ft02">199H</p>
<p style="position:absolute;top:622px;left:135px;white-space:nowrap" class="ft02">409</p>
<p style="position:absolute;top:622px;left:178px;white-space:nowrap" class="ft02">IA32_PERF_CTL&#160;</p>
<p style="position:absolute;top:622px;left:383px;white-space:nowrap" class="ft02">3, 4, 6</p>
<p style="position:absolute;top:622px;left:457px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:622px;left:546px;white-space:nowrap" class="ft02">See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a>&#160;Se<a href="o_fe12b1e2a880e0ce-467.html">e Section 14.1,&#160;“Enhanced&#160;Intel&#160;</a></p>
<p style="position:absolute;top:639px;left:546px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-467.html">Speedstep</a></p>
<p style="position:absolute;top:636px;left:607px;white-space:nowrap" class="ft03"><a href="o_fe12b1e2a880e0ce-467.html">®</a></p>
<p style="position:absolute;top:639px;left:617px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-467.html">&#160;Technology.”</a></p>
<p style="position:absolute;top:663px;left:79px;white-space:nowrap" class="ft02">19AH</p>
<p style="position:absolute;top:663px;left:135px;white-space:nowrap" class="ft02">410</p>
<p style="position:absolute;top:663px;left:178px;white-space:nowrap" class="ft02">IA32_CLOCK_MODULATION&#160;</p>
<p style="position:absolute;top:663px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:679px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:663px;left:456px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:663px;left:546px;white-space:nowrap" class="ft07">Thermal Monitor&#160;Control&#160;(R/W)<br/>See<a href="o_fe12b1e2a880e0ce-1283.html">&#160;Table&#160;35-2.</a>&#160;<br/>Se<a href="o_fe12b1e2a880e0ce-489.html">e Section&#160;14.7.3, “Software Controlled Clock&#160;</a></p>
<p style="position:absolute;top:721px;left:546px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-489.html">Modulation.”</a></p>
<p style="position:absolute;top:745px;left:79px;white-space:nowrap" class="ft02">19BH</p>
<p style="position:absolute;top:745px;left:135px;white-space:nowrap" class="ft02">411</p>
<p style="position:absolute;top:745px;left:178px;white-space:nowrap" class="ft02">IA32_THERM_INTERRUPT</p>
<p style="position:absolute;top:745px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:762px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:745px;left:456px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:745px;left:546px;white-space:nowrap" class="ft06">Thermal Interrupt Control&#160;(R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-486.html">e Section&#160;14.7.2, “Thermal&#160;Monitor,” a</a>nd see&#160;</p>
<p style="position:absolute;top:782px;left:546px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2.</a></p>
<p style="position:absolute;top:807px;left:80px;white-space:nowrap" class="ft02">19CH</p>
<p style="position:absolute;top:807px;left:135px;white-space:nowrap" class="ft02">412</p>
<p style="position:absolute;top:807px;left:178px;white-space:nowrap" class="ft02">IA32_THERM_STATUS</p>
<p style="position:absolute;top:807px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:823px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:807px;left:456px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:807px;left:546px;white-space:nowrap" class="ft06">Thermal Monitor Status (R/W)<br/>Se<a href="o_fe12b1e2a880e0ce-486.html">e Section&#160;14.7.2, “Thermal&#160;Monitor,” a</a>nd see&#160;</p>
<p style="position:absolute;top:844px;left:546px;white-space:nowrap" class="ft02"><a href="o_fe12b1e2a880e0ce-1283.html">Table&#160;35-2.</a></p>
<p style="position:absolute;top:868px;left:79px;white-space:nowrap" class="ft02">19DH</p>
<p style="position:absolute;top:868px;left:135px;white-space:nowrap" class="ft02">413</p>
<p style="position:absolute;top:868px;left:178px;white-space:nowrap" class="ft02">MSR_THERM2_CTL</p>
<p style="position:absolute;top:868px;left:546px;white-space:nowrap" class="ft02">Thermal Monitor 2 Control.</p>
<p style="position:absolute;top:892px;left:383px;white-space:nowrap" class="ft02">3,&#160;</p>
<p style="position:absolute;top:892px;left:456px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:892px;left:546px;white-space:nowrap" class="ft02">For&#160;Family F,&#160;Model 3&#160;processors: When&#160;read,&#160;</p>
<p style="position:absolute;top:908px;left:546px;white-space:nowrap" class="ft02">specifies the value of&#160;the target&#160;TM2&#160;transition&#160;</p>
<p style="position:absolute;top:925px;left:546px;white-space:nowrap" class="ft02">last written. When set,&#160;it sets the next target&#160;</p>
<p style="position:absolute;top:942px;left:546px;white-space:nowrap" class="ft02">value for TM2 transition.&#160;</p>
<p style="position:absolute;top:966px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:966px;left:457px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:966px;left:546px;white-space:nowrap" class="ft02">For Family F,&#160;Model 4&#160;and Model 6 processors:&#160;</p>
<p style="position:absolute;top:982px;left:546px;white-space:nowrap" class="ft02">When&#160;read, specifies&#160;the value of&#160;the target&#160;TM2&#160;</p>
<p style="position:absolute;top:998px;left:546px;white-space:nowrap" class="ft02">transition last&#160;written.&#160;Writes&#160;may&#160;cause #GP&#160;</p>
<p style="position:absolute;top:1015px;left:546px;white-space:nowrap" class="ft02">exceptions.</p>
<p style="position:absolute;top:1039px;left:79px;white-space:nowrap" class="ft02">1A0H</p>
<p style="position:absolute;top:1039px;left:135px;white-space:nowrap" class="ft02">416</p>
<p style="position:absolute;top:1039px;left:178px;white-space:nowrap" class="ft02">IA32_MISC_ENABLE</p>
<p style="position:absolute;top:1039px;left:383px;white-space:nowrap" class="ft02">0, 1, 2, 3,&#160;</p>
<p style="position:absolute;top:1056px;left:383px;white-space:nowrap" class="ft02">4, 6</p>
<p style="position:absolute;top:1039px;left:456px;white-space:nowrap" class="ft02">Shared</p>
<p style="position:absolute;top:1039px;left:546px;white-space:nowrap" class="ft02">Enable Miscellaneous Processor&#160;Features&#160;(R/W)&#160;</p>
<p style="position:absolute;top:100px;left:203px;white-space:nowrap" class="ft04">Table 35-41. &#160;MSRs in the Pentium® 4&#160;and Intel® Xeon® Processors&#160;&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:95px;white-space:nowrap" class="ft02">Register&#160;</p>
<p style="position:absolute;top:141px;left:96px;white-space:nowrap" class="ft02">Address</p>
<p style="position:absolute;top:124px;left:230px;white-space:nowrap" class="ft02">Register&#160;Name</p>
<p style="position:absolute;top:141px;left:226px;white-space:nowrap" class="ft02">Fields&#160;and&#160;Flags</p>
<p style="position:absolute;top:124px;left:395px;white-space:nowrap" class="ft02">Model&#160;</p>
<p style="position:absolute;top:141px;left:397px;white-space:nowrap" class="ft02">Avail-</p>
<p style="position:absolute;top:157px;left:395px;white-space:nowrap" class="ft02">ability</p>
<p style="position:absolute;top:124px;left:472px;white-space:nowrap" class="ft02">Shared/</p>
<p style="position:absolute;top:141px;left:470px;white-space:nowrap" class="ft02">Unique</p>
<p style="position:absolute;top:138px;left:513px;white-space:nowrap" class="ft05"><i>1</i></p>
<p style="position:absolute;top:141px;left:644px;white-space:nowrap" class="ft02">Bit&#160;Description</p>
<p style="position:absolute;top:164px;left:82px;white-space:nowrap" class="ft02">&#160;Hex</p>
<p style="position:absolute;top:164px;left:136px;white-space:nowrap" class="ft02">Dec</p>
</div>
</body>
</html>
