CONTEXT,CPU_CYCLES,L1D_TLB_REFILL,L1D_TLB,L2D_TLB_REFILL,L2D_TLB,DTLB_WALK
SECTION_1,1113752,1839,703609,0,0,0
SECTION_2,0,700,156964,0,0,0
