Analysis & Synthesis report for task_4
Sat Feb 12 13:17:23 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |block_diagram|uart_controller:inst5|current_state
 11. State Machine - |block_diagram|uart:inst14|current_state
 12. State Machine - |block_diagram|control_bot:inst4|action_to_take
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: control_bot:inst4
 20. Parameter Settings for User Entity Instance: uart:inst14
 21. Parameter Settings for User Entity Instance: uart_controller:inst5
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. Signal Tap Logic Analyzer Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 12 13:17:23 2022       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; task_4                                      ;
; Top-level Entity Name              ; block_diagram                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,329                                       ;
;     Total combinational functions  ; 1,051                                       ;
;     Dedicated logic registers      ; 787                                         ;
; Total registers                    ; 787                                         ;
; Total pins                         ; 25                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,792                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; block_diagram      ; task_4             ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                    ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; adc_convert.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/adc_convert.v                                                      ;             ;
; line_follow.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v                                                      ;             ;
; motor_speed.v                                                      ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/motor_speed.v                                                      ;             ;
; color_detection.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/color_detection.v                                                  ;             ;
; trans_message.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/trans_message.v                                                    ;             ;
; uart.v                                                             ; yes             ; User Verilog HDL File                        ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/uart.v                                                             ;             ;
; block_diagram.bdf                                                  ; yes             ; User Block Diagram/Schematic File            ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/block_diagram.bdf                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                        ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                   ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                      ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                         ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc                                         ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/dffeea.inc                                               ;             ;
; aglobal191.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                           ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                             ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                   ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                             ;             ;
; db/altsyncram_0524.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/altsyncram_0524.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.tdf                                             ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/others/maxplus2/memmodes.inc                                           ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_hdffe.inc                                              ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                      ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.inc                                           ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf                                              ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/muxlut.inc                                               ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                             ;             ;
; db/mux_ssc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/mux_ssc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.tdf                                           ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/declut.inc                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc                                          ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.tdf                                          ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                          ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cmpconst.inc                                             ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc                                          ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                  ;             ;
; db/cntr_dgi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cntr_dgi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_i6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cntr_i6j.tdf                                                    ;             ;
; db/cntr_egi.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cntr_egi.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld  ;
; db/ip/sld182ee860/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,329        ;
;                                             ;              ;
; Total combinational functions               ; 1051         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 498          ;
;     -- 3 input functions                    ; 210          ;
;     -- <=2 input functions                  ; 343          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 855          ;
;     -- arithmetic mode                      ; 196          ;
;                                             ;              ;
; Total registers                             ; 787          ;
;     -- Dedicated logic registers            ; 787          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 25           ;
; Total memory bits                           ; 1792         ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Maximum fan-out node                        ; clk_50~input ;
; Maximum fan-out                             ; 412          ;
; Total fan-out                               ; 5953         ;
; Average fan-out                             ; 3.12         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |block_diagram                                                                                                                          ; 1051 (2)            ; 787 (0)                   ; 1792        ; 0            ; 0       ; 0         ; 25   ; 0            ; |block_diagram                                                                                                                                                                                                                                                                                                                                            ; block_diagram                     ; work         ;
;    |adc_convert:inst|                                                                                                                   ; 72 (72)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|adc_convert:inst                                                                                                                                                                                                                                                                                                                           ; adc_convert                       ; work         ;
;    |colour_sensor:inst12|                                                                                                               ; 70 (70)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|colour_sensor:inst12                                                                                                                                                                                                                                                                                                                       ; colour_sensor                     ; work         ;
;    |control_bot:inst4|                                                                                                                  ; 182 (182)           ; 59 (59)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|control_bot:inst4                                                                                                                                                                                                                                                                                                                          ; control_bot                       ; work         ;
;    |pwm:inst10|                                                                                                                         ; 42 (42)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|pwm:inst10                                                                                                                                                                                                                                                                                                                                 ; pwm                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 90 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 90 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 85 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 335 (2)             ; 439 (28)                  ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 333 (0)             ; 411 (0)                   ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 333 (88)            ; 411 (130)                 ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                              ; mux_ssc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0524:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated                                                                                                                                                 ; altsyncram_0524                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 34 (1)              ; 86 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 28 (0)              ; 70 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 28 (0)              ; 28 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 5 (5)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 74 (8)              ; 60 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_dgi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_dgi:auto_generated                                                             ; cntr_dgi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                      ; cntr_i6j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                            ; cntr_egi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 14 (14)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |uart:inst14|                                                                                                                        ; 105 (105)           ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|uart:inst14                                                                                                                                                                                                                                                                                                                                ; uart                              ; work         ;
;    |uart_controller:inst5|                                                                                                              ; 117 (117)           ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |block_diagram|uart_controller:inst5                                                                                                                                                                                                                                                                                                                      ; uart_controller                   ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 14           ; 128          ; 14           ; 1792 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |block_diagram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |block_diagram|uart_controller:inst5|current_state                ;
+--------------------+--------------------+--------------------+--------------------+
; Name               ; current_state.IDLE ; current_state.WAIT ; current_state.SEND ;
+--------------------+--------------------+--------------------+--------------------+
; current_state.IDLE ; 0                  ; 0                  ; 0                  ;
; current_state.SEND ; 1                  ; 0                  ; 1                  ;
; current_state.WAIT ; 1                  ; 1                  ; 0                  ;
+--------------------+--------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |block_diagram|uart:inst14|current_state                                                                                                      ;
+----------------------------+---------------------------+----------------------------+----------------------------+--------------------+-----------------------+
; Name                       ; current_state.TX_STOP_BIT ; current_state.TX_DATA_BITS ; current_state.TX_START_BIT ; current_state.IDLE ; current_state.CLEANUP ;
+----------------------------+---------------------------+----------------------------+----------------------------+--------------------+-----------------------+
; current_state.IDLE         ; 0                         ; 0                          ; 0                          ; 0                  ; 0                     ;
; current_state.TX_START_BIT ; 0                         ; 0                          ; 1                          ; 1                  ; 0                     ;
; current_state.TX_DATA_BITS ; 0                         ; 1                          ; 0                          ; 1                  ; 0                     ;
; current_state.TX_STOP_BIT  ; 1                         ; 0                          ; 0                          ; 1                  ; 0                     ;
; current_state.CLEANUP      ; 0                         ; 0                          ; 0                          ; 1                  ; 1                     ;
+----------------------------+---------------------------+----------------------------+----------------------------+--------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |block_diagram|control_bot:inst4|action_to_take                                                                ;
+----------------------------+-----------------------+-----------------------+----------------------------+----------------------+
; Name                       ; action_to_take.turn_L ; action_to_take.turn_R ; action_to_take.follow_line ; action_to_take.go_st ;
+----------------------------+-----------------------+-----------------------+----------------------------+----------------------+
; action_to_take.follow_line ; 0                     ; 0                     ; 0                          ; 0                    ;
; action_to_take.turn_R      ; 0                     ; 1                     ; 1                          ; 0                    ;
; action_to_take.turn_L      ; 1                     ; 0                     ; 1                          ; 0                    ;
; action_to_take.go_st       ; 0                     ; 0                     ; 1                          ; 1                    ;
+----------------------------+-----------------------+-----------------------+----------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; Register name                                                                                                                                                        ; Reason for Removal                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+
; uart_controller:inst5|msg[11][0]                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; uart_controller:inst5|msg[11][1]                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; uart_controller:inst5|msg[11][2]                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; uart_controller:inst5|msg[11][3]                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; uart_controller:inst5|msg[11][4]                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; uart_controller:inst5|msg[11][5]                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; uart_controller:inst5|msg[11][6]                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; uart_controller:inst5|msg[11][7]                                                                                                                                     ; Stuck at GND due to stuck port data_in        ;
; control_bot:inst4|r_speed_a1_a[1,6]                                                                                                                                  ; Merged with control_bot:inst4|r_speed_a1_a[0] ;
; control_bot:inst4|r_speed_a1_a[3..5]                                                                                                                                 ; Merged with control_bot:inst4|r_speed_a1_a[2] ;
; control_bot:inst4|r_speed_b1_a[5]                                                                                                                                    ; Merged with control_bot:inst4|r_speed_b1_a[2] ;
; control_bot:inst4|r_speed_b1_a[3,4]                                                                                                                                  ; Merged with control_bot:inst4|r_speed_b1_a[1] ;
; control_bot:inst4|r_speed_b1_b[4]                                                                                                                                    ; Merged with control_bot:inst4|r_speed_b1_b[0] ;
; control_bot:inst4|current_node[6]                                                                                                                                    ; Merged with control_bot:inst4|current_node[5] ;
; control_bot:inst4|next[6]                                                                                                                                            ; Merged with control_bot:inst4|next[5]         ;
; uart_controller:inst5|msg[0][3]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[0][5]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[0][7]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[10][2]                                                                                                                                     ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[10][3]                                                                                                                                     ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[10][4]                                                                                                                                     ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[10][6]                                                                                                                                     ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[10][7]                                                                                                                                     ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[1][1]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[1][2]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[1][4]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[1][5]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[1][7]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[2][1]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[2][4]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[2][6]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[2][7]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[3][2]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[3][3]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[3][5]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[3][7]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[4][1]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[4][2]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[4][4]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[4][5]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[4][7]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[5][1]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[5][4]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[5][5]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[5][7]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[6][2]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[6][3]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[6][6]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[6][7]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[7][1]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[7][4]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[7][6]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[7][7]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[8][5]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[8][7]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[9][1]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[9][4]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[9][6]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[9][7]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|temp_msg[10..12,14,15,17,20,22,23,29,31,33,36,38,39,42,43,46,47,49,52,53,55,57,58,60,61,63,66,67,69,71,73,76,78,79,81,82,84,85,87,90,91,93,95] ; Merged with uart_controller:inst5|msg[0][2]   ;
; uart_controller:inst5|msg[0][1]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[0][4]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[0][6]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[10][0]                                                                                                                                     ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[10][1]                                                                                                                                     ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[10][5]                                                                                                                                     ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[1][0]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[1][3]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[1][6]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[2][0]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[2][2]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[2][3]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[2][5]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[3][0]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[3][1]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[3][4]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[3][6]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[4][0]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[4][3]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[4][6]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[5][0]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[5][2]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[5][3]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[5][6]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[6][4]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[6][5]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[7][0]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[7][2]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[7][3]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[7][5]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[8][6]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[9][0]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[9][2]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[9][3]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[9][5]                                                                                                                                      ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|temp_msg[8,9,13,16,18,19,21,30,32,34,35,37,44,45,48,50,51,54,56,59,62,64,65,68,70,72,74,75,77,80,83,86,88,89,92,94]                            ; Merged with uart_controller:inst5|msg[0][0]   ;
; uart_controller:inst5|msg[8][4]                                                                                                                                      ; Merged with uart_controller:inst5|msg[6][0]   ;
; uart_controller:inst5|temp_msg[28,40]                                                                                                                                ; Merged with uart_controller:inst5|msg[6][0]   ;
; uart_controller:inst5|temp_msg[27]                                                                                                                                   ; Merged with uart_controller:inst5|msg[8][3]   ;
; uart_controller:inst5|msg[8][1]                                                                                                                                      ; Merged with uart_controller:inst5|msg[6][1]   ;
; uart_controller:inst5|msg[8][2]                                                                                                                                      ; Merged with uart_controller:inst5|msg[6][1]   ;
; uart_controller:inst5|temp_msg[25,26,41]                                                                                                                             ; Merged with uart_controller:inst5|msg[6][1]   ;
; uart_controller:inst5|temp_msg[24]                                                                                                                                   ; Merged with uart_controller:inst5|msg[8][0]   ;
; control_bot:inst4|r_speed_a1_a[0]                                                                                                                                    ; Stuck at GND due to stuck port data_in        ;
; control_bot:inst4|r_speed_b1_a[2]                                                                                                                                    ; Stuck at GND due to stuck port data_in        ;
; uart_controller:inst5|msg[0][2]                                                                                                                                      ; Stuck at GND due to stuck port data_in        ;
; uart_controller:inst5|msg[0][0]                                                                                                                                      ; Stuck at VCC due to stuck port data_in        ;
; control_bot:inst4|next[5]                                                                                                                                            ; Stuck at GND due to stuck port data_in        ;
; control_bot:inst4|previous_node[5,6]                                                                                                                                 ; Stuck at GND due to stuck port data_in        ;
; control_bot:inst4|current_node[5]                                                                                                                                    ; Stuck at GND due to stuck port data_in        ;
; uart_controller:inst5|r_tx_byte[7]                                                                                                                                   ; Stuck at GND due to stuck port data_in        ;
; uart:inst14|r_tx_byte[7]                                                                                                                                             ; Stuck at GND due to stuck port data_in        ;
; uart:inst14|current_state~7                                                                                                                                          ; Lost fanout                                   ;
; uart:inst14|current_state~8                                                                                                                                          ; Lost fanout                                   ;
; control_bot:inst4|action_to_take~6                                                                                                                                   ; Lost fanout                                   ;
; control_bot:inst4|action_to_take~7                                                                                                                                   ; Lost fanout                                   ;
; Total Number of Removed Registers = 203                                                                                                                              ;                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                           ;
+----------------------------------+---------------------------+------------------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+----------------------------------+---------------------------+------------------------------------------------------------------------+
; uart_controller:inst5|msg[11][7] ; Stuck at GND              ; uart_controller:inst5|r_tx_byte[7], uart:inst14|r_tx_byte[7]           ;
;                                  ; due to stuck port data_in ;                                                                        ;
; control_bot:inst4|next[5]        ; Stuck at GND              ; control_bot:inst4|previous_node[6], control_bot:inst4|previous_node[5] ;
;                                  ; due to stuck port data_in ;                                                                        ;
+----------------------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 787   ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 65    ;
; Number of registers using Asynchronous Clear ; 184   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 457   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; adc_convert:inst|r_chip_select[0]                                                                                                                                                                                                                                                                                               ; 2       ;
; pwm:inst10|counter[0]                                                                                                                                                                                                                                                                                                           ; 5       ;
; uart:inst14|r_tx_serial                                                                                                                                                                                                                                                                                                         ; 3       ;
; control_bot:inst4|c_d                                                                                                                                                                                                                                                                                                           ; 48      ;
; adc_convert:inst|count[0]                                                                                                                                                                                                                                                                                                       ; 5       ;
; pwm:inst10|count[0]                                                                                                                                                                                                                                                                                                             ; 5       ;
; control_bot:inst4|count[0]                                                                                                                                                                                                                                                                                                      ; 3       ;
; uart:inst14|counter[0]                                                                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 18                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |block_diagram|adc_convert:inst|count[2]          ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |block_diagram|control_bot:inst4|count[4]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |block_diagram|pwm:inst10|count[3]                ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; Yes        ; |block_diagram|uart_controller:inst5|msg[0][2]    ;
; 64:1               ; 6 bits    ; 252 LEs       ; 24 LEs               ; 228 LEs                ; Yes        ; |block_diagram|control_bot:inst4|next[1]          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |block_diagram|uart_controller:inst5|r_tx_byte[6] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |block_diagram|uart_controller:inst5|r_tx_byte[4] ;
; 65:1               ; 16 bits   ; 688 LEs       ; 32 LEs               ; 656 LEs                ; Yes        ; |block_diagram|control_bot:inst4|r_speed_b1_b[2]  ;
; 7:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; Yes        ; |block_diagram|uart:inst14|counter[2]             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |block_diagram|control_bot:inst4|r_speed_a1_a[0]  ;
; 72:1               ; 6 bits    ; 288 LEs       ; 228 LEs              ; 60 LEs                 ; Yes        ; |block_diagram|control_bot:inst4|current_node[4]  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |block_diagram|control_bot:inst4|Mux8             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |block_diagram|uart_controller:inst5|count        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |block_diagram|control_bot:inst4|r_speed_b1_b     ;
; 8:1                ; 11 bits   ; 55 LEs        ; 44 LEs               ; 11 LEs                 ; No         ; |block_diagram|control_bot:inst4|Mux4             ;
; 9:1                ; 11 bits   ; 66 LEs        ; 44 LEs               ; 22 LEs                 ; No         ; |block_diagram|control_bot:inst4|r_speed_a1_b     ;
; 77:1               ; 4 bits    ; 204 LEs       ; 12 LEs               ; 192 LEs                ; No         ; |block_diagram|control_bot:inst4|Selector60       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: control_bot:inst4 ;
+----------------+---------+-------------------------------------+
; Parameter Name ; Value   ; Type                                ;
+----------------+---------+-------------------------------------+
; wait_for_node  ; 0000    ; Unsigned Binary                     ;
; n_8            ; 0001000 ; Unsigned Binary                     ;
; n_0            ; 0000000 ; Unsigned Binary                     ;
; n_2            ; 0000010 ; Unsigned Binary                     ;
; n_3            ; 0000011 ; Unsigned Binary                     ;
; n_6            ; 0000110 ; Unsigned Binary                     ;
; n_14           ; 0001110 ; Unsigned Binary                     ;
; n_12           ; 0001100 ; Unsigned Binary                     ;
; n_11           ; 0001011 ; Unsigned Binary                     ;
; n_18           ; 0010010 ; Unsigned Binary                     ;
; follow_line    ; 000     ; Unsigned Binary                     ;
; turn_R         ; 001     ; Unsigned Binary                     ;
; turn_L         ; 011     ; Unsigned Binary                     ;
; go_st          ; 110     ; Unsigned Binary                     ;
+----------------+---------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:inst14 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; IDLE           ; 000   ; Unsigned Binary                 ;
; TX_START_BIT   ; 001   ; Unsigned Binary                 ;
; TX_DATA_BITS   ; 010   ; Unsigned Binary                 ;
; TX_STOP_BIT    ; 011   ; Unsigned Binary                 ;
; CLEANUP        ; 100   ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_controller:inst5 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                           ;
; SEND           ; 01    ; Unsigned Binary                           ;
; WAIT           ; 10    ; Unsigned Binary                           ;
; red_cl         ; 001   ; Unsigned Binary                           ;
; blue_cl        ; 010   ; Unsigned Binary                           ;
; green_cl       ; 100   ; Unsigned Binary                           ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                    ;
+-------------------------------------------------+-----------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                           ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                       ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                 ; String         ;
; SLD_IP_VERSION                                  ; 6                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                               ; Signed Integer ;
; sld_data_bits                                   ; 14                                                              ; Untyped        ;
; sld_trigger_bits                                ; 14                                                              ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                               ; Untyped        ;
; sld_sample_depth                                ; 128                                                             ; Untyped        ;
; sld_segment_size                                ; 128                                                             ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                            ; Untyped        ;
; sld_state_bits                                  ; 11                                                              ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                               ; Signed Integer ;
; sld_trigger_level                               ; 1                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                               ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                               ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                               ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                            ; String         ;
; sld_inversion_mask_length                       ; 63                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                               ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                       ; String         ;
; sld_state_flow_use_generated                    ; 0                                                               ; Untyped        ;
; sld_current_resource_width                      ; 1                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 14                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                               ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                               ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                               ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                               ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 14                  ; 14               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 26                          ;
; cycloneiii_ff         ; 258                         ;
;     ENA               ; 141                         ;
;     ENA SCLR          ; 5                           ;
;     ENA SCLR SLD      ; 1                           ;
;     ENA SLD           ; 2                           ;
;     plain             ; 109                         ;
; cycloneiii_lcell_comb ; 591                         ;
;     arith             ; 123                         ;
;         2 data inputs ; 116                         ;
;         3 data inputs ; 7                           ;
;     normal            ; 468                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 81                          ;
;         3 data inputs ; 73                          ;
;         4 data inputs ; 299                         ;
;                       ;                             ;
; Max LUT depth         ; 9.10                        ;
; Average LUT depth     ; 4.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                     ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                              ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; A1_A                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm:inst10|LessThan1~1              ; N/A     ;
; A1_A                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm:inst10|LessThan1~1              ; N/A     ;
; A1_B                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm:inst10|LessThan3~12             ; N/A     ;
; A1_B                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm:inst10|LessThan3~12             ; N/A     ;
; B1_A                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm:inst10|LessThan2~3              ; N/A     ;
; B1_A                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm:inst10|LessThan2~3              ; N/A     ;
; B1_B                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm:inst10|LessThan4~5              ; N/A     ;
; B1_B                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; pwm:inst10|LessThan4~5              ; N/A     ;
; S0                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                ; N/A     ;
; S0                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~VCC                                ; N/A     ;
; S1                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; S1                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                ; N/A     ;
; S2                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; colour_sensor:inst12|r_color[0]     ; N/A     ;
; S2                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; colour_sensor:inst12|r_color[0]     ; N/A     ;
; S3                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; colour_sensor:inst12|r_color[1]     ; N/A     ;
; S3                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; colour_sensor:inst12|r_color[1]     ; N/A     ;
; clk_50                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_50                              ; N/A     ;
; control_bot:inst4|start_detecting ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_bot:inst4|c_d~_wirecell     ; N/A     ;
; control_bot:inst4|start_detecting ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; control_bot:inst4|c_d~_wirecell     ; N/A     ;
; led_B                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst5|r_led_B       ; N/A     ;
; led_B                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst5|r_led_B       ; N/A     ;
; led_G                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst5|r_led_G       ; N/A     ;
; led_G                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst5|r_led_G       ; N/A     ;
; led_R                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst5|r_led_R       ; N/A     ;
; led_R                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_controller:inst5|r_led_R       ; N/A     ;
; signal                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal                              ; N/A     ;
; signal                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; signal                              ; N/A     ;
; tx                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst14|r_tx_serial~_wirecell   ; N/A     ;
; tx                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart:inst14|r_tx_serial~_wirecell   ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc              ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+-----------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Sat Feb 12 13:16:35 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off task_4 -c task_4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file adc_convert.v
    Info (12023): Found entity 1: adc_convert File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/adc_convert.v Line: 2
Warning (10090): Verilog HDL syntax warning at line_follow.v(435): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 435
Warning (10090): Verilog HDL syntax warning at line_follow.v(440): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 440
Warning (10090): Verilog HDL syntax warning at line_follow.v(450): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 450
Warning (10090): Verilog HDL syntax warning at line_follow.v(455): extra block comment delimiter characters /* within block comment File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 455
Info (12021): Found 1 design units, including 1 entities, in source file line_follow.v
    Info (12023): Found entity 1: control_bot File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file motor_speed.v
    Info (12023): Found entity 1: pwm File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/motor_speed.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file color_detection.v
    Info (12023): Found entity 1: colour_sensor File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/color_detection.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file trans_message.v
    Info (12023): Found entity 1: uart_controller File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/trans_message.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: uart File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/uart.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file block_diagram.bdf
    Info (12023): Found entity 1: block_diagram
Info (12127): Elaborating entity "block_diagram" for the top level hierarchy
Info (12128): Elaborating entity "adc_convert" for hierarchy "adc_convert:inst"
Warning (10230): Verilog HDL assignment warning at adc_convert.v(35): truncated value with size 2 to match size of target (1) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/adc_convert.v Line: 35
Warning (10230): Verilog HDL assignment warning at adc_convert.v(57): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/adc_convert.v Line: 57
Warning (10230): Verilog HDL assignment warning at adc_convert.v(77): truncated value with size 32 to match size of target (5) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/adc_convert.v Line: 77
Warning (10230): Verilog HDL assignment warning at adc_convert.v(81): truncated value with size 32 to match size of target (5) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/adc_convert.v Line: 81
Warning (10230): Verilog HDL assignment warning at adc_convert.v(130): truncated value with size 32 to match size of target (12) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/adc_convert.v Line: 130
Warning (10230): Verilog HDL assignment warning at adc_convert.v(180): truncated value with size 32 to match size of target (3) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/adc_convert.v Line: 180
Info (12128): Elaborating entity "control_bot" for hierarchy "control_bot:inst4"
Warning (10036): Verilog HDL or VHDL warning at line_follow.v(43): object "counter" assigned a value but never read File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 43
Warning (10230): Verilog HDL assignment warning at line_follow.v(193): truncated value with size 32 to match size of target (21) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 193
Warning (10230): Verilog HDL assignment warning at line_follow.v(115): truncated value with size 64 to match size of target (7) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 115
Warning (10230): Verilog HDL assignment warning at line_follow.v(116): truncated value with size 64 to match size of target (7) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 116
Warning (10230): Verilog HDL assignment warning at line_follow.v(170): truncated value with size 64 to match size of target (7) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 170
Warning (10230): Verilog HDL assignment warning at line_follow.v(171): truncated value with size 64 to match size of target (7) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 171
Warning (10272): Verilog HDL Case Statement warning at line_follow.v(278): case item expression covers a value already covered by a previous case item File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/line_follow.v Line: 278
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:inst10"
Warning (10230): Verilog HDL assignment warning at motor_speed.v(34): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/motor_speed.v Line: 34
Warning (10230): Verilog HDL assignment warning at motor_speed.v(47): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/motor_speed.v Line: 47
Warning (10230): Verilog HDL assignment warning at motor_speed.v(48): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/motor_speed.v Line: 48
Warning (10230): Verilog HDL assignment warning at motor_speed.v(49): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/motor_speed.v Line: 49
Warning (10230): Verilog HDL assignment warning at motor_speed.v(50): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/motor_speed.v Line: 50
Warning (10230): Verilog HDL assignment warning at motor_speed.v(57): truncated value with size 32 to match size of target (7) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/motor_speed.v Line: 57
Info (12128): Elaborating entity "uart" for hierarchy "uart:inst14"
Warning (10230): Verilog HDL assignment warning at uart.v(95): truncated value with size 32 to match size of target (4) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/uart.v Line: 95
Info (12128): Elaborating entity "uart_controller" for hierarchy "uart_controller:inst5"
Warning (10855): Verilog HDL warning at trans_message.v(58): initial value for variable temp_msg should be constant File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/trans_message.v Line: 58
Info (10264): Verilog HDL Case Statement information at trans_message.v(80): all case item expressions in this case statement are onehot File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/trans_message.v Line: 80
Info (12128): Elaborating entity "colour_sensor" for hierarchy "colour_sensor:inst12"
Warning (10230): Verilog HDL assignment warning at color_detection.v(30): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/color_detection.v Line: 30
Warning (10230): Verilog HDL assignment warning at color_detection.v(31): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/color_detection.v Line: 31
Warning (10230): Verilog HDL assignment warning at color_detection.v(32): truncated value with size 32 to match size of target (1) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/color_detection.v Line: 32
Warning (10230): Verilog HDL assignment warning at color_detection.v(40): truncated value with size 32 to match size of target (7) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/color_detection.v Line: 40
Warning (10230): Verilog HDL assignment warning at color_detection.v(76): truncated value with size 32 to match size of target (20) File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/color_detection.v Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0524.tdf
    Info (12023): Found entity 1: altsyncram_0524 File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/altsyncram_0524.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/mux_ssc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/decode_dvf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf
    Info (12023): Found entity 1: cntr_dgi File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cntr_dgi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cntr_i6j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cntr_egi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cntr_23j.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/cmpr_ngc.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.02.12.13:17:04 Progress: Loading sld182ee860/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld182ee860/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Nipun/Desktop/Eyantra/task  4_final/db/ip/sld182ee860/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "l_1" is stuck at GND
    Warning (13410): Pin "l_2" is stuck at GND
    Warning (13410): Pin "l_3" is stuck at GND
    Warning (13410): Pin "l_4" is stuck at GND
    Warning (13410): Pin "S0" is stuck at VCC
    Warning (13410): Pin "S1" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Nipun/Desktop/Eyantra/task  4_final/output_files/task_4.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1411 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 23 output pins
    Info (21061): Implemented 1367 logic cells
    Info (21064): Implemented 14 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Sat Feb 12 13:17:24 2022
    Info: Elapsed time: 00:00:49
    Info: Total CPU time (on all processors): 00:01:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Nipun/Desktop/Eyantra/task  4_final/output_files/task_4.map.smsg.


